--
--	Conversion of teste_controlador.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun May 03 15:06:30 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \BlocoPWM2:PWMUDB:km_run\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_32 : bit;
SIGNAL one : bit;
SIGNAL \BlocoPWM2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL zero : bit;
SIGNAL \BlocoPWM2:PWMUDB:control_7\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:control_6\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:control_5\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:control_4\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:control_3\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:control_2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:control_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:control_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:prevCapture\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:capt_rising\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:capt_falling\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:hwCapture\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:hwEnable\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:trig_last\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:trig_rise\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:trig_fall\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:trig_out\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:runmode_enable\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_1 : bit;
SIGNAL \BlocoPWM2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:final_enable\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:tc_i\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sc_kill\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:min_kill\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:final_kill\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:km_tc\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:db_tc\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:dith_count_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:dith_count_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:dith_sel\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:status_6\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:status_5\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:status_4\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:status_3\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:status_2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:status_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:status_0\ : bit;
SIGNAL \BlocoPWM2:Net_55\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:prevCompare1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp1_status\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp2_status\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:fifo_full\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:final_capture\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:nc2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:nc3\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:nc1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:nc4\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:nc5\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:nc6\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:nc7\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp1_less\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp2_less\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM2:PWMUDB:compare1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:compare2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:pwm_i\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:pwm1_i\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:pwm2_i\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \BlocoPWM2:Net_101\ : bit;
SIGNAL \BlocoPWM2:Net_96\ : bit;
SIGNAL Net_2015 : bit;
SIGNAL Net_2016 : bit;
SIGNAL \BlocoPWM2:PWMUDB:pwm_temp\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODIN1_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODIN1_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_339 : bit;
SIGNAL Net_2017 : bit;
SIGNAL Net_2014 : bit;
SIGNAL \BlocoPWM2:Net_113\ : bit;
SIGNAL \BlocoPWM2:Net_107\ : bit;
SIGNAL \BlocoPWM2:Net_114\ : bit;
SIGNAL Net_17 : bit;
SIGNAL \QuadDec2:Net_1129\ : bit;
SIGNAL \QuadDec2:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec2:Net_1275\ : bit;
SIGNAL \QuadDec2:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec2:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec2:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec2:Net_1251\ : bit;
SIGNAL \QuadDec2:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec2:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec2:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec2:Net_1260\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec2:Net_1264\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec2:Net_1203\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec2:Net_1290\ : bit;
SIGNAL \QuadDec2:bQuadDec:sync_clock\ : bit;
SIGNAL Net_14 : bit;
SIGNAL \QuadDec2:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec2:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec2:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec2:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec2:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec2:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_15 : bit;
SIGNAL \QuadDec2:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec2:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec2:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec2:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec2:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec2:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec2:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec2:Net_1232\ : bit;
SIGNAL \QuadDec2:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec2:bQuadDec:error\ : bit;
SIGNAL \QuadDec2:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec2:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec2:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec2:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec2:Net_530\ : bit;
SIGNAL \QuadDec2:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec2:Net_611\ : bit;
SIGNAL \QuadDec2:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec2:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec2:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec2:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec2:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec2:Net_1151\ : bit;
SIGNAL \QuadDec2:Net_1248\ : bit;
SIGNAL \QuadDec2:Net_1229\ : bit;
SIGNAL \QuadDec2:Net_1272\ : bit;
SIGNAL \QuadDec2:Net_1287\ : bit;
SIGNAL tmpOE__qa2_net_0 : bit;
SIGNAL tmpIO_0__qa2_net_0 : bit;
TERMINAL tmpSIOVREF__qa2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__qa2_net_0 : bit;
SIGNAL tmpOE__qb2_net_0 : bit;
SIGNAL tmpIO_0__qb2_net_0 : bit;
TERMINAL tmpSIOVREF__qb2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__qb2_net_0 : bit;
SIGNAL tmpOE__pwm2_net_0 : bit;
SIGNAL tmpFB_0__pwm2_net_0 : bit;
SIGNAL tmpIO_0__pwm2_net_0 : bit;
TERMINAL tmpSIOVREF__pwm2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pwm2_net_0 : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL Net_24 : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_20 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_26 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_27 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_22 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_25 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_21 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN5_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN5_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN5_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN5_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__dir2_net_0 : bit;
SIGNAL tmpFB_0__dir2_net_0 : bit;
SIGNAL tmpIO_0__dir2_net_0 : bit;
TERMINAL tmpSIOVREF__dir2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__dir2_net_0 : bit;
SIGNAL Net_33 : bit;
SIGNAL tmpOE__slp2_net_0 : bit;
SIGNAL tmpFB_0__slp2_net_0 : bit;
SIGNAL tmpIO_0__slp2_net_0 : bit;
TERMINAL tmpSIOVREF__slp2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__slp2_net_0 : bit;
SIGNAL \BlocoPWM1:PWMUDB:km_run\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:control_7\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:control_6\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:control_5\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:control_4\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:control_3\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:control_2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:control_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:control_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:prevCapture\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:capt_rising\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:capt_falling\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:hwCapture\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:hwEnable\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:trig_last\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:trig_rise\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:trig_fall\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:trig_out\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:runmode_enable\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_34 : bit;
SIGNAL \BlocoPWM1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:final_enable\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:tc_i\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sc_kill\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:min_kill\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:final_kill\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:km_tc\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:db_tc\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:dith_count_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:dith_count_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:dith_sel\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:status_6\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:status_5\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:status_4\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:status_3\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:status_2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:status_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:status_0\ : bit;
SIGNAL \BlocoPWM1:Net_55\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:prevCompare1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp1_status\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp2_status\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:fifo_full\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:final_capture\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:nc2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:nc3\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:nc1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:nc4\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:nc5\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:nc6\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:nc7\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp1_less\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp2_less\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM1:PWMUDB:compare1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:compare2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:pwm_i\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:pwm1_i\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:pwm2_i\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \BlocoPWM1:Net_101\ : bit;
SIGNAL \BlocoPWM1:Net_96\ : bit;
SIGNAL Net_2027 : bit;
SIGNAL Net_2028 : bit;
SIGNAL \BlocoPWM1:PWMUDB:pwm_temp\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODIN6_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODIN6_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_315 : bit;
SIGNAL Net_2029 : bit;
SIGNAL Net_2026 : bit;
SIGNAL \BlocoPWM1:Net_113\ : bit;
SIGNAL \BlocoPWM1:Net_107\ : bit;
SIGNAL \BlocoPWM1:Net_114\ : bit;
SIGNAL Net_50 : bit;
SIGNAL \QuadDec1:Net_1129\ : bit;
SIGNAL \QuadDec1:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec1:Net_1275\ : bit;
SIGNAL \QuadDec1:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec1:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec1:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec1:Net_1251\ : bit;
SIGNAL \QuadDec1:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec1:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec1:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec1:Net_1260\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec1:Net_1264\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec1:Net_1203\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec1:Net_1290\ : bit;
SIGNAL \QuadDec1:bQuadDec:sync_clock\ : bit;
SIGNAL Net_47 : bit;
SIGNAL \QuadDec1:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec1:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec1:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec1:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec1:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec1:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_48 : bit;
SIGNAL \QuadDec1:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec1:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec1:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec1:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec1:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec1:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec1:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec1:Net_1232\ : bit;
SIGNAL \QuadDec1:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec1:bQuadDec:error\ : bit;
SIGNAL \QuadDec1:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec1:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec1:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec1:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec1:Net_530\ : bit;
SIGNAL \QuadDec1:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec1:Net_611\ : bit;
SIGNAL \QuadDec1:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec1:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec1:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec1:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec1:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec1:Net_1151\ : bit;
SIGNAL \QuadDec1:Net_1248\ : bit;
SIGNAL \QuadDec1:Net_1229\ : bit;
SIGNAL \QuadDec1:Net_1272\ : bit;
SIGNAL \QuadDec1:Net_1287\ : bit;
SIGNAL tmpOE__qa1_net_0 : bit;
SIGNAL tmpIO_0__qa1_net_0 : bit;
TERMINAL tmpSIOVREF__qa1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__qa1_net_0 : bit;
SIGNAL tmpOE__qb1_net_0 : bit;
SIGNAL tmpIO_0__qb1_net_0 : bit;
TERMINAL tmpSIOVREF__qb1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__qb1_net_0 : bit;
SIGNAL tmpOE__pwm1_net_0 : bit;
SIGNAL tmpFB_0__pwm1_net_0 : bit;
SIGNAL tmpIO_0__pwm1_net_0 : bit;
TERMINAL tmpSIOVREF__pwm1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pwm1_net_0 : bit;
SIGNAL Net_51 : bit;
SIGNAL tmpOE__slp1_net_0 : bit;
SIGNAL tmpFB_0__slp1_net_0 : bit;
SIGNAL tmpIO_0__slp1_net_0 : bit;
TERMINAL tmpSIOVREF__slp1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__slp1_net_0 : bit;
SIGNAL \BlocoPWM3:PWMUDB:km_run\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:min_kill_reg\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:control_7\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:control_6\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:control_5\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:control_4\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:control_3\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:control_2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:control_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:control_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:ctrl_enable\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:prevCapture\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:capt_rising\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:capt_falling\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:hwCapture\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:hwEnable\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:trig_last\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:trig_rise\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:trig_fall\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:trig_out\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:runmode_enable\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_52 : bit;
SIGNAL \BlocoPWM3:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:final_enable\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:tc_i\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sc_kill\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:min_kill\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:final_kill\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:km_tc\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:db_tc\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:dith_count_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:dith_count_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:dith_sel\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:status_6\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:status_5\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:status_4\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:status_3\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:status_2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:status_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:status_0\ : bit;
SIGNAL \BlocoPWM3:Net_55\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:prevCompare1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp1_status\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp2_status\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:final_kill_reg\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:fifo_full\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cs_addr_2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cs_addr_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cs_addr_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:final_capture\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:nc2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:nc3\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:nc1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:nc4\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:nc5\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:nc6\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:nc7\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp1_eq\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp1_less\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:cmp2_eq\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp2_less\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:fifo_nempty\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BlocoPWM3:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BlocoPWM3:PWMUDB:compare1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:compare2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:pwm_i\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:pwm1_i\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:pwm2_i\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:tc_i_reg\ : bit;
SIGNAL \BlocoPWM3:Net_101\ : bit;
SIGNAL \BlocoPWM3:Net_96\ : bit;
SIGNAL Net_2038 : bit;
SIGNAL Net_2039 : bit;
SIGNAL \BlocoPWM3:PWMUDB:pwm_temp\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODIN7_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODIN7_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_398 : bit;
SIGNAL Net_2040 : bit;
SIGNAL Net_2037 : bit;
SIGNAL \BlocoPWM3:Net_113\ : bit;
SIGNAL \BlocoPWM3:Net_107\ : bit;
SIGNAL \BlocoPWM3:Net_114\ : bit;
SIGNAL Net_68 : bit;
SIGNAL \QuadDec3:Net_1129\ : bit;
SIGNAL \QuadDec3:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec3:Net_1275\ : bit;
SIGNAL \QuadDec3:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec3:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec3:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec3:Net_1251\ : bit;
SIGNAL \QuadDec3:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec3:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec3:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec3:Net_1260\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec3:Net_1264\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec3:Net_1203\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec3:Net_1290\ : bit;
SIGNAL \QuadDec3:bQuadDec:sync_clock\ : bit;
SIGNAL Net_65 : bit;
SIGNAL \QuadDec3:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec3:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec3:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec3:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec3:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec3:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_66 : bit;
SIGNAL \QuadDec3:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec3:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec3:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec3:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec3:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec3:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec3:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec3:Net_1232\ : bit;
SIGNAL \QuadDec3:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec3:bQuadDec:error\ : bit;
SIGNAL \QuadDec3:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec3:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec3:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec3:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec3:Net_530\ : bit;
SIGNAL \QuadDec3:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec3:Net_611\ : bit;
SIGNAL \QuadDec3:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec3:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec3:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec3:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec3:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec3:Net_1151\ : bit;
SIGNAL \QuadDec3:Net_1248\ : bit;
SIGNAL \QuadDec3:Net_1229\ : bit;
SIGNAL \QuadDec3:Net_1272\ : bit;
SIGNAL \QuadDec3:Net_1287\ : bit;
SIGNAL tmpOE__qa3_net_0 : bit;
SIGNAL tmpIO_0__qa3_net_0 : bit;
TERMINAL tmpSIOVREF__qa3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__qa3_net_0 : bit;
SIGNAL tmpOE__qb3_net_0 : bit;
SIGNAL tmpIO_0__qb3_net_0 : bit;
TERMINAL tmpSIOVREF__qb3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__qb3_net_0 : bit;
SIGNAL tmpOE__pwm3_net_0 : bit;
SIGNAL tmpFB_0__pwm3_net_0 : bit;
SIGNAL tmpIO_0__pwm3_net_0 : bit;
TERMINAL tmpSIOVREF__pwm3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pwm3_net_0 : bit;
SIGNAL tmpOE__dir3_net_0 : bit;
SIGNAL tmpFB_0__dir3_net_0 : bit;
SIGNAL tmpIO_0__dir3_net_0 : bit;
TERMINAL tmpSIOVREF__dir3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__dir3_net_0 : bit;
SIGNAL Net_69 : bit;
SIGNAL tmpOE__slp3_net_0 : bit;
SIGNAL tmpFB_0__slp3_net_0 : bit;
SIGNAL tmpIO_0__slp3_net_0 : bit;
TERMINAL tmpSIOVREF__slp3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__slp3_net_0 : bit;
SIGNAL Net_70 : bit;
SIGNAL \TimerMotores:Net_260\ : bit;
SIGNAL Net_71 : bit;
SIGNAL \TimerMotores:Net_55\ : bit;
SIGNAL Net_76 : bit;
SIGNAL \TimerMotores:Net_53\ : bit;
SIGNAL Net_667 : bit;
SIGNAL \TimerMotores:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \TimerMotores:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \TimerMotores:TimerUDB:control_7\ : bit;
SIGNAL \TimerMotores:TimerUDB:control_6\ : bit;
SIGNAL \TimerMotores:TimerUDB:control_5\ : bit;
SIGNAL \TimerMotores:TimerUDB:control_4\ : bit;
SIGNAL \TimerMotores:TimerUDB:control_3\ : bit;
SIGNAL \TimerMotores:TimerUDB:control_2\ : bit;
SIGNAL \TimerMotores:TimerUDB:control_1\ : bit;
SIGNAL \TimerMotores:TimerUDB:control_0\ : bit;
SIGNAL \TimerMotores:TimerUDB:ctrl_enable\ : bit;
SIGNAL \TimerMotores:TimerUDB:ctrl_ten\ : bit;
SIGNAL \TimerMotores:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \TimerMotores:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \TimerMotores:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \TimerMotores:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \TimerMotores:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \TimerMotores:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \TimerMotores:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \TimerMotores:TimerUDB:capture_last\ : bit;
SIGNAL \TimerMotores:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \TimerMotores:TimerUDB:timer_enable\ : bit;
SIGNAL \TimerMotores:TimerUDB:run_mode\ : bit;
SIGNAL \TimerMotores:TimerUDB:hwEnable\ : bit;
SIGNAL \TimerMotores:TimerUDB:status_tc\ : bit;
SIGNAL \TimerMotores:TimerUDB:trigger_enable\ : bit;
SIGNAL \TimerMotores:TimerUDB:per_zero\ : bit;
SIGNAL \TimerMotores:TimerUDB:tc_i\ : bit;
SIGNAL \TimerMotores:TimerUDB:tc_reg_i\ : bit;
SIGNAL \TimerMotores:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \TimerMotores:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_75 : bit;
SIGNAL \TimerMotores:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \TimerMotores:TimerUDB:runmode_enable\ : bit;
SIGNAL \TimerMotores:TimerUDB:trig_reg\ : bit;
SIGNAL \TimerMotores:TimerUDB:status_6\ : bit;
SIGNAL \TimerMotores:TimerUDB:status_5\ : bit;
SIGNAL \TimerMotores:TimerUDB:status_4\ : bit;
SIGNAL \TimerMotores:TimerUDB:status_0\ : bit;
SIGNAL \TimerMotores:TimerUDB:status_1\ : bit;
SIGNAL \TimerMotores:TimerUDB:status_2\ : bit;
SIGNAL \TimerMotores:TimerUDB:fifo_full\ : bit;
SIGNAL \TimerMotores:TimerUDB:status_3\ : bit;
SIGNAL \TimerMotores:TimerUDB:fifo_nempty\ : bit;
SIGNAL \TimerMotores:TimerUDB:cs_addr_2\ : bit;
SIGNAL \TimerMotores:TimerUDB:cs_addr_1\ : bit;
SIGNAL \TimerMotores:TimerUDB:cs_addr_0\ : bit;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TimerMotores:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \TimerMotores:Net_102\ : bit;
SIGNAL \TimerMotores:Net_266\ : bit;
SIGNAL tmpOE__led_net_0 : bit;
SIGNAL tmpFB_0__led_net_0 : bit;
SIGNAL tmpIO_0__led_net_0 : bit;
TERMINAL tmpSIOVREF__led_net_0 : bit;
SIGNAL tmpINTERRUPT_0__led_net_0 : bit;
SIGNAL Net_658 : bit;
SIGNAL \TimerCinematico:Net_260\ : bit;
SIGNAL Net_78 : bit;
SIGNAL \TimerCinematico:Net_55\ : bit;
SIGNAL Net_83 : bit;
SIGNAL \TimerCinematico:Net_53\ : bit;
SIGNAL \TimerCinematico:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \TimerCinematico:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \TimerCinematico:TimerUDB:control_7\ : bit;
SIGNAL \TimerCinematico:TimerUDB:control_6\ : bit;
SIGNAL \TimerCinematico:TimerUDB:control_5\ : bit;
SIGNAL \TimerCinematico:TimerUDB:control_4\ : bit;
SIGNAL \TimerCinematico:TimerUDB:control_3\ : bit;
SIGNAL \TimerCinematico:TimerUDB:control_2\ : bit;
SIGNAL \TimerCinematico:TimerUDB:control_1\ : bit;
SIGNAL \TimerCinematico:TimerUDB:control_0\ : bit;
SIGNAL \TimerCinematico:TimerUDB:ctrl_enable\ : bit;
SIGNAL \TimerCinematico:TimerUDB:ctrl_ten\ : bit;
SIGNAL \TimerCinematico:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \TimerCinematico:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \TimerCinematico:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \TimerCinematico:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \TimerCinematico:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \TimerCinematico:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \TimerCinematico:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \TimerCinematico:TimerUDB:capture_last\ : bit;
SIGNAL \TimerCinematico:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \TimerCinematico:TimerUDB:timer_enable\ : bit;
SIGNAL \TimerCinematico:TimerUDB:run_mode\ : bit;
SIGNAL \TimerCinematico:TimerUDB:hwEnable\ : bit;
SIGNAL \TimerCinematico:TimerUDB:status_tc\ : bit;
SIGNAL \TimerCinematico:TimerUDB:trigger_enable\ : bit;
SIGNAL \TimerCinematico:TimerUDB:per_zero\ : bit;
SIGNAL \TimerCinematico:TimerUDB:tc_i\ : bit;
SIGNAL \TimerCinematico:TimerUDB:tc_reg_i\ : bit;
SIGNAL \TimerCinematico:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \TimerCinematico:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_82 : bit;
SIGNAL \TimerCinematico:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \TimerCinematico:TimerUDB:runmode_enable\ : bit;
SIGNAL \TimerCinematico:TimerUDB:trig_reg\ : bit;
SIGNAL \TimerCinematico:TimerUDB:status_6\ : bit;
SIGNAL \TimerCinematico:TimerUDB:status_5\ : bit;
SIGNAL \TimerCinematico:TimerUDB:status_4\ : bit;
SIGNAL \TimerCinematico:TimerUDB:status_0\ : bit;
SIGNAL \TimerCinematico:TimerUDB:status_1\ : bit;
SIGNAL \TimerCinematico:TimerUDB:status_2\ : bit;
SIGNAL \TimerCinematico:TimerUDB:fifo_full\ : bit;
SIGNAL \TimerCinematico:TimerUDB:status_3\ : bit;
SIGNAL \TimerCinematico:TimerUDB:fifo_nempty\ : bit;
SIGNAL \TimerCinematico:TimerUDB:cs_addr_2\ : bit;
SIGNAL \TimerCinematico:TimerUDB:cs_addr_1\ : bit;
SIGNAL \TimerCinematico:TimerUDB:cs_addr_0\ : bit;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TimerCinematico:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \TimerCinematico:Net_102\ : bit;
SIGNAL \TimerCinematico:Net_266\ : bit;
SIGNAL tmpOE__dir1_net_0 : bit;
SIGNAL tmpFB_0__dir1_net_0 : bit;
SIGNAL tmpIO_0__dir1_net_0 : bit;
TERMINAL tmpSIOVREF__dir1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__dir1_net_0 : bit;
SIGNAL tmpOE__CANRX_net_0 : bit;
SIGNAL Net_11 : bit;
SIGNAL tmpIO_0__CANRX_net_0 : bit;
TERMINAL tmpSIOVREF__CANRX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CANRX_net_0 : bit;
SIGNAL tmpOE__CANTX_net_0 : bit;
SIGNAL Net_12 : bit;
SIGNAL tmpFB_0__CANTX_net_0 : bit;
SIGNAL tmpIO_0__CANTX_net_0 : bit;
TERMINAL tmpSIOVREF__CANTX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CANTX_net_0 : bit;
SIGNAL \CAN:Net_25\ : bit;
SIGNAL Net_2054 : bit;
SIGNAL Net_2055 : bit;
SIGNAL \CAN:Net_31\ : bit;
SIGNAL \CAN:Net_30\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \BlocoPWM2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \QuadDec2:Net_1251\\D\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec2:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec2:Net_1203\\D\ : bit;
SIGNAL \QuadDec2:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec2:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec2:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec2:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec2:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec2:bQuadDec:state_0\\D\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_22D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \BlocoPWM1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \QuadDec1:Net_1251\\D\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec1:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec1:Net_1203\\D\ : bit;
SIGNAL \QuadDec1:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec1:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec1:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec1:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec1:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec1:bQuadDec:state_0\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:trig_last\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \BlocoPWM3:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \QuadDec3:Net_1251\\D\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec3:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec3:Net_1203\\D\ : bit;
SIGNAL \QuadDec3:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec3:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec3:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec3:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec3:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec3:bQuadDec:state_0\\D\ : bit;
SIGNAL \TimerMotores:TimerUDB:capture_last\\D\ : bit;
SIGNAL \TimerMotores:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \TimerMotores:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \TimerMotores:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \TimerCinematico:TimerUDB:capture_last\\D\ : bit;
SIGNAL \TimerCinematico:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \TimerCinematico:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \TimerCinematico:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\BlocoPWM2:PWMUDB:sc_kill_tmp\\D\ <= (not \BlocoPWM2:PWMUDB:tc_i\);

\BlocoPWM2:PWMUDB:dith_count_1\\D\ <= ((not \BlocoPWM2:PWMUDB:dith_count_1\ and \BlocoPWM2:PWMUDB:tc_i\ and \BlocoPWM2:PWMUDB:dith_count_0\)
	OR (not \BlocoPWM2:PWMUDB:dith_count_0\ and \BlocoPWM2:PWMUDB:dith_count_1\)
	OR (not \BlocoPWM2:PWMUDB:tc_i\ and \BlocoPWM2:PWMUDB:dith_count_1\));

\BlocoPWM2:PWMUDB:dith_count_0\\D\ <= ((not \BlocoPWM2:PWMUDB:dith_count_0\ and \BlocoPWM2:PWMUDB:tc_i\)
	OR (not \BlocoPWM2:PWMUDB:tc_i\ and \BlocoPWM2:PWMUDB:dith_count_0\));

\BlocoPWM2:PWMUDB:cmp1_status\ <= ((not \BlocoPWM2:PWMUDB:prevCompare1\ and \BlocoPWM2:PWMUDB:cmp1_less\));

\BlocoPWM2:PWMUDB:status_2\ <= ((\BlocoPWM2:PWMUDB:runmode_enable\ and \BlocoPWM2:PWMUDB:tc_i\));

\BlocoPWM2:PWMUDB:pwm_i\ <= ((\BlocoPWM2:PWMUDB:runmode_enable\ and \BlocoPWM2:PWMUDB:cmp1_less\));

\QuadDec2:Cnt16:CounterUDB:reload\ <= (\QuadDec2:Cnt16:CounterUDB:overflow\
	OR \QuadDec2:Cnt16:CounterUDB:status_1\
	OR \QuadDec2:Net_1260\);

\QuadDec2:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec2:Cnt16:CounterUDB:prevCompare\ and \QuadDec2:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec2:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec2:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec2:Cnt16:CounterUDB:overflow\));

\QuadDec2:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec2:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec2:Cnt16:CounterUDB:status_1\));

\QuadDec2:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec2:Cnt16:CounterUDB:count_stored_i\ and \QuadDec2:Cnt16:CounterUDB:control_7\ and \QuadDec2:Net_1203\));

\QuadDec2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec2:Cnt16:CounterUDB:status_1\
	OR \QuadDec2:Cnt16:CounterUDB:overflow\);

\QuadDec2:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec2:bQuadDec:quad_A_delayed_0\ and \QuadDec2:bQuadDec:quad_A_delayed_1\ and \QuadDec2:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec2:bQuadDec:quad_A_delayed_2\ and \QuadDec2:bQuadDec:quad_A_filt\)
	OR (\QuadDec2:bQuadDec:quad_A_delayed_1\ and \QuadDec2:bQuadDec:quad_A_filt\)
	OR (\QuadDec2:bQuadDec:quad_A_delayed_0\ and \QuadDec2:bQuadDec:quad_A_filt\));

\QuadDec2:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec2:bQuadDec:quad_B_delayed_0\ and \QuadDec2:bQuadDec:quad_B_delayed_1\ and \QuadDec2:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec2:bQuadDec:quad_B_delayed_2\ and \QuadDec2:bQuadDec:quad_B_filt\)
	OR (\QuadDec2:bQuadDec:quad_B_delayed_1\ and \QuadDec2:bQuadDec:quad_B_filt\)
	OR (\QuadDec2:bQuadDec:quad_B_delayed_0\ and \QuadDec2:bQuadDec:quad_B_filt\));

\QuadDec2:bQuadDec:state_3\\D\ <= ((not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:quad_A_filt\ and not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:bQuadDec:quad_B_filt\ and \QuadDec2:bQuadDec:state_1\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:quad_B_filt\ and not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_1\ and \QuadDec2:bQuadDec:quad_A_filt\ and \QuadDec2:bQuadDec:state_0\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:quad_A_filt\ and not \QuadDec2:bQuadDec:quad_B_filt\ and not \QuadDec2:bQuadDec:error\ and \QuadDec2:bQuadDec:state_1\ and \QuadDec2:bQuadDec:state_0\)
	OR (not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_1\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:bQuadDec:quad_A_filt\ and \QuadDec2:bQuadDec:quad_B_filt\));

\QuadDec2:bQuadDec:state_2\\D\ <= ((\QuadDec2:bQuadDec:error\ and \QuadDec2:bQuadDec:state_0\)
	OR (\QuadDec2:Net_1260\ and \QuadDec2:bQuadDec:state_0\)
	OR (\QuadDec2:bQuadDec:error\ and \QuadDec2:bQuadDec:state_1\)
	OR (\QuadDec2:Net_1260\ and \QuadDec2:bQuadDec:state_1\)
	OR (\QuadDec2:Net_1260\ and \QuadDec2:bQuadDec:error\));

\QuadDec2:bQuadDec:state_1\\D\ <= ((not \QuadDec2:bQuadDec:quad_B_filt\ and not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_1\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:bQuadDec:quad_A_filt\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:state_1\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:bQuadDec:quad_A_filt\ and \QuadDec2:bQuadDec:error\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:error\ and \QuadDec2:bQuadDec:quad_A_filt\ and \QuadDec2:bQuadDec:quad_B_filt\ and \QuadDec2:bQuadDec:state_0\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:error\ and \QuadDec2:bQuadDec:quad_A_filt\ and \QuadDec2:bQuadDec:state_1\));

\QuadDec2:bQuadDec:state_0\\D\ <= ((not \QuadDec2:bQuadDec:quad_A_filt\ and not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_1\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:bQuadDec:quad_B_filt\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:state_1\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:bQuadDec:quad_B_filt\ and \QuadDec2:bQuadDec:error\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:error\ and \QuadDec2:bQuadDec:quad_A_filt\ and \QuadDec2:bQuadDec:quad_B_filt\ and \QuadDec2:bQuadDec:state_1\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:error\ and \QuadDec2:bQuadDec:quad_B_filt\ and \QuadDec2:bQuadDec:state_0\));

\QuadDec2:Net_1251\\D\ <= ((not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:quad_B_filt\ and not \QuadDec2:bQuadDec:error\ and \QuadDec2:bQuadDec:quad_A_filt\ and \QuadDec2:bQuadDec:state_1\ and \QuadDec2:bQuadDec:state_0\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:quad_A_filt\ and not \QuadDec2:bQuadDec:quad_B_filt\ and not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:bQuadDec:state_1\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_1\ and \QuadDec2:bQuadDec:quad_A_filt\ and \QuadDec2:bQuadDec:quad_B_filt\ and \QuadDec2:bQuadDec:state_0\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:state_1\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:Net_1251\ and \QuadDec2:bQuadDec:error\)
	OR (not \QuadDec2:bQuadDec:quad_A_filt\ and not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_1\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:bQuadDec:quad_B_filt\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:error\ and \QuadDec2:Net_1251\ and \QuadDec2:bQuadDec:quad_A_filt\ and \QuadDec2:bQuadDec:state_0\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:quad_B_filt\ and not \QuadDec2:bQuadDec:error\ and \QuadDec2:Net_1251\ and \QuadDec2:bQuadDec:state_1\)
	OR (not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_1\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:Net_1251\ and \QuadDec2:bQuadDec:quad_B_filt\)
	OR (not \QuadDec2:bQuadDec:quad_A_filt\ and not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_1\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:Net_1251\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:quad_A_filt\ and not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:Net_1251\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_1\ and \QuadDec2:Net_1251\ and \QuadDec2:bQuadDec:quad_B_filt\));

\QuadDec2:Net_1203\\D\ <= ((not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:quad_A_filt\ and not \QuadDec2:bQuadDec:quad_B_filt\ and not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_1\ and \QuadDec2:bQuadDec:state_0\)
	OR (not \QuadDec2:Net_1260\ and not \QuadDec2:bQuadDec:state_1\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:Net_1203\ and \QuadDec2:bQuadDec:error\)
	OR (not \QuadDec2:bQuadDec:quad_A_filt\ and not \QuadDec2:bQuadDec:error\ and not \QuadDec2:bQuadDec:state_1\ and not \QuadDec2:bQuadDec:state_0\ and \QuadDec2:bQuadDec:quad_B_filt\));

\QuadDec2:Net_530\ <= ((not \QuadDec2:Net_1264\ and \QuadDec2:Net_1275\ and \QuadDec2:Net_1251\));

\QuadDec2:Net_611\ <= ((not \QuadDec2:Net_1251\ and not \QuadDec2:Net_1264\ and \QuadDec2:Net_1275\));

Net_20 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_22D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_25 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_25 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_25)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_25 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_25 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not Net_25 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_25 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not Net_25 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_25));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\BlocoPWM1:PWMUDB:sc_kill_tmp\\D\ <= (not \BlocoPWM1:PWMUDB:tc_i\);

\BlocoPWM1:PWMUDB:dith_count_1\\D\ <= ((not \BlocoPWM1:PWMUDB:dith_count_1\ and \BlocoPWM1:PWMUDB:tc_i\ and \BlocoPWM1:PWMUDB:dith_count_0\)
	OR (not \BlocoPWM1:PWMUDB:dith_count_0\ and \BlocoPWM1:PWMUDB:dith_count_1\)
	OR (not \BlocoPWM1:PWMUDB:tc_i\ and \BlocoPWM1:PWMUDB:dith_count_1\));

\BlocoPWM1:PWMUDB:dith_count_0\\D\ <= ((not \BlocoPWM1:PWMUDB:dith_count_0\ and \BlocoPWM1:PWMUDB:tc_i\)
	OR (not \BlocoPWM1:PWMUDB:tc_i\ and \BlocoPWM1:PWMUDB:dith_count_0\));

\BlocoPWM1:PWMUDB:cmp1_status\ <= ((not \BlocoPWM1:PWMUDB:prevCompare1\ and \BlocoPWM1:PWMUDB:cmp1_less\));

\BlocoPWM1:PWMUDB:status_2\ <= ((\BlocoPWM1:PWMUDB:runmode_enable\ and \BlocoPWM1:PWMUDB:tc_i\));

\BlocoPWM1:PWMUDB:pwm_i\ <= ((\BlocoPWM1:PWMUDB:runmode_enable\ and \BlocoPWM1:PWMUDB:cmp1_less\));

\QuadDec1:Cnt16:CounterUDB:reload\ <= (\QuadDec1:Cnt16:CounterUDB:overflow\
	OR \QuadDec1:Cnt16:CounterUDB:status_1\
	OR \QuadDec1:Net_1260\);

\QuadDec1:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec1:Cnt16:CounterUDB:prevCompare\ and \QuadDec1:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec1:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec1:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec1:Cnt16:CounterUDB:overflow\));

\QuadDec1:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec1:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec1:Cnt16:CounterUDB:status_1\));

\QuadDec1:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec1:Cnt16:CounterUDB:count_stored_i\ and \QuadDec1:Cnt16:CounterUDB:control_7\ and \QuadDec1:Net_1203\));

\QuadDec1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec1:Cnt16:CounterUDB:status_1\
	OR \QuadDec1:Cnt16:CounterUDB:overflow\);

\QuadDec1:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec1:bQuadDec:quad_A_delayed_0\ and \QuadDec1:bQuadDec:quad_A_delayed_1\ and \QuadDec1:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec1:bQuadDec:quad_A_delayed_2\ and \QuadDec1:bQuadDec:quad_A_filt\)
	OR (\QuadDec1:bQuadDec:quad_A_delayed_1\ and \QuadDec1:bQuadDec:quad_A_filt\)
	OR (\QuadDec1:bQuadDec:quad_A_delayed_0\ and \QuadDec1:bQuadDec:quad_A_filt\));

\QuadDec1:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec1:bQuadDec:quad_B_delayed_0\ and \QuadDec1:bQuadDec:quad_B_delayed_1\ and \QuadDec1:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec1:bQuadDec:quad_B_delayed_2\ and \QuadDec1:bQuadDec:quad_B_filt\)
	OR (\QuadDec1:bQuadDec:quad_B_delayed_1\ and \QuadDec1:bQuadDec:quad_B_filt\)
	OR (\QuadDec1:bQuadDec:quad_B_delayed_0\ and \QuadDec1:bQuadDec:quad_B_filt\));

\QuadDec1:bQuadDec:state_3\\D\ <= ((not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:quad_A_filt\ and not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:bQuadDec:quad_B_filt\ and \QuadDec1:bQuadDec:state_1\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:quad_B_filt\ and not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_1\ and \QuadDec1:bQuadDec:quad_A_filt\ and \QuadDec1:bQuadDec:state_0\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:quad_A_filt\ and not \QuadDec1:bQuadDec:quad_B_filt\ and not \QuadDec1:bQuadDec:error\ and \QuadDec1:bQuadDec:state_1\ and \QuadDec1:bQuadDec:state_0\)
	OR (not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_1\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:bQuadDec:quad_A_filt\ and \QuadDec1:bQuadDec:quad_B_filt\));

\QuadDec1:bQuadDec:state_2\\D\ <= ((\QuadDec1:bQuadDec:error\ and \QuadDec1:bQuadDec:state_0\)
	OR (\QuadDec1:Net_1260\ and \QuadDec1:bQuadDec:state_0\)
	OR (\QuadDec1:bQuadDec:error\ and \QuadDec1:bQuadDec:state_1\)
	OR (\QuadDec1:Net_1260\ and \QuadDec1:bQuadDec:state_1\)
	OR (\QuadDec1:Net_1260\ and \QuadDec1:bQuadDec:error\));

\QuadDec1:bQuadDec:state_1\\D\ <= ((not \QuadDec1:bQuadDec:quad_B_filt\ and not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_1\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:bQuadDec:quad_A_filt\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:state_1\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:bQuadDec:quad_A_filt\ and \QuadDec1:bQuadDec:error\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:error\ and \QuadDec1:bQuadDec:quad_A_filt\ and \QuadDec1:bQuadDec:quad_B_filt\ and \QuadDec1:bQuadDec:state_0\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:error\ and \QuadDec1:bQuadDec:quad_A_filt\ and \QuadDec1:bQuadDec:state_1\));

\QuadDec1:bQuadDec:state_0\\D\ <= ((not \QuadDec1:bQuadDec:quad_A_filt\ and not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_1\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:state_1\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:bQuadDec:quad_B_filt\ and \QuadDec1:bQuadDec:error\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:error\ and \QuadDec1:bQuadDec:quad_A_filt\ and \QuadDec1:bQuadDec:quad_B_filt\ and \QuadDec1:bQuadDec:state_1\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:error\ and \QuadDec1:bQuadDec:quad_B_filt\ and \QuadDec1:bQuadDec:state_0\));

\QuadDec1:Net_1251\\D\ <= ((not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:quad_B_filt\ and not \QuadDec1:bQuadDec:error\ and \QuadDec1:bQuadDec:quad_A_filt\ and \QuadDec1:bQuadDec:state_1\ and \QuadDec1:bQuadDec:state_0\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:quad_A_filt\ and not \QuadDec1:bQuadDec:quad_B_filt\ and not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:bQuadDec:state_1\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_1\ and \QuadDec1:bQuadDec:quad_A_filt\ and \QuadDec1:bQuadDec:quad_B_filt\ and \QuadDec1:bQuadDec:state_0\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:state_1\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:Net_1251\ and \QuadDec1:bQuadDec:error\)
	OR (not \QuadDec1:bQuadDec:quad_A_filt\ and not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_1\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:error\ and \QuadDec1:Net_1251\ and \QuadDec1:bQuadDec:quad_A_filt\ and \QuadDec1:bQuadDec:state_0\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:quad_B_filt\ and not \QuadDec1:bQuadDec:error\ and \QuadDec1:Net_1251\ and \QuadDec1:bQuadDec:state_1\)
	OR (not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_1\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:Net_1251\ and \QuadDec1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec1:bQuadDec:quad_A_filt\ and not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_1\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:Net_1251\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:quad_A_filt\ and not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:Net_1251\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_1\ and \QuadDec1:Net_1251\ and \QuadDec1:bQuadDec:quad_B_filt\));

\QuadDec1:Net_1203\\D\ <= ((not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:quad_A_filt\ and not \QuadDec1:bQuadDec:quad_B_filt\ and not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_1\ and \QuadDec1:bQuadDec:state_0\)
	OR (not \QuadDec1:Net_1260\ and not \QuadDec1:bQuadDec:state_1\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:Net_1203\ and \QuadDec1:bQuadDec:error\)
	OR (not \QuadDec1:bQuadDec:quad_A_filt\ and not \QuadDec1:bQuadDec:error\ and not \QuadDec1:bQuadDec:state_1\ and not \QuadDec1:bQuadDec:state_0\ and \QuadDec1:bQuadDec:quad_B_filt\));

\QuadDec1:Net_530\ <= ((not \QuadDec1:Net_1264\ and \QuadDec1:Net_1275\ and \QuadDec1:Net_1251\));

\QuadDec1:Net_611\ <= ((not \QuadDec1:Net_1251\ and not \QuadDec1:Net_1264\ and \QuadDec1:Net_1275\));

\BlocoPWM3:PWMUDB:sc_kill_tmp\\D\ <= (not \BlocoPWM3:PWMUDB:tc_i\);

\BlocoPWM3:PWMUDB:dith_count_1\\D\ <= ((not \BlocoPWM3:PWMUDB:dith_count_1\ and \BlocoPWM3:PWMUDB:tc_i\ and \BlocoPWM3:PWMUDB:dith_count_0\)
	OR (not \BlocoPWM3:PWMUDB:dith_count_0\ and \BlocoPWM3:PWMUDB:dith_count_1\)
	OR (not \BlocoPWM3:PWMUDB:tc_i\ and \BlocoPWM3:PWMUDB:dith_count_1\));

\BlocoPWM3:PWMUDB:dith_count_0\\D\ <= ((not \BlocoPWM3:PWMUDB:dith_count_0\ and \BlocoPWM3:PWMUDB:tc_i\)
	OR (not \BlocoPWM3:PWMUDB:tc_i\ and \BlocoPWM3:PWMUDB:dith_count_0\));

\BlocoPWM3:PWMUDB:cmp1_status\ <= ((not \BlocoPWM3:PWMUDB:prevCompare1\ and \BlocoPWM3:PWMUDB:cmp1_less\));

\BlocoPWM3:PWMUDB:status_2\ <= ((\BlocoPWM3:PWMUDB:runmode_enable\ and \BlocoPWM3:PWMUDB:tc_i\));

\BlocoPWM3:PWMUDB:pwm_i\ <= ((\BlocoPWM3:PWMUDB:runmode_enable\ and \BlocoPWM3:PWMUDB:cmp1_less\));

\QuadDec3:Cnt16:CounterUDB:reload\ <= (\QuadDec3:Cnt16:CounterUDB:overflow\
	OR \QuadDec3:Cnt16:CounterUDB:status_1\
	OR \QuadDec3:Net_1260\);

\QuadDec3:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec3:Cnt16:CounterUDB:prevCompare\ and \QuadDec3:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec3:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec3:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec3:Cnt16:CounterUDB:overflow\));

\QuadDec3:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec3:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec3:Cnt16:CounterUDB:status_1\));

\QuadDec3:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec3:Cnt16:CounterUDB:count_stored_i\ and \QuadDec3:Cnt16:CounterUDB:control_7\ and \QuadDec3:Net_1203\));

\QuadDec3:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec3:Cnt16:CounterUDB:status_1\
	OR \QuadDec3:Cnt16:CounterUDB:overflow\);

\QuadDec3:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec3:bQuadDec:quad_A_delayed_0\ and \QuadDec3:bQuadDec:quad_A_delayed_1\ and \QuadDec3:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec3:bQuadDec:quad_A_delayed_2\ and \QuadDec3:bQuadDec:quad_A_filt\)
	OR (\QuadDec3:bQuadDec:quad_A_delayed_1\ and \QuadDec3:bQuadDec:quad_A_filt\)
	OR (\QuadDec3:bQuadDec:quad_A_delayed_0\ and \QuadDec3:bQuadDec:quad_A_filt\));

\QuadDec3:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec3:bQuadDec:quad_B_delayed_0\ and \QuadDec3:bQuadDec:quad_B_delayed_1\ and \QuadDec3:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec3:bQuadDec:quad_B_delayed_2\ and \QuadDec3:bQuadDec:quad_B_filt\)
	OR (\QuadDec3:bQuadDec:quad_B_delayed_1\ and \QuadDec3:bQuadDec:quad_B_filt\)
	OR (\QuadDec3:bQuadDec:quad_B_delayed_0\ and \QuadDec3:bQuadDec:quad_B_filt\));

\QuadDec3:bQuadDec:state_3\\D\ <= ((not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:quad_A_filt\ and not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:bQuadDec:quad_B_filt\ and \QuadDec3:bQuadDec:state_1\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:quad_B_filt\ and not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_1\ and \QuadDec3:bQuadDec:quad_A_filt\ and \QuadDec3:bQuadDec:state_0\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:quad_A_filt\ and not \QuadDec3:bQuadDec:quad_B_filt\ and not \QuadDec3:bQuadDec:error\ and \QuadDec3:bQuadDec:state_1\ and \QuadDec3:bQuadDec:state_0\)
	OR (not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_1\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:bQuadDec:quad_A_filt\ and \QuadDec3:bQuadDec:quad_B_filt\));

\QuadDec3:bQuadDec:state_2\\D\ <= ((\QuadDec3:bQuadDec:error\ and \QuadDec3:bQuadDec:state_0\)
	OR (\QuadDec3:Net_1260\ and \QuadDec3:bQuadDec:state_0\)
	OR (\QuadDec3:bQuadDec:error\ and \QuadDec3:bQuadDec:state_1\)
	OR (\QuadDec3:Net_1260\ and \QuadDec3:bQuadDec:state_1\)
	OR (\QuadDec3:Net_1260\ and \QuadDec3:bQuadDec:error\));

\QuadDec3:bQuadDec:state_1\\D\ <= ((not \QuadDec3:bQuadDec:quad_B_filt\ and not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_1\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:bQuadDec:quad_A_filt\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:state_1\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:bQuadDec:quad_A_filt\ and \QuadDec3:bQuadDec:error\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:error\ and \QuadDec3:bQuadDec:quad_A_filt\ and \QuadDec3:bQuadDec:quad_B_filt\ and \QuadDec3:bQuadDec:state_0\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:error\ and \QuadDec3:bQuadDec:quad_A_filt\ and \QuadDec3:bQuadDec:state_1\));

\QuadDec3:bQuadDec:state_0\\D\ <= ((not \QuadDec3:bQuadDec:quad_A_filt\ and not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_1\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:bQuadDec:quad_B_filt\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:state_1\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:bQuadDec:quad_B_filt\ and \QuadDec3:bQuadDec:error\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:error\ and \QuadDec3:bQuadDec:quad_A_filt\ and \QuadDec3:bQuadDec:quad_B_filt\ and \QuadDec3:bQuadDec:state_1\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:error\ and \QuadDec3:bQuadDec:quad_B_filt\ and \QuadDec3:bQuadDec:state_0\));

\QuadDec3:Net_1251\\D\ <= ((not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:quad_B_filt\ and not \QuadDec3:bQuadDec:error\ and \QuadDec3:bQuadDec:quad_A_filt\ and \QuadDec3:bQuadDec:state_1\ and \QuadDec3:bQuadDec:state_0\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:quad_A_filt\ and not \QuadDec3:bQuadDec:quad_B_filt\ and not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:bQuadDec:state_1\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_1\ and \QuadDec3:bQuadDec:quad_A_filt\ and \QuadDec3:bQuadDec:quad_B_filt\ and \QuadDec3:bQuadDec:state_0\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:state_1\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:Net_1251\ and \QuadDec3:bQuadDec:error\)
	OR (not \QuadDec3:bQuadDec:quad_A_filt\ and not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_1\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:bQuadDec:quad_B_filt\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:error\ and \QuadDec3:Net_1251\ and \QuadDec3:bQuadDec:quad_A_filt\ and \QuadDec3:bQuadDec:state_0\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:quad_B_filt\ and not \QuadDec3:bQuadDec:error\ and \QuadDec3:Net_1251\ and \QuadDec3:bQuadDec:state_1\)
	OR (not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_1\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:Net_1251\ and \QuadDec3:bQuadDec:quad_B_filt\)
	OR (not \QuadDec3:bQuadDec:quad_A_filt\ and not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_1\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:Net_1251\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:quad_A_filt\ and not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:Net_1251\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_1\ and \QuadDec3:Net_1251\ and \QuadDec3:bQuadDec:quad_B_filt\));

\QuadDec3:Net_1203\\D\ <= ((not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:quad_A_filt\ and not \QuadDec3:bQuadDec:quad_B_filt\ and not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_1\ and \QuadDec3:bQuadDec:state_0\)
	OR (not \QuadDec3:Net_1260\ and not \QuadDec3:bQuadDec:state_1\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:Net_1203\ and \QuadDec3:bQuadDec:error\)
	OR (not \QuadDec3:bQuadDec:quad_A_filt\ and not \QuadDec3:bQuadDec:error\ and not \QuadDec3:bQuadDec:state_1\ and not \QuadDec3:bQuadDec:state_0\ and \QuadDec3:bQuadDec:quad_B_filt\));

\QuadDec3:Net_530\ <= ((not \QuadDec3:Net_1264\ and \QuadDec3:Net_1275\ and \QuadDec3:Net_1251\));

\QuadDec3:Net_611\ <= ((not \QuadDec3:Net_1251\ and not \QuadDec3:Net_1264\ and \QuadDec3:Net_1275\));

\TimerMotores:TimerUDB:status_tc\ <= ((\TimerMotores:TimerUDB:control_7\ and \TimerMotores:TimerUDB:per_zero\));

\TimerCinematico:TimerUDB:status_tc\ <= ((\TimerCinematico:TimerUDB:control_7\ and \TimerCinematico:TimerUDB:per_zero\));

\BlocoPWM2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\);
\BlocoPWM2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\BlocoPWM2:PWMUDB:control_7\, \BlocoPWM2:PWMUDB:control_6\, \BlocoPWM2:PWMUDB:control_5\, \BlocoPWM2:PWMUDB:control_4\,
			\BlocoPWM2:PWMUDB:control_3\, \BlocoPWM2:PWMUDB:control_2\, \BlocoPWM2:PWMUDB:control_1\, \BlocoPWM2:PWMUDB:control_0\));
\BlocoPWM2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \BlocoPWM2:PWMUDB:status_5\, zero, \BlocoPWM2:PWMUDB:status_3\,
			\BlocoPWM2:PWMUDB:status_2\, \BlocoPWM2:PWMUDB:status_1\, \BlocoPWM2:PWMUDB:status_0\),
		interrupt=>\BlocoPWM2:Net_55\);
\BlocoPWM2:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BlocoPWM2:PWMUDB:tc_i\, \BlocoPWM2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BlocoPWM2:PWMUDB:nc2\,
		cl0=>\BlocoPWM2:PWMUDB:nc3\,
		z0=>\BlocoPWM2:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\BlocoPWM2:PWMUDB:nc4\,
		cl1=>\BlocoPWM2:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BlocoPWM2:PWMUDB:nc6\,
		f1_blk_stat=>\BlocoPWM2:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\BlocoPWM2:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\BlocoPWM2:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\BlocoPWM2:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\BlocoPWM2:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\BlocoPWM2:PWMUDB:sP16:pwmdp:cap_1\, \BlocoPWM2:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\BlocoPWM2:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BlocoPWM2:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BlocoPWM2:PWMUDB:tc_i\, \BlocoPWM2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BlocoPWM2:PWMUDB:cmp1_eq\,
		cl0=>\BlocoPWM2:PWMUDB:cmp1_less\,
		z0=>\BlocoPWM2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\BlocoPWM2:PWMUDB:cmp2_eq\,
		cl1=>\BlocoPWM2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BlocoPWM2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\BlocoPWM2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\BlocoPWM2:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\BlocoPWM2:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\BlocoPWM2:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\BlocoPWM2:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BlocoPWM2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\BlocoPWM2:PWMUDB:sP16:pwmdp:cap_1\, \BlocoPWM2:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\BlocoPWM2:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\QuadDec2:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_17);
\QuadDec2:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\QuadDec2:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\QuadDec2:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec2:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec2:Cnt16:CounterUDB:control_7\, \QuadDec2:Cnt16:CounterUDB:control_6\, \QuadDec2:Cnt16:CounterUDB:control_5\, \QuadDec2:Cnt16:CounterUDB:control_4\,
			\QuadDec2:Cnt16:CounterUDB:control_3\, \QuadDec2:Cnt16:CounterUDB:control_2\, \QuadDec2:Cnt16:CounterUDB:control_1\, \QuadDec2:Cnt16:CounterUDB:control_0\));
\QuadDec2:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec2:Net_1260\,
		clock=>\QuadDec2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec2:Cnt16:CounterUDB:status_6\, \QuadDec2:Cnt16:CounterUDB:status_5\, zero, \QuadDec2:Cnt16:CounterUDB:status_3\,
			\QuadDec2:Cnt16:CounterUDB:status_2\, \QuadDec2:Cnt16:CounterUDB:status_1\, \QuadDec2:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec2:Cnt16:Net_43\);
\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec2:Net_1251\, \QuadDec2:Cnt16:CounterUDB:count_enable\, \QuadDec2:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec2:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec2:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec2:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec2:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec2:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec2:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec2:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec2:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec2:Net_1251\, \QuadDec2:Cnt16:CounterUDB:count_enable\, \QuadDec2:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec2:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec2:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec2:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec2:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec2:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec2:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec2:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec2:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec2:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\QuadDec2:bQuadDec:sync_clock\);
\QuadDec2:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_14,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:bQuadDec:quad_A_delayed_0\);
\QuadDec2:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec2:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:bQuadDec:quad_A_delayed_1\);
\QuadDec2:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec2:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:bQuadDec:quad_A_delayed_2\);
\QuadDec2:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_15,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:bQuadDec:quad_B_delayed_0\);
\QuadDec2:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec2:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:bQuadDec:quad_B_delayed_1\);
\QuadDec2:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec2:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:bQuadDec:quad_B_delayed_2\);
\QuadDec2:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec2:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec2:bQuadDec:error\,
			\QuadDec2:Net_1260\, \QuadDec2:Net_611\, \QuadDec2:Net_530\),
		interrupt=>Net_17);
qa2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_14,
		analog=>(open),
		io=>(tmpIO_0__qa2_net_0),
		siovref=>(tmpSIOVREF__qa2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__qa2_net_0);
qb2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d11937ea-8b74-46a8-8990-a27d3bbc20c8",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_15,
		analog=>(open),
		io=>(tmpIO_0__qb2_net_0),
		siovref=>(tmpSIOVREF__qb2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__qb2_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9ba49e79-45ec-4136-8b80-32eb0bb1afdc",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_32,
		dig_domain_out=>open);
pwm2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_339,
		fb=>(tmpFB_0__pwm2_net_0),
		analog=>(open),
		io=>(tmpIO_0__pwm2_net_0),
		siovref=>(tmpSIOVREF__pwm2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pwm2_net_0);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>one,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_25,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_20,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
dir2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fa7211aa-7ae5-47c3-8243-f42289c088da",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__dir2_net_0),
		analog=>(open),
		io=>(tmpIO_0__dir2_net_0),
		siovref=>(tmpSIOVREF__dir2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__dir2_net_0);
slp2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4ea63577-efe8-4d56-acdb-387060897ea8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>one,
		fb=>(tmpFB_0__slp2_net_0),
		analog=>(open),
		io=>(tmpIO_0__slp2_net_0),
		siovref=>(tmpSIOVREF__slp2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__slp2_net_0);
\BlocoPWM1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\);
\BlocoPWM1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\BlocoPWM1:PWMUDB:control_7\, \BlocoPWM1:PWMUDB:control_6\, \BlocoPWM1:PWMUDB:control_5\, \BlocoPWM1:PWMUDB:control_4\,
			\BlocoPWM1:PWMUDB:control_3\, \BlocoPWM1:PWMUDB:control_2\, \BlocoPWM1:PWMUDB:control_1\, \BlocoPWM1:PWMUDB:control_0\));
\BlocoPWM1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \BlocoPWM1:PWMUDB:status_5\, zero, \BlocoPWM1:PWMUDB:status_3\,
			\BlocoPWM1:PWMUDB:status_2\, \BlocoPWM1:PWMUDB:status_1\, \BlocoPWM1:PWMUDB:status_0\),
		interrupt=>\BlocoPWM1:Net_55\);
\BlocoPWM1:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BlocoPWM1:PWMUDB:tc_i\, \BlocoPWM1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BlocoPWM1:PWMUDB:nc2\,
		cl0=>\BlocoPWM1:PWMUDB:nc3\,
		z0=>\BlocoPWM1:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\BlocoPWM1:PWMUDB:nc4\,
		cl1=>\BlocoPWM1:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BlocoPWM1:PWMUDB:nc6\,
		f1_blk_stat=>\BlocoPWM1:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\BlocoPWM1:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\BlocoPWM1:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\BlocoPWM1:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\BlocoPWM1:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\BlocoPWM1:PWMUDB:sP16:pwmdp:cap_1\, \BlocoPWM1:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\BlocoPWM1:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BlocoPWM1:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BlocoPWM1:PWMUDB:tc_i\, \BlocoPWM1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BlocoPWM1:PWMUDB:cmp1_eq\,
		cl0=>\BlocoPWM1:PWMUDB:cmp1_less\,
		z0=>\BlocoPWM1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\BlocoPWM1:PWMUDB:cmp2_eq\,
		cl1=>\BlocoPWM1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BlocoPWM1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\BlocoPWM1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\BlocoPWM1:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\BlocoPWM1:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\BlocoPWM1:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\BlocoPWM1:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BlocoPWM1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\BlocoPWM1:PWMUDB:sP16:pwmdp:cap_1\, \BlocoPWM1:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\BlocoPWM1:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
\QuadDec1:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_50);
\QuadDec1:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\QuadDec1:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\QuadDec1:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec1:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec1:Cnt16:CounterUDB:control_7\, \QuadDec1:Cnt16:CounterUDB:control_6\, \QuadDec1:Cnt16:CounterUDB:control_5\, \QuadDec1:Cnt16:CounterUDB:control_4\,
			\QuadDec1:Cnt16:CounterUDB:control_3\, \QuadDec1:Cnt16:CounterUDB:control_2\, \QuadDec1:Cnt16:CounterUDB:control_1\, \QuadDec1:Cnt16:CounterUDB:control_0\));
\QuadDec1:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec1:Net_1260\,
		clock=>\QuadDec1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec1:Cnt16:CounterUDB:status_6\, \QuadDec1:Cnt16:CounterUDB:status_5\, zero, \QuadDec1:Cnt16:CounterUDB:status_3\,
			\QuadDec1:Cnt16:CounterUDB:status_2\, \QuadDec1:Cnt16:CounterUDB:status_1\, \QuadDec1:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec1:Cnt16:Net_43\);
\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec1:Net_1251\, \QuadDec1:Cnt16:CounterUDB:count_enable\, \QuadDec1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec1:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec1:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec1:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec1:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec1:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec1:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec1:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec1:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec1:Net_1251\, \QuadDec1:Cnt16:CounterUDB:count_enable\, \QuadDec1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec1:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec1:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec1:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec1:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec1:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec1:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec1:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec1:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec1:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\QuadDec1:bQuadDec:sync_clock\);
\QuadDec1:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_47,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:bQuadDec:quad_A_delayed_0\);
\QuadDec1:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec1:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:bQuadDec:quad_A_delayed_1\);
\QuadDec1:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec1:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:bQuadDec:quad_A_delayed_2\);
\QuadDec1:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_48,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:bQuadDec:quad_B_delayed_0\);
\QuadDec1:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec1:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:bQuadDec:quad_B_delayed_1\);
\QuadDec1:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec1:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:bQuadDec:quad_B_delayed_2\);
\QuadDec1:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec1:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec1:bQuadDec:error\,
			\QuadDec1:Net_1260\, \QuadDec1:Net_611\, \QuadDec1:Net_530\),
		interrupt=>Net_50);
qa1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6755c7d9-791c-4b23-82ae-cbfdb08a8320",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_47,
		analog=>(open),
		io=>(tmpIO_0__qa1_net_0),
		siovref=>(tmpSIOVREF__qa1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__qa1_net_0);
qb1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb519356-1d30-4016-acbe-282ce4110250",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_48,
		analog=>(open),
		io=>(tmpIO_0__qb1_net_0),
		siovref=>(tmpSIOVREF__qb1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__qb1_net_0);
pwm1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fa30b6b8-b071-451d-89a7-42d54681a4b2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_315,
		fb=>(tmpFB_0__pwm1_net_0),
		analog=>(open),
		io=>(tmpIO_0__pwm1_net_0),
		siovref=>(tmpSIOVREF__pwm1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pwm1_net_0);
slp1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0f776411-29d9-40a8-92cb-777be2a2b2ba",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>one,
		fb=>(tmpFB_0__slp1_net_0),
		analog=>(open),
		io=>(tmpIO_0__slp1_net_0),
		siovref=>(tmpSIOVREF__slp1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__slp1_net_0);
\BlocoPWM3:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\);
\BlocoPWM3:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		control=>(\BlocoPWM3:PWMUDB:control_7\, \BlocoPWM3:PWMUDB:control_6\, \BlocoPWM3:PWMUDB:control_5\, \BlocoPWM3:PWMUDB:control_4\,
			\BlocoPWM3:PWMUDB:control_3\, \BlocoPWM3:PWMUDB:control_2\, \BlocoPWM3:PWMUDB:control_1\, \BlocoPWM3:PWMUDB:control_0\));
\BlocoPWM3:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \BlocoPWM3:PWMUDB:status_5\, zero, \BlocoPWM3:PWMUDB:status_3\,
			\BlocoPWM3:PWMUDB:status_2\, \BlocoPWM3:PWMUDB:status_1\, \BlocoPWM3:PWMUDB:status_0\),
		interrupt=>\BlocoPWM3:Net_55\);
\BlocoPWM3:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BlocoPWM3:PWMUDB:tc_i\, \BlocoPWM3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BlocoPWM3:PWMUDB:nc2\,
		cl0=>\BlocoPWM3:PWMUDB:nc3\,
		z0=>\BlocoPWM3:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\BlocoPWM3:PWMUDB:nc4\,
		cl1=>\BlocoPWM3:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BlocoPWM3:PWMUDB:nc6\,
		f1_blk_stat=>\BlocoPWM3:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\BlocoPWM3:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\BlocoPWM3:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\BlocoPWM3:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\BlocoPWM3:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\BlocoPWM3:PWMUDB:sP16:pwmdp:cap_1\, \BlocoPWM3:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\BlocoPWM3:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BlocoPWM3:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BlocoPWM3:PWMUDB:tc_i\, \BlocoPWM3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BlocoPWM3:PWMUDB:cmp1_eq\,
		cl0=>\BlocoPWM3:PWMUDB:cmp1_less\,
		z0=>\BlocoPWM3:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\BlocoPWM3:PWMUDB:cmp2_eq\,
		cl1=>\BlocoPWM3:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BlocoPWM3:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\BlocoPWM3:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\BlocoPWM3:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\BlocoPWM3:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\BlocoPWM3:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\BlocoPWM3:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BlocoPWM3:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\BlocoPWM3:PWMUDB:sP16:pwmdp:cap_1\, \BlocoPWM3:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\BlocoPWM3:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
\QuadDec3:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_68);
\QuadDec3:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\QuadDec3:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec3:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\QuadDec3:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec3:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec3:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec3:Cnt16:CounterUDB:control_7\, \QuadDec3:Cnt16:CounterUDB:control_6\, \QuadDec3:Cnt16:CounterUDB:control_5\, \QuadDec3:Cnt16:CounterUDB:control_4\,
			\QuadDec3:Cnt16:CounterUDB:control_3\, \QuadDec3:Cnt16:CounterUDB:control_2\, \QuadDec3:Cnt16:CounterUDB:control_1\, \QuadDec3:Cnt16:CounterUDB:control_0\));
\QuadDec3:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec3:Net_1260\,
		clock=>\QuadDec3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec3:Cnt16:CounterUDB:status_6\, \QuadDec3:Cnt16:CounterUDB:status_5\, zero, \QuadDec3:Cnt16:CounterUDB:status_3\,
			\QuadDec3:Cnt16:CounterUDB:status_2\, \QuadDec3:Cnt16:CounterUDB:status_1\, \QuadDec3:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec3:Cnt16:Net_43\);
\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec3:Net_1251\, \QuadDec3:Cnt16:CounterUDB:count_enable\, \QuadDec3:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec3:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec3:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec3:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec3:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec3:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec3:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec3:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec3:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec3:Net_1251\, \QuadDec3:Cnt16:CounterUDB:count_enable\, \QuadDec3:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec3:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec3:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec3:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec3:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec3:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec3:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec3:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec3:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec3:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_32,
		enable=>one,
		clock_out=>\QuadDec3:bQuadDec:sync_clock\);
\QuadDec3:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_65,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:bQuadDec:quad_A_delayed_0\);
\QuadDec3:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec3:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:bQuadDec:quad_A_delayed_1\);
\QuadDec3:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec3:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:bQuadDec:quad_A_delayed_2\);
\QuadDec3:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_66,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:bQuadDec:quad_B_delayed_0\);
\QuadDec3:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec3:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:bQuadDec:quad_B_delayed_1\);
\QuadDec3:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec3:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:bQuadDec:quad_B_delayed_2\);
\QuadDec3:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec3:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec3:bQuadDec:error\,
			\QuadDec3:Net_1260\, \QuadDec3:Net_611\, \QuadDec3:Net_530\),
		interrupt=>Net_68);
qa3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"308a5630-3daf-4adb-8607-ffa4d5ecdbb0",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_65,
		analog=>(open),
		io=>(tmpIO_0__qa3_net_0),
		siovref=>(tmpSIOVREF__qa3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__qa3_net_0);
qb3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c69e0876-cf2f-4fb7-989b-255026d328ca",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_66,
		analog=>(open),
		io=>(tmpIO_0__qb3_net_0),
		siovref=>(tmpSIOVREF__qb3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__qb3_net_0);
pwm3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"629a1cd1-9d42-4a9e-bb47-a02fb3aeb080",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_398,
		fb=>(tmpFB_0__pwm3_net_0),
		analog=>(open),
		io=>(tmpIO_0__pwm3_net_0),
		siovref=>(tmpSIOVREF__pwm3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pwm3_net_0);
dir3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d540859b-e65f-451a-a07c-a8a94fb6cca6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__dir3_net_0),
		analog=>(open),
		io=>(tmpIO_0__dir3_net_0),
		siovref=>(tmpSIOVREF__dir3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__dir3_net_0);
slp3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed341be5-9c51-46aa-ae54-4faeb0e93199",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>one,
		fb=>(tmpFB_0__slp3_net_0),
		analog=>(open),
		io=>(tmpIO_0__slp3_net_0),
		siovref=>(tmpSIOVREF__slp3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__slp3_net_0);
\TimerMotores:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_667,
		enable=>one,
		clock_out=>\TimerMotores:TimerUDB:ClockOutFromEnBlock\);
\TimerMotores:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_667,
		enable=>one,
		clock_out=>\TimerMotores:TimerUDB:Clk_Ctl_i\);
\TimerMotores:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TimerMotores:TimerUDB:Clk_Ctl_i\,
		control=>(\TimerMotores:TimerUDB:control_7\, \TimerMotores:TimerUDB:control_6\, \TimerMotores:TimerUDB:control_5\, \TimerMotores:TimerUDB:control_4\,
			\TimerMotores:TimerUDB:control_3\, \TimerMotores:TimerUDB:control_2\, \TimerMotores:TimerUDB:control_1\, \TimerMotores:TimerUDB:control_0\));
\TimerMotores:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\TimerMotores:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \TimerMotores:TimerUDB:status_3\,
			\TimerMotores:TimerUDB:status_2\, zero, \TimerMotores:TimerUDB:status_tc\),
		interrupt=>Net_71);
\TimerMotores:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TimerMotores:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \TimerMotores:TimerUDB:control_7\, \TimerMotores:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TimerMotores:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TimerMotores:TimerUDB:status_3\,
		f0_blk_stat=>\TimerMotores:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_timer_motores:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_71);
led:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c94bf289-f2a5-4047-87ae-11b1857b70a6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__led_net_0),
		analog=>(open),
		io=>(tmpIO_0__led_net_0),
		siovref=>(tmpSIOVREF__led_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__led_net_0);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"51aba55a-d315-4b1f-90d5-e0a0352f9d7e",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_667,
		dig_domain_out=>open);
\TimerCinematico:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_667,
		enable=>one,
		clock_out=>\TimerCinematico:TimerUDB:ClockOutFromEnBlock\);
\TimerCinematico:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_667,
		enable=>one,
		clock_out=>\TimerCinematico:TimerUDB:Clk_Ctl_i\);
\TimerCinematico:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TimerCinematico:TimerUDB:Clk_Ctl_i\,
		control=>(\TimerCinematico:TimerUDB:control_7\, \TimerCinematico:TimerUDB:control_6\, \TimerCinematico:TimerUDB:control_5\, \TimerCinematico:TimerUDB:control_4\,
			\TimerCinematico:TimerUDB:control_3\, \TimerCinematico:TimerUDB:control_2\, \TimerCinematico:TimerUDB:control_1\, \TimerCinematico:TimerUDB:control_0\));
\TimerCinematico:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\TimerCinematico:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \TimerCinematico:TimerUDB:status_3\,
			\TimerCinematico:TimerUDB:status_2\, zero, \TimerCinematico:TimerUDB:status_tc\),
		interrupt=>Net_78);
\TimerCinematico:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TimerCinematico:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \TimerCinematico:TimerUDB:control_7\, \TimerCinematico:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\TimerCinematico:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\TimerCinematico:TimerUDB:status_3\,
		f0_blk_stat=>\TimerCinematico:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_timer_cinematico:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_78);
dir1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5ee0b83f-f0e0-4a87-b07e-7e3f93bda659",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__dir1_net_0),
		analog=>(open),
		io=>(tmpIO_0__dir1_net_0),
		siovref=>(tmpSIOVREF__dir1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__dir1_net_0);
CANRX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb5aea0b-dc20-4c42-a3dd-15c2e07a70b6",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_11,
		analog=>(open),
		io=>(tmpIO_0__CANRX_net_0),
		siovref=>(tmpSIOVREF__CANRX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CANRX_net_0);
CANTX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8413af41-b0f1-41ae-9dfe-c2b86919b3b4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_12,
		fb=>(tmpFB_0__CANTX_net_0),
		analog=>(open),
		io=>(tmpIO_0__CANTX_net_0),
		siovref=>(tmpSIOVREF__CANTX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CANTX_net_0);
\CAN:Clock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2c366327-8ea9-4813-ab0d-a7ce473af76e/ccbbccde-4db5-4009-af85-8e8bae589faa",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\CAN:Net_25\,
		dig_domain_out=>open);
\CAN:CanIP\:cy_psoc3_can_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>\CAN:Net_25\,
		can_rx=>Net_11,
		can_tx=>Net_12,
		can_tx_en=>Net_2054,
		interrupt=>Net_2055);
\CAN:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2055);
\BlocoPWM2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:min_kill_reg\);
\BlocoPWM2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:prevCapture\);
\BlocoPWM2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:trig_last\);
\BlocoPWM2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\BlocoPWM2:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:runmode_enable\);
\BlocoPWM2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\BlocoPWM2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:sc_kill_tmp\);
\BlocoPWM2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:ltch_kill_reg\);
\BlocoPWM2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\BlocoPWM2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:dith_count_1\);
\BlocoPWM2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\BlocoPWM2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:dith_count_0\);
\BlocoPWM2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\BlocoPWM2:PWMUDB:cmp1_less\,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:prevCompare1\);
\BlocoPWM2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\BlocoPWM2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:status_0\);
\BlocoPWM2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:status_1\);
\BlocoPWM2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:status_5\);
\BlocoPWM2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\BlocoPWM2:PWMUDB:pwm_i\,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_339);
\BlocoPWM2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:pwm1_i_reg\);
\BlocoPWM2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:pwm2_i_reg\);
\BlocoPWM2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\BlocoPWM2:PWMUDB:status_2\,
		clk=>\BlocoPWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM2:PWMUDB:tc_i_reg\);
\QuadDec2:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec2:Net_1251\\D\,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:Net_1251\);
\QuadDec2:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec2:Cnt16:CounterUDB:prevCapture\);
\QuadDec2:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec2:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec2:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec2:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec2:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec2:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec2:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec2:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec2:Net_1275\);
\QuadDec2:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec2:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec2:Cnt16:CounterUDB:prevCompare\);
\QuadDec2:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec2:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec2:Net_1264\);
\QuadDec2:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec2:Net_1203\,
		clk=>\QuadDec2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec2:Cnt16:CounterUDB:count_stored_i\);
\QuadDec2:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec2:Net_1203\\D\,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:Net_1203\);
\QuadDec2:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec2:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:bQuadDec:quad_A_filt\);
\QuadDec2:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec2:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:bQuadDec:quad_B_filt\);
\QuadDec2:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec2:bQuadDec:state_2\\D\,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:Net_1260\);
\QuadDec2:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec2:bQuadDec:state_3\\D\,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:bQuadDec:error\);
\QuadDec2:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec2:bQuadDec:state_1\\D\,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:bQuadDec:state_1\);
\QuadDec2:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec2:bQuadDec:state_0\\D\,
		clk=>\QuadDec2:bQuadDec:sync_clock\,
		q=>\QuadDec2:bQuadDec:state_0\);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_22:cy_dff
	PORT MAP(d=>Net_22D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_22);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
\BlocoPWM1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:min_kill_reg\);
\BlocoPWM1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:prevCapture\);
\BlocoPWM1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:trig_last\);
\BlocoPWM1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\BlocoPWM1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:runmode_enable\);
\BlocoPWM1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\BlocoPWM1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:sc_kill_tmp\);
\BlocoPWM1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:ltch_kill_reg\);
\BlocoPWM1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\BlocoPWM1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:dith_count_1\);
\BlocoPWM1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\BlocoPWM1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:dith_count_0\);
\BlocoPWM1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\BlocoPWM1:PWMUDB:cmp1_less\,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:prevCompare1\);
\BlocoPWM1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\BlocoPWM1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:status_0\);
\BlocoPWM1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:status_1\);
\BlocoPWM1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:status_5\);
\BlocoPWM1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\BlocoPWM1:PWMUDB:pwm_i\,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_315);
\BlocoPWM1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:pwm1_i_reg\);
\BlocoPWM1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:pwm2_i_reg\);
\BlocoPWM1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\BlocoPWM1:PWMUDB:status_2\,
		clk=>\BlocoPWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM1:PWMUDB:tc_i_reg\);
\QuadDec1:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec1:Net_1251\\D\,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:Net_1251\);
\QuadDec1:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec1:Cnt16:CounterUDB:prevCapture\);
\QuadDec1:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec1:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec1:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec1:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec1:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec1:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec1:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec1:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec1:Net_1275\);
\QuadDec1:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec1:Cnt16:CounterUDB:prevCompare\);
\QuadDec1:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec1:Net_1264\);
\QuadDec1:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec1:Net_1203\,
		clk=>\QuadDec1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec1:Cnt16:CounterUDB:count_stored_i\);
\QuadDec1:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec1:Net_1203\\D\,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:Net_1203\);
\QuadDec1:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec1:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:bQuadDec:quad_A_filt\);
\QuadDec1:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec1:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:bQuadDec:quad_B_filt\);
\QuadDec1:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec1:bQuadDec:state_2\\D\,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:Net_1260\);
\QuadDec1:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec1:bQuadDec:state_3\\D\,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:bQuadDec:error\);
\QuadDec1:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec1:bQuadDec:state_1\\D\,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:bQuadDec:state_1\);
\QuadDec1:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec1:bQuadDec:state_0\\D\,
		clk=>\QuadDec1:bQuadDec:sync_clock\,
		q=>\QuadDec1:bQuadDec:state_0\);
\BlocoPWM3:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:min_kill_reg\);
\BlocoPWM3:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:prevCapture\);
\BlocoPWM3:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:trig_last\);
\BlocoPWM3:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\BlocoPWM3:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:runmode_enable\);
\BlocoPWM3:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\BlocoPWM3:PWMUDB:sc_kill_tmp\\D\,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:sc_kill_tmp\);
\BlocoPWM3:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:ltch_kill_reg\);
\BlocoPWM3:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\BlocoPWM3:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:dith_count_1\);
\BlocoPWM3:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\BlocoPWM3:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:dith_count_0\);
\BlocoPWM3:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\BlocoPWM3:PWMUDB:cmp1_less\,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:prevCompare1\);
\BlocoPWM3:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\BlocoPWM3:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:status_0\);
\BlocoPWM3:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:status_1\);
\BlocoPWM3:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:status_5\);
\BlocoPWM3:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\BlocoPWM3:PWMUDB:pwm_i\,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_398);
\BlocoPWM3:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:pwm1_i_reg\);
\BlocoPWM3:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:pwm2_i_reg\);
\BlocoPWM3:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\BlocoPWM3:PWMUDB:status_2\,
		clk=>\BlocoPWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\BlocoPWM3:PWMUDB:tc_i_reg\);
\QuadDec3:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec3:Net_1251\\D\,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:Net_1251\);
\QuadDec3:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec3:Cnt16:CounterUDB:prevCapture\);
\QuadDec3:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec3:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec3:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec3:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec3:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec3:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec3:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec3:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec3:Net_1275\);
\QuadDec3:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec3:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec3:Cnt16:CounterUDB:prevCompare\);
\QuadDec3:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec3:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec3:Net_1264\);
\QuadDec3:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec3:Net_1203\,
		clk=>\QuadDec3:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec3:Cnt16:CounterUDB:count_stored_i\);
\QuadDec3:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec3:Net_1203\\D\,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:Net_1203\);
\QuadDec3:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec3:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:bQuadDec:quad_A_filt\);
\QuadDec3:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec3:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:bQuadDec:quad_B_filt\);
\QuadDec3:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec3:bQuadDec:state_2\\D\,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:Net_1260\);
\QuadDec3:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec3:bQuadDec:state_3\\D\,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:bQuadDec:error\);
\QuadDec3:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec3:bQuadDec:state_1\\D\,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:bQuadDec:state_1\);
\QuadDec3:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec3:bQuadDec:state_0\\D\,
		clk=>\QuadDec3:bQuadDec:sync_clock\,
		q=>\QuadDec3:bQuadDec:state_0\);
\TimerMotores:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TimerMotores:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerMotores:TimerUDB:capture_last\);
\TimerMotores:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\TimerMotores:TimerUDB:status_tc\,
		clk=>\TimerMotores:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerMotores:TimerUDB:tc_reg_i\);
\TimerMotores:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\TimerMotores:TimerUDB:control_7\,
		clk=>\TimerMotores:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerMotores:TimerUDB:hwEnable_reg\);
\TimerMotores:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TimerMotores:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerMotores:TimerUDB:capture_out_reg_i\);
\TimerCinematico:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TimerCinematico:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerCinematico:TimerUDB:capture_last\);
\TimerCinematico:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\TimerCinematico:TimerUDB:status_tc\,
		clk=>\TimerCinematico:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerCinematico:TimerUDB:tc_reg_i\);
\TimerCinematico:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\TimerCinematico:TimerUDB:control_7\,
		clk=>\TimerCinematico:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerCinematico:TimerUDB:hwEnable_reg\);
\TimerCinematico:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TimerCinematico:TimerUDB:ClockOutFromEnBlock\,
		q=>\TimerCinematico:TimerUDB:capture_out_reg_i\);

END R_T_L;
