	component FP_ACC_Test is
		port (
			ax     : in  std_logic_vector(31 downto 0) := (others => 'X'); -- ax
			ay     : in  std_logic_vector(31 downto 0) := (others => 'X'); -- ay
			clk    : in  std_logic                     := 'X';             -- clk
			clr    : in  std_logic                     := 'X';             -- clr
			ena    : in  std_logic                     := 'X';             -- ena
			result : out std_logic_vector(31 downto 0)                     -- result
		);
	end component FP_ACC_Test;

