TOPLEVEL_LANG = verilog
VERILOG_SOURCES = half_adder.v
TOPLEVEL = half_adder
MODULE = half_adder_test
SIM = icarus

include $(shell cocotb-config --makefiles)/Makefile.sim
