INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bryan/Documents/verilog_projects/CMPE_140_lab8/lab_7.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bryan/Documents/verilog_projects/CMPE_140_lab8/lab_7.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-311] analyzing module CNT_DOWN
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-311] analyzing module REG_D
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module CMP_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bryan/Documents/verilog_projects/CMPE_140_lab8/lab_7.srcs/sources_1/new/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bryan/Documents/verilog_projects/CMPE_140_lab8/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module dreg_en
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module rsreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bryan/Documents/verilog_projects/CMPE_140_lab8/lab_7.srcs/sources_1/new/fact_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bryan/Documents/verilog_projects/CMPE_140_lab8/lab_7.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bryan/Documents/verilog_projects/CMPE_140_lab8/lab_7.srcs/sim_1/new/tb_factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bryan/Documents/verilog_projects/CMPE_140_lab8/lab_7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
