# ðŸš€ Week 0: VLSI System Design (VSD) Program Foundation & Tool Setup

<div align="center">

![VLSI](https://img.shields.io/badge/VLSI-System%20Design-blue?style=for-the-badge&logo=chip)
![Week](https://img.shields.io/badge/Week-0-orange?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-Complete-success?style=for-the-badge)

</div>
This repository contains documentation for setting up the necessary tools for the VSD RISC-V Tapeout Program. The guide covers the installation of Yosys, Icarus Verilog (iverilog), and GTKWave.

## Table of Contents
1. Introduction

2. Prerequisites

3. Installation Steps

   . Icarus Verilog (iverilog)

   . GTKWave

   . Yosys

4. Conclusion
## Introduction
This guide provides a step-by-step process for installing the open-source EDA tools required for hardware design and verification. These tools form a basic toolchain for synthesis, simulation, and waveform viewing.
   ### Icarus Verilog (iverilog): A Verilog simulation and synthesis tool.
   ### GTKWave: A fully featured GTK+ based wave viewer.
   ### Yosys: A framework for Verilog RTL synthesis.

## Prerequisites
This guide assumes you are using a Debian-based Linux distribution (like Ubuntu). Before starting, ensure your system is up-to-date.
```bash
sudo apt update
sudo apt upgrade -y
```
##  Tool Installation
The following tools were installed for RTL synthesis, simulation, circuit analysis, and layout design. Below are the installation steps.

   
Follow the sections below to install each tool.
<div align="center">
   
## 1. Icarus Verilog (iverilog)
</div>

Icarus Verilog is a Verilog compiler that generates a simulation.

### Installation Command:
```bash
sudo apt install iverilog -y
```
<p align="center">
  <img src="https://github.com/TheVoltageVikingRam/RTL2GDS_Alchemy/blob/main/Week0/assets/yosys_installed.png" 
       alt="Yosys Installed" width="600"/>
</p>

###  **Installation Verification**
```bash
iverilog -V
```
<p align="center">
  <img src="https://github.com/TheVoltageVikingRam/RTL2GDS_Alchemy/blob/main/Week0/assets/yosys_installed.png" 
       alt="Yosys Installed" width="600"/>
</p>


<div align="center">

 **IVERILOG Successfully Installed**

</div>

<div align="center">
   
## 2. GTKWave
</div>
GTKWave is used to view the simulation waveforms (.vcd files) generated by iverilog.

### Installation Command:

```bash
sudo apt install gtkwave -y
```
<p align="center">
  <img src="https://github.com/TheVoltageVikingRam/RTL2GDS_Alchemy/blob/main/Week0/assets/yosys_installed.png" 
       alt="Yosys Installed" width="600"/>
</p>

###  **Installation Verification**
```bash
gtkwave --version
```
or
```bash
gtkwave
```
<p align="center">
  <img src="https://github.com/TheVoltageVikingRam/RTL2GDS_Alchemy/blob/main/Week0/assets/yosys_installed.png" 
       alt="Yosys Installed" width="600"/>
</p>


<div align="center">

âœ… **GTKwave Successfully Installed**

</div>

<div align="center">
   
## 3. Yosys
</div>
Yosys is used for Verilog synthesis, converting RTL (Register Transfer Level) design into a gate-level netlist.

### Installation Command:
First, install the dependencies required to build Yosys from the source.

```bash
sudo apt-get install build-essential clang bison flex \
libreadline-dev gawk tcl-dev libffi-dev git \
graphviz xdot pkg-config python3 libboost-system-dev \
libboost-python-dev libboost-filesystem-dev zlib1g-dev
```
Next, clone the Yosys repository and build it.
```bash
# Clone the repository
git clone [https://github.com/YosysHQ/yosys.git](https://github.com/YosysHQ/yosys.git)

# Navigate into the directory
cd yosys

# Build Yosys
make

# Install Yosys system-wide
sudo make install
```

<p align="center">
  <img src="https://github.com/TheVoltageVikingRam/RTL2GDS_Alchemy/blob/main/Week0/assets/yosys_installed.png" 
       alt="Yosys Installed" width="600"/>
</p>

###  **Installation Verification**
```bash
yosys --version
```
or
```bash
yosys
```
<p align="center">
  <img src="https://github.com/TheVoltageVikingRam/RTL2GDS_Alchemy/blob/main/Week0/assets/yosys_installed.png" 
       alt="Yosys Installed" width="600"/>
</p>


<div align="center">

 **Yosys Successfully Installed**

</div>

## Conclusion
With these three tools installed, the basic environment for the VSD RISC-V Tapeout program is now set up. You can now proceed with the synthesis and simulation tasks.






