Generate the report at 2025-09-25T17:35:00, GitVersion: aa25008b3778a76ae1975c839d4cc459f7f7b3b7.
+----------------------------------------------+--------------------------+------------+------------+---------------+-------+-------+-----------+
| Endpoint                                     | Clock Group              | Delay Type | Path Delay | Path Required | CPPR  | Slack | Freq(MHz) |
+----------------------------------------------+--------------------------+------------+------------+---------------+-------+-------+-----------+
| g_memgongchengde.delayCnt_$_SDFF_PP0__Q:D               | core_clock               | max        | 0.348r     | 1.965         | 0.000 | 1.617 | 2611.730  |
| g_mem.delayCnt_$_SDFF_PP0__Q_2:D             | core_clock               | max        | 0.328r     | 1.960         | 0.000 | 1.632 | 2720.918  |
| g_mem.delayCnt_$_SDFF_PP0__Q_1:D             | core_clock               | max        | 0.328r     | 1.960         | 0.000 | 1.632 | 2720.918  |
| g_mem.delayCnt_$_SDFF_PP0__Q:D               | core_clock               | max        | 0.313f     | 1.960         | 0.000 | 1.647 | 2830.312  |
| g_mem.delayCnt_$_SDFF_PP0__Q_1:D             | core_clock               | max        | 0.300f     | 1.959         | 0.000 | 1.659 | 2928.970  |
| _250_:E                                      | **clock_gating_default** | max        | 0.254f     | 1.956         | 0.000 | 1.702 | NA        |
| _250_:E                                      | **clock_gating_default** | max        | 0.246r     | 1.951         | 0.000 | 1.704 | NA        |
| _251_:E                                      | **clock_gating_default** | max        | 0.234r     | 1.949         | 0.000 | 1.715 | NA        |
| _251_:E                                      | **clock_gating_default** | max        | 0.225f     | 1.955         | 0.000 | 1.730 | NA        |
| _252_:E                                      | **clock_gating_default** | max        | 0.155f     | 1.954         | 0.000 | 1.800 | NA        |
| g_mem.delayCnt_prng.state_1_$_SDFF_PP0__Q:D  | core_clock               | min        | 0.106f     | 0.002         | 0.000 | 0.105 | NA        |
| g_mem.canAccept_prng.state_8_$_SDFF_PP0__Q:D | core_clock               | min        | 0.107f     | 0.002         | 0.000 | 0.106 | NA        |
| g_mem.canAccept_prng.state_6_$_SDFF_PP0__Q:D | core_clock               | min        | 0.107f     | 0.002         | 0.000 | 0.106 | NA        |
| g_mem.canAccept_prng.state_3_$_SDFF_PP0__Q:D | core_clock               | min        | 0.107f     | 0.002         | 0.000 | 0.106 | NA        |
| f_gpr.canAccept_prng.state_8_$_SDFF_PP0__Q:D | core_clock               | min        | 0.107f     | 0.002         | 0.000 | 0.106 | NA        |
| _252_:E                                      | **clock_gating_default** | min        | 0.122r     | -0.001        | 0.000 | 0.124 | NA        |
| _250_:E                                      | **clock_gating_default** | min        | 0.123f     | -0.016        | 0.000 | 0.139 | NA        |
| _250_:E                                      | **clock_gating_default** | min        | 0.139r     | -0.001        | 0.000 | 0.141 | NA        |
| _251_:E                                      | **clock_gating_default** | min        | 0.127f     | -0.015        | 0.000 | 0.143 | NA        |
| _252_:E                                      | **clock_gating_default** | min        | 0.133f     | -0.015        | 0.000 | 0.148 | NA        |
+----------------------------------------------+--------------------------+------------+------------+---------------+-------+-------+-----------+
+------------+------------+-------+
| Clock      | Delay Type | TNS   |
+------------+------------+-------+
| core_clock | max        | 0.000 |
| core_clock | min        | 0.000 |
+------------+------------+-------+
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 0.000           |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:Q (DFF_X1)  |        | 0.036       | 0.000      | 0.087      |             | 0.167  | 0.167r          |
| c_arbiter.state_reg[1] (net)                    | 5      |             |            |            | 0.000       |        |                 |
| _166_:A1 (NOR2_X1)                              |        | 0.002       | 0.000      | 0.087      |             | 0.000  | 0.167r          |
| _166_:ZN (NOR2_X1)                              |        | 0.002       | 0.000      | 0.020      |             | 0.014  | 0.181f          |
| _058_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _214_:A1 (NAND2_X1)                             |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.181f          |
| _214_:ZN (NAND2_X1)                             |        | 0.006       | 0.000      | 0.021      |             | 0.033  | 0.214r          |
| _072_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| _215_:A2 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.021      |             | 0.000  | 0.214r          |
| _215_:ZN (NAND2_X4)                             |        | 0.007       | 0.000      | 0.008      |             | 0.017  | 0.231f          |
| _073_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _216_:A1 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.008      |             | 0.000  | 0.231f          |
| _216_:ZN (NAND2_X4)                             |        | 0.008       | 0.000      | 0.011      |             | 0.015  | 0.246r          |
| _074_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _217_:A (INV_X4)                                |        | 0.006       | 0.000      | 0.011      |             | 0.000  | 0.246r          |
| _217_:ZN (INV_X4)                               |        | 0.007       | 0.000      | 0.005      |             | 0.008  | 0.254f          |
| g_mem._startDelay_T (net)                       | 4      |             |            |            | 0.000       |        |                 |
| _219_:A1 (AND2_X2)                              |        | 0.002       | 0.000      | 0.005      |             | 0.000  | 0.254f          |
| _219_:ZN (AND2_X2)                              |        | 0.004       | 0.000      | 0.007      |             | 0.027  | 0.281f          |
| _076_ (net)                                     | 3      |             |            |            | 0.000       |        |                 |
| _223_:A1 (OR2_X2)                               |        | 0.002       | 0.000      | 0.007      |             | 0.000  | 0.281f          |
| _223_:ZN (OR2_X2)                               |        | 0.001       | 0.000      | 0.008      |             | 0.039  | 0.320f          |
| _080_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| _225_:B1 (AOI21_X1)                             |        | 0.002       | 0.000      | 0.008      |             | 0.000  | 0.320f          |
| _225_:ZN (AOI21_X1)                             |        | 0.001       | 0.000      | 0.023      |             | 0.027  | 0.348r          |
| _038_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| g_mem.delayCnt_$_SDFF_PP0__Q:D (DFF_X1)         |        | 0.001       | 0.000      | 0.023      |             | 0.000  | 0.348r          |
|                                                 |        |             |            |            |             |        |                 |
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| g_mem.delayCnt_$_SDFF_PP0__Q:CK (DFF_X1)        |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 2.000           |
| g_mem.delayCnt_$_SDFF_PP0__Q:CK (DFF_X1)        |        |             |            |            |             |        | 2.000r          |
| library setup time                              |        |             |            |            |             | -0.035 | 1.965           |
| clock reconvergence pessimism                   |        |             |            |            |             | 0.000  | 1.965           |
|                                                 |        |             |            |            |             |        |                 |
| path cell delay                                 |        |             |            |            |             |        | 0.348(100.000%) |
| path net delay                                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                 |        |             |            |            |             |        |                 |
| data require time                               |        |             |            |            |             |        | 1.965           |
| data arrival time                               |        |             |            |            |             |        | 0.348           |
| slack (MET)                                     |        |             |            |            |             |        | 1.617           |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 0.000           |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:Q (DFF_X1)  |        | 0.036       | 0.000      | 0.087      |             | 0.167  | 0.167r          |
| c_arbiter.state_reg[1] (net)                    | 5      |             |            |            | 0.000       |        |                 |
| _166_:A1 (NOR2_X1)                              |        | 0.002       | 0.000      | 0.087      |             | 0.000  | 0.167r          |
| _166_:ZN (NOR2_X1)                              |        | 0.002       | 0.000      | 0.020      |             | 0.014  | 0.181f          |
| _058_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _214_:A1 (NAND2_X1)                             |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.181f          |
| _214_:ZN (NAND2_X1)                             |        | 0.006       | 0.000      | 0.021      |             | 0.033  | 0.214r          |
| _072_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| _215_:A2 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.021      |             | 0.000  | 0.214r          |
| _215_:ZN (NAND2_X4)                             |        | 0.007       | 0.000      | 0.008      |             | 0.017  | 0.231f          |
| _073_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _216_:A1 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.008      |             | 0.000  | 0.231f          |
| _216_:ZN (NAND2_X4)                             |        | 0.008       | 0.000      | 0.011      |             | 0.015  | 0.246r          |
| _074_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _217_:A (INV_X4)                                |        | 0.006       | 0.000      | 0.011      |             | 0.000  | 0.246r          |
| _217_:ZN (INV_X4)                               |        | 0.007       | 0.000      | 0.005      |             | 0.008  | 0.254f          |
| g_mem._startDelay_T (net)                       | 4      |             |            |            | 0.000       |        |                 |
| _219_:A1 (AND2_X2)                              |        | 0.002       | 0.000      | 0.005      |             | 0.000  | 0.254f          |
| _219_:ZN (AND2_X2)                              |        | 0.004       | 0.000      | 0.007      |             | 0.027  | 0.281f          |
| _076_ (net)                                     | 3      |             |            |            | 0.000       |        |                 |
| _233_:C2 (AOI211_X1)                            |        | 0.002       | 0.000      | 0.007      |             | 0.000  | 0.281f          |
| _233_:ZN (AOI211_X1)                            |        | 0.001       | 0.000      | 0.039      |             | 0.047  | 0.328r          |
| _040_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| g_mem.delayCnt_$_SDFF_PP0__Q_2:D (DFF_X1)       |        | 0.001       | 0.000      | 0.039      |             | 0.000  | 0.328r          |
|                                                 |        |             |            |            |             |        |                 |
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| g_mem.delayCnt_$_SDFF_PP0__Q_2:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 2.000           |
| g_mem.delayCnt_$_SDFF_PP0__Q_2:CK (DFF_X1)      |        |             |            |            |             |        | 2.000r          |
| library setup time                              |        |             |            |            |             | -0.040 | 1.960           |
| clock reconvergence pessimism                   |        |             |            |            |             | 0.000  | 1.960           |
|                                                 |        |             |            |            |             |        |                 |
| path cell delay                                 |        |             |            |            |             |        | 0.328(100.000%) |
| path net delay                                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                 |        |             |            |            |             |        |                 |
| data require time                               |        |             |            |            |             |        | 1.960           |
| data arrival time                               |        |             |            |            |             |        | 0.328           |
| slack (MET)                                     |        |             |            |            |             |        | 1.632           |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 0.000           |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:Q (DFF_X1)  |        | 0.036       | 0.000      | 0.087      |             | 0.167  | 0.167r          |
| c_arbiter.state_reg[1] (net)                    | 5      |             |            |            | 0.000       |        |                 |
| _166_:A1 (NOR2_X1)                              |        | 0.002       | 0.000      | 0.087      |             | 0.000  | 0.167r          |
| _166_:ZN (NOR2_X1)                              |        | 0.002       | 0.000      | 0.020      |             | 0.014  | 0.181f          |
| _058_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _214_:A1 (NAND2_X1)                             |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.181f          |
| _214_:ZN (NAND2_X1)                             |        | 0.006       | 0.000      | 0.021      |             | 0.033  | 0.214r          |
| _072_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| _215_:A2 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.021      |             | 0.000  | 0.214r          |
| _215_:ZN (NAND2_X4)                             |        | 0.007       | 0.000      | 0.008      |             | 0.017  | 0.231f          |
| _073_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _216_:A1 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.008      |             | 0.000  | 0.231f          |
| _216_:ZN (NAND2_X4)                             |        | 0.008       | 0.000      | 0.011      |             | 0.015  | 0.246r          |
| _074_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _217_:A (INV_X4)                                |        | 0.006       | 0.000      | 0.011      |             | 0.000  | 0.246r          |
| _217_:ZN (INV_X4)                               |        | 0.007       | 0.000      | 0.005      |             | 0.008  | 0.254f          |
| g_mem._startDelay_T (net)                       | 4      |             |            |            | 0.000       |        |                 |
| _219_:A1 (AND2_X2)                              |        | 0.002       | 0.000      | 0.005      |             | 0.000  | 0.254f          |
| _219_:ZN (AND2_X2)                              |        | 0.004       | 0.000      | 0.007      |             | 0.027  | 0.281f          |
| _076_ (net)                                     | 3      |             |            |            | 0.000       |        |                 |
| _229_:C2 (AOI211_X1)                            |        | 0.002       | 0.000      | 0.007      |             | 0.000  | 0.281f          |
| _229_:ZN (AOI211_X1)                            |        | 0.001       | 0.000      | 0.039      |             | 0.047  | 0.328r          |
| _039_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| g_mem.delayCnt_$_SDFF_PP0__Q_1:D (DFF_X1)       |        | 0.001       | 0.000      | 0.039      |             | 0.000  | 0.328r          |
|                                                 |        |             |            |            |             |        |                 |
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| g_mem.delayCnt_$_SDFF_PP0__Q_1:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 2.000           |
| g_mem.delayCnt_$_SDFF_PP0__Q_1:CK (DFF_X1)      |        |             |            |            |             |        | 2.000r          |
| library setup time                              |        |             |            |            |             | -0.040 | 1.960           |
| clock reconvergence pessimism                   |        |             |            |            |             | 0.000  | 1.960           |
|                                                 |        |             |            |            |             |        |                 |
| path cell delay                                 |        |             |            |            |             |        | 0.328(100.000%) |
| path net delay                                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                 |        |             |            |            |             |        |                 |
| data require time                               |        |             |            |            |             |        | 1.960           |
| data arrival time                               |        |             |            |            |             |        | 0.328           |
| slack (MET)                                     |        |             |            |            |             |        | 1.632           |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 0.000           |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:Q (DFF_X1)  |        | 0.033       | 0.000      | 0.041      |             | 0.125  | 0.125f          |
| c_arbiter.state_reg[1] (net)                    | 5      |             |            |            | 0.000       |        |                 |
| _166_:A1 (NOR2_X1)                              |        | 0.002       | 0.000      | 0.041      |             | 0.000  | 0.125f          |
| _166_:ZN (NOR2_X1)                              |        | 0.003       | 0.000      | 0.025      |             | 0.045  | 0.170r          |
| _058_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _214_:A1 (NAND2_X1)                             |        | 0.002       | 0.000      | 0.025      |             | 0.000  | 0.170r          |
| _214_:ZN (NAND2_X1)                             |        | 0.006       | 0.000      | 0.016      |             | 0.027  | 0.197f          |
| _072_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| _215_:A2 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.016      |             | 0.000  | 0.197f          |
| _215_:ZN (NAND2_X4)                             |        | 0.007       | 0.000      | 0.011      |             | 0.021  | 0.219r          |
| _073_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _216_:A1 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.011      |             | 0.000  | 0.219r          |
| _216_:ZN (NAND2_X4)                             |        | 0.007       | 0.000      | 0.010      |             | 0.014  | 0.232f          |
| _074_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _217_:A (INV_X4)                                |        | 0.006       | 0.000      | 0.010      |             | 0.000  | 0.232f          |
| _217_:ZN (INV_X4)                               |        | 0.007       | 0.000      | 0.008      |             | 0.014  | 0.246r          |
| g_mem._startDelay_T (net)                       | 4      |             |            |            | 0.000       |        |                 |
| _219_:A1 (AND2_X2)                              |        | 0.002       | 0.000      | 0.008      |             | 0.000  | 0.246r          |
| _219_:ZN (AND2_X2)                              |        | 0.005       | 0.000      | 0.011      |             | 0.033  | 0.279r          |
| _076_ (net)                                     | 3      |             |            |            | 0.000       |        |                 |
| _223_:A1 (OR2_X2)                               |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 0.279r          |
| _223_:ZN (OR2_X2)                               |        | 0.002       | 0.000      | 0.006      |             | 0.021  | 0.300r          |
| _080_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| _225_:B1 (AOI21_X1)                             |        | 0.002       | 0.000      | 0.006      |             | 0.000  | 0.300r          |
| _225_:ZN (AOI21_X1)                             |        | 0.001       | 0.000      | 0.008      |             | 0.013  | 0.313f          |
| _038_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| g_mem.delayCnt_$_SDFF_PP0__Q:D (DFF_X1)         |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.313f          |
|                                                 |        |             |            |            |             |        |                 |
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| g_mem.delayCnt_$_SDFF_PP0__Q:CK (DFF_X1)        |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 2.000           |
| g_mem.delayCnt_$_SDFF_PP0__Q:CK (DFF_X1)        |        |             |            |            |             |        | 2.000r          |
| library setup time                              |        |             |            |            |             | -0.040 | 1.960           |
| clock reconvergence pessimism                   |        |             |            |            |             | 0.000  | 1.960           |
|                                                 |        |             |            |            |             |        |                 |
| path cell delay                                 |        |             |            |            |             |        | 0.313(100.000%) |
| path net delay                                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                 |        |             |            |            |             |        |                 |
| data require time                               |        |             |            |            |             |        | 1.960           |
| data arrival time                               |        |             |            |            |             |        | 0.313           |
| slack (MET)                                     |        |             |            |            |             |        | 1.647           |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 0.000           |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:Q (DFF_X1)  |        | 0.036       | 0.000      | 0.087      |             | 0.167  | 0.167r          |
| c_arbiter.state_reg[1] (net)                    | 5      |             |            |            | 0.000       |        |                 |
| _166_:A1 (NOR2_X1)                              |        | 0.002       | 0.000      | 0.087      |             | 0.000  | 0.167r          |
| _166_:ZN (NOR2_X1)                              |        | 0.002       | 0.000      | 0.020      |             | 0.014  | 0.181f          |
| _058_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _214_:A1 (NAND2_X1)                             |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.181f          |
| _214_:ZN (NAND2_X1)                             |        | 0.006       | 0.000      | 0.021      |             | 0.033  | 0.214r          |
| _072_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| _215_:A2 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.021      |             | 0.000  | 0.214r          |
| _215_:ZN (NAND2_X4)                             |        | 0.007       | 0.000      | 0.008      |             | 0.017  | 0.231f          |
| _073_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _216_:A1 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.008      |             | 0.000  | 0.231f          |
| _216_:ZN (NAND2_X4)                             |        | 0.008       | 0.000      | 0.011      |             | 0.015  | 0.246r          |
| _074_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _217_:A (INV_X4)                                |        | 0.006       | 0.000      | 0.011      |             | 0.000  | 0.246r          |
| _217_:ZN (INV_X4)                               |        | 0.007       | 0.000      | 0.005      |             | 0.008  | 0.254f          |
| g_mem._startDelay_T (net)                       | 4      |             |            |            | 0.000       |        |                 |
| _227_:C1 (AOI221_X2)                            |        | 0.003       | 0.000      | 0.005      |             | 0.000  | 0.254f          |
| _227_:ZN (AOI221_X2)                            |        | 0.002       | 0.000      | 0.030      |             | 0.027  | 0.281r          |
| _083_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| _229_:B (AOI211_X1)                             |        | 0.002       | 0.000      | 0.030      |             | 0.000  | 0.281r          |
| _229_:ZN (AOI211_X1)                            |        | 0.001       | 0.000      | 0.011      |             | 0.019  | 0.300f          |
| _039_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| g_mem.delayCnt_$_SDFF_PP0__Q_1:D (DFF_X1)       |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.300f          |
|                                                 |        |             |            |            |             |        |                 |
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| g_mem.delayCnt_$_SDFF_PP0__Q_1:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 2.000           |
| g_mem.delayCnt_$_SDFF_PP0__Q_1:CK (DFF_X1)      |        |             |            |            |             |        | 2.000r          |
| library setup time                              |        |             |            |            |             | -0.041 | 1.959           |
| clock reconvergence pessimism                   |        |             |            |            |             | 0.000  | 1.959           |
|                                                 |        |             |            |            |             |        |                 |
| path cell delay                                 |        |             |            |            |             |        | 0.300(100.000%) |
| path net delay                                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                 |        |             |            |            |             |        |                 |
| data require time                               |        |             |            |            |             |        | 1.959           |
| data arrival time                               |        |             |            |            |             |        | 0.300           |
| slack (MET)                                     |        |             |            |            |             |        | 1.659           |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 0.000           |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:Q (DFF_X1)  |        | 0.036       | 0.000      | 0.087      |             | 0.167  | 0.167r          |
| c_arbiter.state_reg[1] (net)                    | 5      |             |            |            | 0.000       |        |                 |
| _166_:A1 (NOR2_X1)                              |        | 0.002       | 0.000      | 0.087      |             | 0.000  | 0.167r          |
| _166_:ZN (NOR2_X1)                              |        | 0.002       | 0.000      | 0.020      |             | 0.014  | 0.181f          |
| _058_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _214_:A1 (NAND2_X1)                             |        | 0.002       | 0.000      | 0.020      |             | 0.000  | 0.181f          |
| _214_:ZN (NAND2_X1)                             |        | 0.006       | 0.000      | 0.021      |             | 0.033  | 0.214r          |
| _072_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| _215_:A2 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.021      |             | 0.000  | 0.214r          |
| _215_:ZN (NAND2_X4)                             |        | 0.007       | 0.000      | 0.008      |             | 0.017  | 0.231f          |
| _073_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _216_:A1 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.008      |             | 0.000  | 0.231f          |
| _216_:ZN (NAND2_X4)                             |        | 0.008       | 0.000      | 0.011      |             | 0.015  | 0.246r          |
| _074_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _217_:A (INV_X4)                                |        | 0.006       | 0.000      | 0.011      |             | 0.000  | 0.246r          |
| _217_:ZN (INV_X4)                               |        | 0.007       | 0.000      | 0.005      |             | 0.008  | 0.254f          |
| g_mem._startDelay_T (net)                       | 4      |             |            |            | 0.000       |        |                 |
| _250_:E (CLKGATE_X1)                            |        | 0.001       | 0.000      | 0.005      |             | 0.000  | 0.254f          |
|                                                 |        |             |            |            |             |        |                 |
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| _250_:CK (CLKGATE_X1)                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 2.000           |
| _250_:CK (CLKGATE_X1)                           |        |             |            |            |             |        | 2.000r          |
| library setup time                              |        |             |            |            |             | -0.044 | 1.956           |
| clock reconvergence pessimism                   |        |             |            |            |             | 0.000  | 1.956           |
|                                                 |        |             |            |            |             |        |                 |
| path cell delay                                 |        |             |            |            |             |        | 0.254(100.000%) |
| path net delay                                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                 |        |             |            |            |             |        |                 |
| data require time                               |        |             |            |            |             |        | 1.956           |
| data arrival time                               |        |             |            |            |             |        | 0.254           |
| slack (MET)                                     |        |             |            |            |             |        | 1.702           |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 0.000           |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:Q (DFF_X1)  |        | 0.033       | 0.000      | 0.041      |             | 0.125  | 0.125f          |
| c_arbiter.state_reg[1] (net)                    | 5      |             |            |            | 0.000       |        |                 |
| _166_:A1 (NOR2_X1)                              |        | 0.002       | 0.000      | 0.041      |             | 0.000  | 0.125f          |
| _166_:ZN (NOR2_X1)                              |        | 0.003       | 0.000      | 0.025      |             | 0.045  | 0.170r          |
| _058_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _214_:A1 (NAND2_X1)                             |        | 0.002       | 0.000      | 0.025      |             | 0.000  | 0.170r          |
| _214_:ZN (NAND2_X1)                             |        | 0.006       | 0.000      | 0.016      |             | 0.027  | 0.197f          |
| _072_ (net)                                     | 1      |             |            |            | 0.000       |        |                 |
| _215_:A2 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.016      |             | 0.000  | 0.197f          |
| _215_:ZN (NAND2_X4)                             |        | 0.007       | 0.000      | 0.011      |             | 0.021  | 0.219r          |
| _073_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _216_:A1 (NAND2_X4)                             |        | 0.006       | 0.000      | 0.011      |             | 0.000  | 0.219r          |
| _216_:ZN (NAND2_X4)                             |        | 0.007       | 0.000      | 0.010      |             | 0.014  | 0.232f          |
| _074_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _217_:A (INV_X4)                                |        | 0.006       | 0.000      | 0.010      |             | 0.000  | 0.232f          |
| _217_:ZN (INV_X4)                               |        | 0.007       | 0.000      | 0.008      |             | 0.014  | 0.246r          |
| g_mem._startDelay_T (net)                       | 4      |             |            |            | 0.000       |        |                 |
| _250_:E (CLKGATE_X1)                            |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.246r          |
|                                                 |        |             |            |            |             |        |                 |
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| _250_:CK (CLKGATE_X1)                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 2.000           |
| _250_:CK (CLKGATE_X1)                           |        |             |            |            |             |        | 2.000r          |
| library setup time                              |        |             |            |            |             | -0.049 | 1.951           |
| clock reconvergence pessimism                   |        |             |            |            |             | 0.000  | 1.951           |
|                                                 |        |             |            |            |             |        |                 |
| path cell delay                                 |        |             |            |            |             |        | 0.246(100.000%) |
| path net delay                                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                 |        |             |            |            |             |        |                 |
| data require time                               |        |             |            |            |             |        | 1.951           |
| data arrival time                               |        |             |            |            |             |        | 0.246           |
| slack (MET)                                     |        |             |            |            |             |        | 1.704           |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 0.000           |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:Q (DFF_X1)  |        | 0.033       | 0.000      | 0.041      |             | 0.125  | 0.125f          |
| c_arbiter.state_reg[1] (net)                    | 5      |             |            |            | 0.000       |        |                 |
| _166_:A1 (NOR2_X1)                              |        | 0.002       | 0.000      | 0.041      |             | 0.000  | 0.125f          |
| _166_:ZN (NOR2_X1)                              |        | 0.003       | 0.000      | 0.025      |             | 0.045  | 0.170r          |
| _058_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _167_:A2 (AND4_X1)                              |        | 0.001       | 0.000      | 0.025      |             | 0.000  | 0.170r          |
| _167_:ZN (AND4_X1)                              |        | 0.003       | 0.000      | 0.015      |             | 0.064  | 0.234r          |
| c_arbiter._inst_reg_T_2 (net)                   | 2      |             |            |            | 0.000       |        |                 |
| _251_:E (CLKGATE_X1)                            |        | 0.001       | 0.000      | 0.015      |             | 0.000  | 0.234r          |
|                                                 |        |             |            |            |             |        |                 |
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| _251_:CK (CLKGATE_X1)                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 2.000           |
| _251_:CK (CLKGATE_X1)                           |        |             |            |            |             |        | 2.000r          |
| library setup time                              |        |             |            |            |             | -0.051 | 1.949           |
| clock reconvergence pessimism                   |        |             |            |            |             | 0.000  | 1.949           |
|                                                 |        |             |            |            |             |        |                 |
| path cell delay                                 |        |             |            |            |             |        | 0.234(100.000%) |
| path net delay                                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                 |        |             |            |            |             |        |                 |
| data require time                               |        |             |            |            |             |        | 1.949           |
| data arrival time                               |        |             |            |            |             |        | 0.234           |
| slack (MET)                                     |        |             |            |            |             |        | 1.715           |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                           | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 0.000           |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| c_arbiter.state_reg_$_SDFF_PP0__Q_1:Q (DFF_X1)  |        | 0.036       | 0.000      | 0.087      |             | 0.167  | 0.167r          |
| c_arbiter.state_reg[1] (net)                    | 5      |             |            |            | 0.000       |        |                 |
| _166_:A1 (NOR2_X1)                              |        | 0.002       | 0.000      | 0.087      |             | 0.000  | 0.167r          |
| _166_:ZN (NOR2_X1)                              |        | 0.002       | 0.000      | 0.020      |             | 0.014  | 0.181f          |
| _058_ (net)                                     | 2      |             |            |            | 0.000       |        |                 |
| _167_:A2 (AND4_X1)                              |        | 0.001       | 0.000      | 0.020      |             | 0.000  | 0.181f          |
| _167_:ZN (AND4_X1)                              |        | 0.002       | 0.000      | 0.009      |             | 0.044  | 0.225f          |
| c_arbiter._inst_reg_T_2 (net)                   | 2      |             |            |            | 0.000       |        |                 |
| _251_:E (CLKGATE_X1)                            |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.225f          |
|                                                 |        |             |            |            |             |        |                 |
| clock (port)                                    |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                               | 45     |             |            |            | NA          |        |                 |
| _251_:CK (CLKGATE_X1)                           |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                    |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                     |        |             |            |            |             | 0.000  | 2.000           |
| _251_:CK (CLKGATE_X1)                           |        |             |            |            |             |        | 2.000r          |
| library setup time                              |        |             |            |            |             | -0.045 | 1.955           |
| clock reconvergence pessimism                   |        |             |            |            |             | 0.000  | 1.955           |
|                                                 |        |             |            |            |             |        |                 |
| path cell delay                                 |        |             |            |            |             |        | 0.225(100.000%) |
| path net delay                                  |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                 |        |             |            |            |             |        |                 |
| data require time                               |        |             |            |            |             |        | 1.955           |
| data arrival time                               |        |             |            |            |             |        | 0.225           |
| slack (MET)                                     |        |             |            |            |             |        | 1.730           |
+-------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-----------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                               | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-----------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                        |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                   | 45     |             |            |            | NA          |        |                 |
| g_mem.canAccept_prng.state_0_$_DFF_P__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                        |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                         |        |             |            |            |             | 0.000  | 0.000           |
| g_mem.canAccept_prng.state_0_$_DFF_P__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| g_mem.canAccept_prng.state_0_$_DFF_P__Q:Q (DFF_X1)  |        | 0.011       | 0.000      | 0.017      |             | 0.095  | 0.095f          |
| b_ifu.io_ar_ready (net)                             | 6      |             |            |            | 0.000       |        |                 |
| _243_:B (MUX2_X1)                                   |        | 0.001       | 0.000      | 0.017      |             | 0.000  | 0.095f          |
| _243_:Z (MUX2_X1)                                   |        | 0.001       | 0.000      | 0.009      |             | 0.059  | 0.155f          |
| b_ifu.reqQ.maybe_full_$_SDFFE_PP0P__Q_E (net)       | 1      |             |            |            | 0.000       |        |                 |
| _252_:E (CLKGATE_X1)                                |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.155f          |
|                                                     |        |             |            |            |             |        |                 |
| clock (port)                                        |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                   | 45     |             |            |            | NA          |        |                 |
| _252_:CK (CLKGATE_X1)                               |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                        |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)                         |        |             |            |            |             | 0.000  | 2.000           |
| _252_:CK (CLKGATE_X1)                               |        |             |            |            |             |        | 2.000r          |
| library setup time                                  |        |             |            |            |             | -0.046 | 1.954           |
| clock reconvergence pessimism                       |        |             |            |            |             | 0.000  | 1.954           |
|                                                     |        |             |            |            |             |        |                 |
| path cell delay                                     |        |             |            |            |             |        | 0.155(100.000%) |
| path net delay                                      |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                     |        |             |            |            |             |        |                 |
| data require time                                   |        |             |            |            |             |        | 1.954           |
| data arrival time                                   |        |             |            |            |             |        | 0.155           |
| slack (MET)                                         |        |             |            |            |             |        | 1.800           |
+-----------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                 | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                          |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                     | 45     |             |            |            | NA          |        |                 |
| g_mem.delayCnt_prng.state_0_$_DFF_P__Q:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                          |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                           |        |             |            |            |             | 0.000  | 0.000           |
| g_mem.delayCnt_prng.state_0_$_DFF_P__Q:CK (DFF_X1)    |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| g_mem.delayCnt_prng.state_0_$_DFF_P__Q:Q (DFF_X1)     |        | 0.002       | 0.000      | 0.007      |             | 0.079  | 0.079f          |
| g_mem._delayCnt_T[0] (net)                            | 1      |             |            |            | 0.000       |        |                 |
| _232_:A (INV_X1)                                      |        | 0.002       | 0.000      | 0.007      |             | 0.000  | 0.079f          |
| _232_:ZN (INV_X1)                                     |        | 0.003       | 0.000      | 0.012      |             | 0.017  | 0.097r          |
| _087_ (net)                                           | 2      |             |            |            | 0.000       |        |                 |
| _234_:A1 (NOR2_X1)                                    |        | 0.002       | 0.000      | 0.012      |             | 0.000  | 0.097r          |
| _234_:ZN (NOR2_X1)                                    |        | 0.001       | 0.000      | 0.005      |             | 0.009  | 0.106f          |
| _041_ (net)                                           | 1      |             |            |            | 0.000       |        |                 |
| g_mem.delayCnt_prng.state_1_$_SDFF_PP0__Q:D (DFF_X1)  |        | 0.001       | 0.000      | 0.005      |             | 0.000  | 0.106f          |
|                                                       |        |             |            |            |             |        |                 |
| clock (port)                                          |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                     | 45     |             |            |            | NA          |        |                 |
| g_mem.delayCnt_prng.state_1_$_SDFF_PP0__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                          |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                           |        |             |            |            |             | 0.000  | 0.000           |
| g_mem.delayCnt_prng.state_1_$_SDFF_PP0__Q:CK (DFF_X1) |        |             |            |            |             |        | 0.000r          |
| library hold time                                     |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism                         |        |             |            |            |             | -0.000 | 0.002           |
|                                                       |        |             |            |            |             |        |                 |
| path cell delay                                       |        |             |            |            |             |        | 0.106(100.000%) |
| path net delay                                        |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                       |        |             |            |            |             |        |                 |
| data require time                                     |        |             |            |            |             |        | 0.002           |
| data arrival time                                     |        |             |            |            |             |        | 0.106           |
| slack (MET)                                           |        |             |            |            |             |        | 0.105           |
+-------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                  | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                           |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                      | 45     |             |            |            | NA          |        |                 |
| g_mem.canAccept_prng.state_7_$_SDFF_PP0__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                            |        |             |            |            |             | 0.000  | 0.000           |
| g_mem.canAccept_prng.state_7_$_SDFF_PP0__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| g_mem.canAccept_prng.state_7_$_SDFF_PP0__Q:Q (DFF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.077  | 0.077f          |
| g_mem._canAccept_T[7] (net)                            | 1      |             |            |            | 0.000       |        |                 |
| _211_:A2 (AND2_X1)                                     |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.077f          |
| _211_:ZN (AND2_X1)                                     |        | 0.001       | 0.000      | 0.006      |             | 0.030  | 0.107f          |
| _036_ (net)                                            | 1      |             |            |            | 0.000       |        |                 |
| g_mem.canAccept_prng.state_8_$_SDFF_PP0__Q:D (DFF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.107f          |
|                                                        |        |             |            |            |             |        |                 |
| clock (port)                                           |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                      | 45     |             |            |            | NA          |        |                 |
| g_mem.canAccept_prng.state_8_$_SDFF_PP0__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                            |        |             |            |            |             | 0.000  | 0.000           |
| g_mem.canAccept_prng.state_8_$_SDFF_PP0__Q:CK (DFF_X1) |        |             |            |            |             |        | 0.000r          |
| library hold time                                      |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism                          |        |             |            |            |             | -0.000 | 0.002           |
|                                                        |        |             |            |            |             |        |                 |
| path cell delay                                        |        |             |            |            |             |        | 0.107(100.000%) |
| path net delay                                         |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                        |        |             |            |            |             |        |                 |
| data require time                                      |        |             |            |            |             |        | 0.002           |
| data arrival time                                      |        |             |            |            |             |        | 0.107           |
| slack (MET)                                            |        |             |            |            |             |        | 0.106           |
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                  | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                           |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                      | 45     |             |            |            | NA          |        |                 |
| g_mem.canAccept_prng.state_5_$_SDFF_PP0__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                            |        |             |            |            |             | 0.000  | 0.000           |
| g_mem.canAccept_prng.state_5_$_SDFF_PP0__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| g_mem.canAccept_prng.state_5_$_SDFF_PP0__Q:Q (DFF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.077  | 0.077f          |
| g_mem._canAccept_T[5] (net)                            | 1      |             |            |            | 0.000       |        |                 |
| _209_:A2 (AND2_X1)                                     |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.077f          |
| _209_:ZN (AND2_X1)                                     |        | 0.001       | 0.000      | 0.006      |             | 0.030  | 0.107f          |
| _034_ (net)                                            | 1      |             |            |            | 0.000       |        |                 |
| g_mem.canAccept_prng.state_6_$_SDFF_PP0__Q:D (DFF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.107f          |
|                                                        |        |             |            |            |             |        |                 |
| clock (port)                                           |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                      | 45     |             |            |            | NA          |        |                 |
| g_mem.canAccept_prng.state_6_$_SDFF_PP0__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                            |        |             |            |            |             | 0.000  | 0.000           |
| g_mem.canAccept_prng.state_6_$_SDFF_PP0__Q:CK (DFF_X1) |        |             |            |            |             |        | 0.000r          |
| library hold time                                      |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism                          |        |             |            |            |             | -0.000 | 0.002           |
|                                                        |        |             |            |            |             |        |                 |
| path cell delay                                        |        |             |            |            |             |        | 0.107(100.000%) |
| path net delay                                         |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                        |        |             |            |            |             |        |                 |
| data require time                                      |        |             |            |            |             |        | 0.002           |
| data arrival time                                      |        |             |            |            |             |        | 0.107           |
| slack (MET)                                            |        |             |            |            |             |        | 0.106           |
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                  | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                           |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                      | 45     |             |            |            | NA          |        |                 |
| g_mem.canAccept_prng.state_2_$_SDFF_PP0__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                            |        |             |            |            |             | 0.000  | 0.000           |
| g_mem.canAccept_prng.state_2_$_SDFF_PP0__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| g_mem.canAccept_prng.state_2_$_SDFF_PP0__Q:Q (DFF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.077  | 0.077f          |
| g_mem._canAccept_T[2] (net)                            | 1      |             |            |            | 0.000       |        |                 |
| _206_:A2 (AND2_X1)                                     |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.077f          |
| _206_:ZN (AND2_X1)                                     |        | 0.001       | 0.000      | 0.006      |             | 0.030  | 0.107f          |
| _031_ (net)                                            | 1      |             |            |            | 0.000       |        |                 |
| g_mem.canAccept_prng.state_3_$_SDFF_PP0__Q:D (DFF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.107f          |
|                                                        |        |             |            |            |             |        |                 |
| clock (port)                                           |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                      | 45     |             |            |            | NA          |        |                 |
| g_mem.canAccept_prng.state_3_$_SDFF_PP0__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                            |        |             |            |            |             | 0.000  | 0.000           |
| g_mem.canAccept_prng.state_3_$_SDFF_PP0__Q:CK (DFF_X1) |        |             |            |            |             |        | 0.000r          |
| library hold time                                      |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism                          |        |             |            |            |             | -0.000 | 0.002           |
|                                                        |        |             |            |            |             |        |                 |
| path cell delay                                        |        |             |            |            |             |        | 0.107(100.000%) |
| path net delay                                         |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                        |        |             |            |            |             |        |                 |
| data require time                                      |        |             |            |            |             |        | 0.002           |
| data arrival time                                      |        |             |            |            |             |        | 0.107           |
| slack (MET)                                            |        |             |            |            |             |        | 0.106           |
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                  | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                           |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                      | 45     |             |            |            | NA          |        |                 |
| f_gpr.canAccept_prng.state_7_$_SDFF_PP0__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                            |        |             |            |            |             | 0.000  | 0.000           |
| f_gpr.canAccept_prng.state_7_$_SDFF_PP0__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| f_gpr.canAccept_prng.state_7_$_SDFF_PP0__Q:Q (DFF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.077  | 0.077f          |
| f_gpr._canAccept_T[7] (net)                            | 1      |             |            |            | 0.000       |        |                 |
| _191_:A2 (AND2_X1)                                     |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.077f          |
| _191_:ZN (AND2_X1)                                     |        | 0.001       | 0.000      | 0.006      |             | 0.030  | 0.107f          |
| _020_ (net)                                            | 1      |             |            |            | 0.000       |        |                 |
| f_gpr.canAccept_prng.state_8_$_SDFF_PP0__Q:D (DFF_X1)  |        | 0.001       | 0.000      | 0.006      |             | 0.000  | 0.107f          |
|                                                        |        |             |            |            |             |        |                 |
| clock (port)                                           |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                      | 45     |             |            |            | NA          |        |                 |
| f_gpr.canAccept_prng.state_8_$_SDFF_PP0__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                            |        |             |            |            |             | 0.000  | 0.000           |
| f_gpr.canAccept_prng.state_8_$_SDFF_PP0__Q:CK (DFF_X1) |        |             |            |            |             |        | 0.000r          |
| library hold time                                      |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism                          |        |             |            |            |             | -0.000 | 0.002           |
|                                                        |        |             |            |            |             |        |                 |
| path cell delay                                        |        |             |            |            |             |        | 0.107(100.000%) |
| path net delay                                         |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                        |        |             |            |            |             |        |                 |
| data require time                                      |        |             |            |            |             |        | 0.002           |
| data arrival time                                      |        |             |            |            |             |        | 0.107           |
| slack (MET)                                            |        |             |            |            |             |        | 0.106           |
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-----------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                         | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-----------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                  |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                             | 45     |             |            |            | NA          |        |                 |
| f_gpr.validReg_$_SDFF_PP1__Q:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                   |        |             |            |            |             | 0.000  | 0.000           |
| f_gpr.validReg_$_SDFF_PP1__Q:CK (DFF_X1)      |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| f_gpr.validReg_$_SDFF_PP1__Q:Q (DFF_X1)       |        | 0.003       | 0.000      | 0.011      |             | 0.088  | 0.088r          |
| b_ifu.io_rd_Req_valid (net)                   | 2      |             |            |            | 0.000       |        |                 |
| _243_:A (MUX2_X1)                             |        | 0.001       | 0.000      | 0.011      |             | 0.000  | 0.088r          |
| _243_:Z (MUX2_X1)                             |        | 0.001       | 0.000      | 0.008      |             | 0.034  | 0.122r          |
| b_ifu.reqQ.maybe_full_$_SDFFE_PP0P__Q_E (net) | 1      |             |            |            | 0.000       |        |                 |
| _252_:E (CLKGATE_X1)                          |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.122r          |
|                                               |        |             |            |            |             |        |                 |
| clock (port)                                  |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                             | 45     |             |            |            | NA          |        |                 |
| _252_:CK (CLKGATE_X1)                         |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                  |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                   |        |             |            |            |             | 0.000  | 0.000           |
| _252_:CK (CLKGATE_X1)                         |        |             |            |            |             |        | 0.000r          |
| library hold time                             |        |             |            |            |             | -0.001 | -0.001          |
| clock reconvergence pessimism                 |        |             |            |            |             | -0.000 | -0.001          |
|                                               |        |             |            |            |             |        |                 |
| path cell delay                               |        |             |            |            |             |        | 0.122(100.000%) |
| path net delay                                |        |             |            |            |             |        | 0.000(0.000%)   |
|                                               |        |             |            |            |             |        |                 |
| data require time                             |        |             |            |            |             |        | -0.001          |
| data arrival time                             |        |             |            |            |             |        | 0.122           |
| slack (MET)                                   |        |             |            |            |             |        | 0.124           |
+-----------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-----------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                               | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-----------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                        |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                   | 45     |             |            |            | NA          |        |                 |
| g_mem.canAccept_prng.state_0_$_DFF_P__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                        |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                         |        |             |            |            |             | 0.000  | 0.000           |
| g_mem.canAccept_prng.state_0_$_DFF_P__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| g_mem.canAccept_prng.state_0_$_DFF_P__Q:Q (DFF_X1)  |        | 0.011       | 0.000      | 0.016      |             | 0.094  | 0.094f          |
| b_ifu.io_ar_ready (net)                             | 6      |             |            |            | 0.000       |        |                 |
| _216_:A2 (NAND2_X4)                                 |        | 0.006       | 0.000      | 0.016      |             | 0.000  | 0.094f          |
| _216_:ZN (NAND2_X4)                                 |        | 0.008       | 0.000      | 0.009      |             | 0.021  | 0.115r          |
| _074_ (net)                                         | 2      |             |            |            | 0.000       |        |                 |
| _217_:A (INV_X4)                                    |        | 0.006       | 0.000      | 0.009      |             | 0.000  | 0.115r          |
| _217_:ZN (INV_X4)                                   |        | 0.007       | 0.000      | 0.004      |             | 0.008  | 0.123f          |
| g_mem._startDelay_T (net)                           | 4      |             |            |            | 0.000       |        |                 |
| _250_:E (CLKGATE_X1)                                |        | 0.001       | 0.000      | 0.004      |             | 0.000  | 0.123f          |
|                                                     |        |             |            |            |             |        |                 |
| clock (port)                                        |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                   | 45     |             |            |            | NA          |        |                 |
| _250_:CK (CLKGATE_X1)                               |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                        |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                         |        |             |            |            |             | 0.000  | 0.000           |
| _250_:CK (CLKGATE_X1)                               |        |             |            |            |             |        | 0.000r          |
| library hold time                                   |        |             |            |            |             | -0.016 | -0.016          |
| clock reconvergence pessimism                       |        |             |            |            |             | -0.000 | -0.016          |
|                                                     |        |             |            |            |             |        |                 |
| path cell delay                                     |        |             |            |            |             |        | 0.123(100.000%) |
| path net delay                                      |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                     |        |             |            |            |             |        |                 |
| data require time                                   |        |             |            |            |             |        | -0.016          |
| data arrival time                                   |        |             |            |            |             |        | 0.123           |
| slack (MET)                                         |        |             |            |            |             |        | 0.139           |
+-----------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-----------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                               | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-----------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                        |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                   | 45     |             |            |            | NA          |        |                 |
| g_mem.canAccept_prng.state_0_$_DFF_P__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                        |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                         |        |             |            |            |             | 0.000  | 0.000           |
| g_mem.canAccept_prng.state_0_$_DFF_P__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| g_mem.canAccept_prng.state_0_$_DFF_P__Q:Q (DFF_X1)  |        | 0.012       | 0.000      | 0.030      |             | 0.108  | 0.108r          |
| b_ifu.io_ar_ready (net)                             | 6      |             |            |            | 0.000       |        |                 |
| _216_:A2 (NAND2_X4)                                 |        | 0.006       | 0.000      | 0.030      |             | 0.000  | 0.108r          |
| _216_:ZN (NAND2_X4)                                 |        | 0.007       | 0.000      | 0.007      |             | 0.019  | 0.126f          |
| _074_ (net)                                         | 2      |             |            |            | 0.000       |        |                 |
| _217_:A (INV_X4)                                    |        | 0.006       | 0.000      | 0.007      |             | 0.000  | 0.126f          |
| _217_:ZN (INV_X4)                                   |        | 0.007       | 0.000      | 0.008      |             | 0.013  | 0.139r          |
| g_mem._startDelay_T (net)                           | 4      |             |            |            | 0.000       |        |                 |
| _250_:E (CLKGATE_X1)                                |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.139r          |
|                                                     |        |             |            |            |             |        |                 |
| clock (port)                                        |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                   | 45     |             |            |            | NA          |        |                 |
| _250_:CK (CLKGATE_X1)                               |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                        |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                         |        |             |            |            |             | 0.000  | 0.000           |
| _250_:CK (CLKGATE_X1)                               |        |             |            |            |             |        | 0.000r          |
| library hold time                                   |        |             |            |            |             | -0.001 | -0.001          |
| clock reconvergence pessimism                       |        |             |            |            |             | -0.000 | -0.001          |
|                                                     |        |             |            |            |             |        |                 |
| path cell delay                                     |        |             |            |            |             |        | 0.139(100.000%) |
| path net delay                                      |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                     |        |             |            |            |             |        |                 |
| data require time                                   |        |             |            |            |             |        | -0.001          |
| data arrival time                                   |        |             |            |            |             |        | 0.139           |
| slack (MET)                                         |        |             |            |            |             |        | 0.141           |
+-----------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                  | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                           |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                      | 45     |             |            |            | NA          |        |                 |
| g_mem.delayCnt_$_SDFF_PP0__Q:CK (DFF_X1)               |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                            |        |             |            |            |             | 0.000  | 0.000           |
| g_mem.delayCnt_$_SDFF_PP0__Q:CK (DFF_X1)               |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| g_mem.delayCnt_$_SDFF_PP0__Q:QN (DFF_X1)               |        | 0.012       | 0.000      | 0.023      |             | 0.085  | 0.085f          |
| c_arbiter._inst_reg_T_2_$_AND__Y_A_$_ANDNOT__Y_A (net) | 5      |             |            |            | 0.000       |        |                 |
| _167_:A1 (AND4_X1)                                     |        | 0.001       | 0.000      | 0.023      |             | 0.000  | 0.085f          |
| _167_:ZN (AND4_X1)                                     |        | 0.002       | 0.000      | 0.008      |             | 0.042  | 0.127f          |
| c_arbiter._inst_reg_T_2 (net)                          | 2      |             |            |            | 0.000       |        |                 |
| _251_:E (CLKGATE_X1)                                   |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.127f          |
|                                                        |        |             |            |            |             |        |                 |
| clock (port)                                           |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                      | 45     |             |            |            | NA          |        |                 |
| _251_:CK (CLKGATE_X1)                                  |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                           |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                            |        |             |            |            |             | 0.000  | 0.000           |
| _251_:CK (CLKGATE_X1)                                  |        |             |            |            |             |        | 0.000r          |
| library hold time                                      |        |             |            |            |             | -0.015 | -0.015          |
| clock reconvergence pessimism                          |        |             |            |            |             | -0.000 | -0.015          |
|                                                        |        |             |            |            |             |        |                 |
| path cell delay                                        |        |             |            |            |             |        | 0.127(100.000%) |
| path net delay                                         |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                        |        |             |            |            |             |        |                 |
| data require time                                      |        |             |            |            |             |        | -0.015          |
| data arrival time                                      |        |             |            |            |             |        | 0.127           |
| slack (MET)                                            |        |             |            |            |             |        | 0.143           |
+--------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+---------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                             | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+---------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clock (port)                                      |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                 | 45     |             |            |            | NA          |        |                 |
| _252_:CK (CLKGATE_X1)                             |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _252_:GCK (CLKGATE_X1)                            |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _098_ (clock net)                                 | 1      |             |            |            | NA          |        |                 |
| b_ifu.reqQ.maybe_full_$_SDFFE_PP0P__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                      |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                       |        |             |            |            |             | 0.000  | 0.000           |
| b_ifu.reqQ.maybe_full_$_SDFFE_PP0P__Q:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| b_ifu.reqQ.maybe_full_$_SDFFE_PP0P__Q:Q (DFF_X1)  |        | 0.006       | 0.000      | 0.011      |             | 0.087  | 0.087f          |
| b_ifu.io_ar_valid (net)                           | 4      |             |            |            | 0.000       |        |                 |
| _243_:S (MUX2_X1)                                 |        | 0.002       | 0.000      | 0.011      |             | 0.000  | 0.087f          |
| _243_:Z (MUX2_X1)                                 |        | 0.001       | 0.000      | 0.009      |             | 0.046  | 0.133f          |
| b_ifu.reqQ.maybe_full_$_SDFFE_PP0P__Q_E (net)     | 1      |             |            |            | 0.000       |        |                 |
| _252_:E (CLKGATE_X1)                              |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.133f          |
|                                                   |        |             |            |            |             |        |                 |
| clock (port)                                      |        | 0.045       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock (clock net)                                 | 45     |             |            |            | NA          |        |                 |
| _252_:CK (CLKGATE_X1)                             |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                      |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                       |        |             |            |            |             | 0.000  | 0.000           |
| _252_:CK (CLKGATE_X1)                             |        |             |            |            |             |        | 0.000r          |
| library hold time                                 |        |             |            |            |             | -0.015 | -0.015          |
| clock reconvergence pessimism                     |        |             |            |            |             | -0.000 | -0.015          |
|                                                   |        |             |            |            |             |        |                 |
| path cell delay                                   |        |             |            |            |             |        | 0.133(100.000%) |
| path net delay                                    |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                   |        |             |            |            |             |        |                 |
| data require time                                 |        |             |            |            |             |        | -0.015          |
| data arrival time                                 |        |             |            |            |             |        | 0.133           |
| slack (MET)                                       |        |             |            |            |             |        | 0.148           |
+---------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
