<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADD.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ADD.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADD.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ADD.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ADD.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADD_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADD_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CTR.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CTR.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CTR.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CTR.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CTR.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CTRL.spl"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CTRL_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CTR_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CTR_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DM.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DM.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DM.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DM.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DM_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DM_test_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DS2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DS2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DS2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DS2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DS2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DS2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DS2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DS2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DS2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DS2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DS2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DS2.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DS2.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DS2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DS2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DS2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DS2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DS2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DS2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DS2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DS2.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DS2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DS2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DS2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DS2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DS2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DS2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DS2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DS2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DS2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DS2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DS2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DS2_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DS2_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DS2_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DS2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DS2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DS4.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DS4.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DS4.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DS4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DS4.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DS4_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DS4_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="E.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="E.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="E.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="E.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="E.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="E_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="E_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="F.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="F.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="F.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="F.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="F.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="F_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="F_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="IM.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IM.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IM.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IM_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PC.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="REG.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="REG.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="REG.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="REG_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_test_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TOTAL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TOTAL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TOTAL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOTAL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TOTAL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TOTAL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TOTAL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TOTAL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TOTAL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TOTAL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOTAL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TOTAL.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="TOTAL.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TOTAL.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="TOTAL.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TOTAL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TOTAL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TOTAL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TOTAL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TOTAL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TOTAL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOTAL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TOTAL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOTAL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOTAL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOTAL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TOTAL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOTAL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOTAL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TOTAL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TOTAL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOTAL_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOTAL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TOTAL_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOTAL_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TOTAL_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TOTAL_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOTAL_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TOTAL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOTAL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ctrl.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ctrl.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ctrl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ctrl.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1550470961" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1550470961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551606046" xil_pn:in_ck="-5183604854024053624" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1551606046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD4.v"/>
      <outfile xil_pn:name="ADD_test.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="CTR.v"/>
      <outfile xil_pn:name="CTR_test.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="DM_test.v"/>
      <outfile xil_pn:name="DS2.v"/>
      <outfile xil_pn:name="DS25.v"/>
      <outfile xil_pn:name="DS2_test.v"/>
      <outfile xil_pn:name="DS4.v"/>
      <outfile xil_pn:name="DS4_test.v"/>
      <outfile xil_pn:name="E.v"/>
      <outfile xil_pn:name="E_test.v"/>
      <outfile xil_pn:name="F.v"/>
      <outfile xil_pn:name="F_test.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="IM_test.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PC_test.v"/>
      <outfile xil_pn:name="REG.v"/>
      <outfile xil_pn:name="REG_test.v"/>
      <outfile xil_pn:name="TOTAL.v"/>
      <outfile xil_pn:name="TOTAL_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1551599398" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5165598443553410598" xil_pn:start_ts="1551599398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551599398" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8518725401493346790" xil_pn:start_ts="1551599398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551599398" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2590678395144450484" xil_pn:start_ts="1551599398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551606046" xil_pn:in_ck="-5183604854024053624" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1551606046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD4.v"/>
      <outfile xil_pn:name="ADD_test.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="CTR.v"/>
      <outfile xil_pn:name="CTR_test.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="DM_test.v"/>
      <outfile xil_pn:name="DS2.v"/>
      <outfile xil_pn:name="DS25.v"/>
      <outfile xil_pn:name="DS2_test.v"/>
      <outfile xil_pn:name="DS4.v"/>
      <outfile xil_pn:name="DS4_test.v"/>
      <outfile xil_pn:name="E.v"/>
      <outfile xil_pn:name="E_test.v"/>
      <outfile xil_pn:name="F.v"/>
      <outfile xil_pn:name="F_test.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="IM_test.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PC_test.v"/>
      <outfile xil_pn:name="REG.v"/>
      <outfile xil_pn:name="REG_test.v"/>
      <outfile xil_pn:name="TOTAL.v"/>
      <outfile xil_pn:name="TOTAL_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1551606050" xil_pn:in_ck="-5183604854024053624" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8390673914894113676" xil_pn:start_ts="1551606046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOTAL_test_beh.prj"/>
      <outfile xil_pn:name="TOTAL_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1551606050" xil_pn:in_ck="3786190471830914551" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2704851073464523799" xil_pn:start_ts="1551606050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOTAL_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1550470563" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1550470563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551596068" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4157688821698369895" xil_pn:start_ts="1551596068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551596068" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2590678395144450484" xil_pn:start_ts="1551596068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550470563" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1550470563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551596068" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6177427631444531419" xil_pn:start_ts="1551596068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550470563" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="6075245583379680512" xil_pn:start_ts="1550470563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551596068" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5074493601254515970" xil_pn:start_ts="1551596068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551605838" xil_pn:in_ck="3974598128140818165" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1834215333332051696" xil_pn:start_ts="1551605803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DS2.ngr"/>
      <outfile xil_pn:name="TOTAL.lso"/>
      <outfile xil_pn:name="TOTAL.ngc"/>
      <outfile xil_pn:name="TOTAL.ngr"/>
      <outfile xil_pn:name="TOTAL.prj"/>
      <outfile xil_pn:name="TOTAL.stx"/>
      <outfile xil_pn:name="TOTAL.syr"/>
      <outfile xil_pn:name="TOTAL.xst"/>
      <outfile xil_pn:name="TOTAL_test_beh.prj"/>
      <outfile xil_pn:name="TOTAL_test_stx_beh.prj"/>
      <outfile xil_pn:name="TOTAL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1551596157" xil_pn:in_ck="121616299951248" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905355293446" xil_pn:start_ts="1551596157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551605855" xil_pn:in_ck="4027345675634841737" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5094270499716303938" xil_pn:start_ts="1551605838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOTAL.bld"/>
      <outfile xil_pn:name="TOTAL.ngd"/>
      <outfile xil_pn:name="TOTAL_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1551605933" xil_pn:in_ck="7208168058308825067" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6289270943427689258" xil_pn:start_ts="1551605855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOTAL.pcf"/>
      <outfile xil_pn:name="TOTAL_map.map"/>
      <outfile xil_pn:name="TOTAL_map.mrp"/>
      <outfile xil_pn:name="TOTAL_map.ncd"/>
      <outfile xil_pn:name="TOTAL_map.ngm"/>
      <outfile xil_pn:name="TOTAL_map.xrpt"/>
      <outfile xil_pn:name="TOTAL_summary.xml"/>
      <outfile xil_pn:name="TOTAL_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1551605977" xil_pn:in_ck="-4690366018001579523" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="7367957561374022844" xil_pn:start_ts="1551605933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOTAL.ncd"/>
      <outfile xil_pn:name="TOTAL.pad"/>
      <outfile xil_pn:name="TOTAL.par"/>
      <outfile xil_pn:name="TOTAL.ptwx"/>
      <outfile xil_pn:name="TOTAL.unroutes"/>
      <outfile xil_pn:name="TOTAL.xpi"/>
      <outfile xil_pn:name="TOTAL_pad.csv"/>
      <outfile xil_pn:name="TOTAL_pad.txt"/>
      <outfile xil_pn:name="TOTAL_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1551605977" xil_pn:in_ck="-6832016833046838941" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1551605961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOTAL.twr"/>
      <outfile xil_pn:name="TOTAL.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1551596120" xil_pn:in_ck="5698543402468032763" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1551596099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
