/**
 * \file IfxDre_Dre.c
 * \brief DRE DRE details
 *
 * \version iLLD-TC4-v2.2.0
 * \copyright Copyright (c) 2022 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 *
 */

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#include "IfxDre_Dre.h"

/******************************************************************************/
/*-------------------------Function Implementations---------------------------*/
/******************************************************************************/

void IfxDre_Dre_initModule(IfxDre_Dre *dre, IfxDre_Dre_Config *config)
{
    Ifx_DRE *dreSFR = config->dre;
    dre->dre = dreSFR;

    /* if module is not enabled*/
    if (IfxDre_isModuleEnabled(dreSFR) != TRUE)
    {
        /* Enable module, disregard Sleep Mode request*/
        IfxDre_enableModule(dreSFR);
    }

    /*Routing Table Config*/
    dreSFR->RT[0].CONFIG.U = config->rt0Config.size;
    dreSFR->RT[1].CONFIG.U = config->rt1Config.size;
    dreSFR->RT[2].CONFIG.U = config->rt2Config.size;
    dreSFR->RT[3].CONFIG.U = config->rt3Config.size;

    uint8                  i = 0;

    /*Stream ID Filter Configurations*/
    Ifx_DRE_SIDF          *sidf = &(dreSFR->SIDF[0]);
    Ifx_DRE_SIDF_FC        streamFilter;
    streamFilter.U = 0;
    IfxDre_StreamIdConfig *streamFilterCfgPtr = &(config->streamFilter0);

    for (i = 0; i < IFXDRE_NUM_STREAM_ID_FILTERS; i++)
    {
        streamFilter.B.FE = streamFilterCfgPtr->enable;

        if (streamFilterCfgPtr->enable)
        {
            streamFilter.B.MODE = streamFilterCfgPtr->mode;
            streamFilter.B.RTI  = streamFilterCfgPtr->routingTableIndex;
            sidf->FC.U          = streamFilter.U;
            sidf->FIL1.L.U      = streamFilterCfgPtr->filter1LowerId;
            sidf->FIL1.H.U      = streamFilterCfgPtr->filter1HigherId;
            sidf->FIL2.L.U      = streamFilterCfgPtr->filter2LowerId;
            sidf->FIL2.H.U      = streamFilterCfgPtr->filter2HigherId;
        }

        sidf++;
        streamFilterCfgPtr++;
    }

    /*Destination Memory Configurations*/
    Ifx_DRE_DMEM        *dMemPtr   = &(dreSFR->DMEM[0]);
    IfxDre_MemoryConfig *memCfgPtr = &(config->mem0Cfg);
    Ifx_DRE_DMEM_CONFIG  dMemCfgSfrVar;
    dMemCfgSfrVar.U = 0;

    for (i = 0; i < IFXDRE_NUM_DMEM; i++)
    {
        if (memCfgPtr->enable)
        {
            dMemPtr->RP.U        = (memCfgPtr->resourcePartitionIndex & 0x7);

            dMemCfgSfrVar.B.EN1  = 1;
            dMemCfgSfrVar.B.EN2  = 1;
            dMemCfgSfrVar.B.AST  = memCfgPtr->appendStatus;
            dMemCfgSfrVar.B.ATH  = memCfgPtr->appendTiming;
            dMemCfgSfrVar.B.INP  = memCfgPtr->interruptNodePointer; /*Valid values are 0 - 7, 8 - 15 are reserved and considered as 0*/
            dMemCfgSfrVar.B.OA   = memCfgPtr->offsetAddress;        /*Valid values are 32 (0x20) bytes for Classical CAN frames and 82 (0x58) bytes for CAN FD frames */
            dMemCfgSfrVar.B.CTYP = memCfgPtr->messageType;

            dMemPtr->CONFIG.U    = dMemCfgSfrVar.U;

            dMemPtr->MODE.B.TYP  = memCfgPtr->pduMode;
            dMemPtr->MODE.B.TRIG = memCfgPtr->triggerMode;
            dMemPtr->MODE.B.BUF  = memCfgPtr->bufferMode;
            dMemPtr->MODE.B.FOM  = memCfgPtr->overflowMode;

            /*S/w write with 1/non zero will reset the bits.*/
            dMemPtr->STATUS.U = IFXDRE_DMEM_STATUS_CLEAR;
        }

        dMemPtr++;
        memCfgPtr++;
    }

    /*EOBUF Config*/
    Ifx_DRE_EOBUF                  *eobufSfrGroup = &(dreSFR->EOBUF[0]);
    IfxDre_EthernetOutputBufConfig *eobufCfgPtr   = &(config->ethernetOutputBuffer0);

    for (i = 0; i < IFXDRE_NUM_EOBUF_BUFFERS; i++)
    {
        Ifx_DRE_EOBUF_CONFIG eobufConfig;
        eobufConfig.U           = 0;
        eobufConfig.B.PL        = eobufCfgPtr->payloadLength;
        /*Valid values are IfxCan_DestinationId_Ethernet1 or IfxCan_DestinationId_Ethernet2*/
        eobufConfig.B.DID       = eobufCfgPtr->destinationId;
        eobufConfig.B.HE        = eobufCfgPtr->headerEnable;
        eobufConfig.B.TTM       = eobufCfgPtr->triggerMode;
        eobufSfrGroup->CONFIG.U = eobufConfig.U;

        /*MAC Configurations*/
        Ifx_DRE_EOBUF_MAC *mac0 = &(eobufSfrGroup->MAC);
        mac0->H0.U        = (eobufCfgPtr->macDestinationAddress0) << 16;
        mac0->H1.U        = eobufCfgPtr->macDestinationAddress1;
        mac0->H2.U        = eobufCfgPtr->macSourceAddress0;
        mac0->H3.U        = eobufCfgPtr->macSourceAddress1;
        mac0->H3.B.TPID_H = (eobufCfgPtr->tpId >> 8);       /*MSB of Tag*/
        mac0->H3.B.TPID_L = (eobufCfgPtr->tpId & (0x00FF)); /*LSB of Tag*/

        Ifx_DRE_EOBUF_MAC_H4 h4;
        h4.U          = 0;
        h4.B.VTAG_L   = (eobufCfgPtr->vlanTag & 0x00FF);
        h4.B.VTAG_H   = (eobufCfgPtr->vlanTag >> 8);
        h4.B.AVTPET_L = (eobufCfgPtr->avtpEtherType & 0x00FF);
        h4.B.AVTPET_H = (eobufCfgPtr->avtpEtherType >> 8);
        mac0->H4.U    = h4.U;

        /*NTSCF and STREAM ID Configurations*/
        Ifx_DRE_EOBUF_NTSCF *ntscf = &(eobufSfrGroup->NTSCF);
        ntscf->H0.B.SV = eobufCfgPtr->isStreamIdValid;
        ntscf->H0.B.SN = eobufCfgPtr->ntscfSequenceNumber;

        if (eobufCfgPtr->isStreamIdValid)
        {
            ntscf->STREAM0_ID.B.ID0 = ((eobufCfgPtr->streamIdHigher & 0xFF000000) >> 24); /* Stream ID [63:54] */
            ntscf->STREAM0_ID.B.ID1 = ((eobufCfgPtr->streamIdHigher & 0x00FF0000) >> 16); /* Stream ID [53:48] */
            ntscf->STREAM0_ID.B.ID2 = ((eobufCfgPtr->streamIdHigher & 0x0000FF00) >> 8);  /* Stream ID [47:40] */
            ntscf->STREAM0_ID.B.ID3 = ((eobufCfgPtr->streamIdHigher & 0x000000FF));       /* Stream ID [39:32] */

            ntscf->STREAM1_ID.B.ID4 = ((eobufCfgPtr->streamIdLower & 0xFF000000) >> 24);  /* Stream ID [31:24] */
            ntscf->STREAM1_ID.B.ID5 = ((eobufCfgPtr->streamIdLower & 0x00FF0000) >> 16);  /* Stream ID [23:16] */
            ntscf->STREAM1_ID.B.ID6 = ((eobufCfgPtr->streamIdLower & 0x0000FF00) >> 8);   /* Stream ID [15:8] */
            ntscf->STREAM1_ID.B.ID7 = ((eobufCfgPtr->streamIdLower & 0x000000FF));        /* Stream ID [7:0] */
        }

        /*Clear Status bits*/
        eobufSfrGroup->STATUS.B.TXREQ = 1; /*Write of 1 clears the bit set by H/w*/
        eobufSfrGroup->STATUS.B.TTL   = 1;

        /*Clear Error bits*/
        eobufSfrGroup->ERROR.B.TDESE = 1;
        eobufSfrGroup->ERROR.B.WDTE  = 1;

        /*Transmit Trigger Configurations*/
        Ifx_DRE_EOBUF_TTC ttc;
        ttc.U = 0;

        if (eobufCfgPtr->triggerMode == IfxDre_TriggerMode_bufferFillLevel)
        {
            ttc.B.BUFT = eobufCfgPtr->bufferThreshold; /*Must be less than max ACF Payload*/
        }
        else if (eobufCfgPtr->triggerMode == IfxDre_TriggerMode_frameCount)
        {
            ttc.B.TFL = eobufCfgPtr->triggerFillLevel;
        }
        else if (eobufCfgPtr->triggerMode == IfxDre_TriggerMode_timeTriggered)
        {
            ttc.B.TP                 = eobufCfgPtr->timer.timerPrescalar;
            eobufSfrGroup->TTS.B.TRV = eobufCfgPtr->timer.timerReloadValue;
        }

        eobufSfrGroup->TTC.U = ttc.U;

        eobufSfrGroup++;
        eobufCfgPtr++;
    }

    /*EIBUF Config*/
    Ifx_DRE_EIBUF                 *eibufSfrGroup = &(dreSFR->EIBUF[0]);
    Ifx_DRE_EIBUF_CONFIG           eibufConfig;
    IfxDre_EthernetInputBufConfig *eibufCfgPtr   = &(config->ethernetInputBuffer0);

    for (i = 0; i < IFXDRE_NUM_EIBUF_BUFFERS; i++)
    {
        eibufConfig.U                = 0;
        eibufConfig.U                = (eibufCfgPtr->ntscfStartAddress & (IFX_DRE_EIBUF_CONFIG_NTSCF_SA_MSK << IFX_DRE_EIBUF_CONFIG_NTSCF_SA_OFF)); /*NTSCF_SA*/
        eibufConfig.B.RRF            = eibufCfgPtr->enableRejectRemoteFrame;
        eibufSfrGroup->CONFIG.U      = eibufConfig.U;

        eibufSfrGroup->STATUS.B.BPRC = 1; /*Clear Pending Request*/

        eibufSfrGroup->ERROR.U       = 3; /*Clear Error Status bits*/

        eibufCfgPtr++;
        eibufSfrGroup++;
    }

    /*Eth Forwarding*/
    dreSFR->FTCFG.B.NRULES = config->numberOfEthRules;

    /*Interrupt Configurations*/
    /*Clear All Interrupt Enable Bits*/
    dreSFR->IE.U = 0;

    volatile Ifx_SRC_SRCR *src;

    IfxDre_InterruptLine   index = IfxDre_InterruptLine_0;

    for (index = IfxDre_InterruptLine_0; index <= IfxDre_InterruptLine_15; index++)
    {
        if (config->interruptCfg[index].enable)
        {
            src = (volatile Ifx_SRC_SRCR *)&(MODULE_SRC.DRE[index]);
            IfxSrc_init(src, config->interruptCfg[index].typeOfService, config->interruptCfg[index].priority, config->interruptCfg[index].vmId);
            IfxSrc_enable(src);
            IfxDre_setInterruptEnable(dreSFR, TRUE, index);
        }
    }
}


void IfxDre_Dre_initModuleConfig(IfxDre_Dre_Config *config, Ifx_DRE *dre)
{
    const IfxDre_Dre_Config defaultConfig = {
        .dre       = NULL_PTR,

        .rt0Config = {
            .size                    = 0
        },
        .rt1Config                   = {
            .size                    = 0
        },
        .rt2Config                   = {
            .size                    = 0
        },
        .rt3Config                   = {
            .size                    = 0
        },

        .streamFilter0               = {
            .enable            = FALSE,
            .mode              = IfxDre_StreamFilterMode_classic,
            .routingTableIndex = 0,
            .filter1LowerId    = 0,
            .filter1HigherId   = 0,
            .filter2LowerId    = 0,
            .filter2HigherId   = 0
        },
        .streamFilter1               = {
            .enable            = FALSE,
            .mode              = IfxDre_StreamFilterMode_classic,
            .routingTableIndex = 0,
            .filter1LowerId    = 0,
            .filter1HigherId   = 0,
            .filter2LowerId    = 0,
            .filter2HigherId   = 0
        },
        .streamFilter2               = {
            .enable            = FALSE,
            .mode              = IfxDre_StreamFilterMode_classic,
            .routingTableIndex = 0,
            .filter1LowerId    = 0,
            .filter1HigherId   = 0,
            .filter2LowerId    = 0,
            .filter2HigherId   = 0
        },
        .streamFilter3               = {
            .enable            = FALSE,
            .mode              = IfxDre_StreamFilterMode_classic,
            .routingTableIndex = 0,
            .filter1LowerId    = 0,
            .filter1HigherId   = 0,
            .filter2LowerId    = 0,
            .filter2HigherId   = 0
        },
        .streamFilter4               = {
            .enable            = FALSE,
            .mode              = IfxDre_StreamFilterMode_classic,
            .routingTableIndex = 0,
            .filter1LowerId    = 0,
            .filter1HigherId   = 0,
            .filter2LowerId    = 0,
            .filter2HigherId   = 0
        },
        .streamFilter5               = {
            .enable            = FALSE,
            .mode              = IfxDre_StreamFilterMode_classic,
            .routingTableIndex = 0,
            .filter1LowerId    = 0,
            .filter1HigherId   = 0,
            .filter2LowerId    = 0,
            .filter2HigherId   = 0
        },
        .streamFilter6               = {
            .enable            = FALSE,
            .mode              = IfxDre_StreamFilterMode_classic,
            .routingTableIndex = 0,
            .filter1LowerId    = 0,
            .filter1HigherId   = 0,
            .filter2LowerId    = 0,
            .filter2HigherId   = 0
        },
        .streamFilter7               = {
            .enable            = FALSE,
            .mode              = IfxDre_StreamFilterMode_classic,
            .routingTableIndex = 0,
            .filter1LowerId    = 0,
            .filter1HigherId   = 0,
            .filter2LowerId    = 0,
            .filter2HigherId   = 0
        },

        .mem0Cfg                     = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem1Cfg                     = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem2Cfg                     = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem3Cfg                     = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem4Cfg                     = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem5Cfg                     = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem6Cfg                     = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem7Cfg                     = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem8Cfg                     = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem9Cfg                     = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem10Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem11Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem12Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem13Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem14Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem15Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem16Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem17Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem18Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem19Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem20Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem21Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem22Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem23Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem24Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem25Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem26Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .mem27Cfg                    = {
            .enable                 = FALSE,
            .resourcePartitionIndex = 0,
            .appendStatus           = 0,
            .appendTiming           = 0,
            .interruptNodePointer   = IfxDre_DMemInterruptLine_0,
            .offsetAddress          = 0,
            .pduMode                = IfxDre_DMemPduMode_muxDisabled,
            .triggerMode            = IfxDre_DMemTriggerMode_index,
            .bufferMode             = IfxDre_DMemBufferMode_single,
            .messageType            = IfxDre_DMemMessageType_frame,
            .overflowMode           = IfxDre_DMemOverflowMode_continue
        },

        .ethernetOutputBuffer0       = {
            .payloadLength          = 0,
            .destinationId          = IfxCan_DestinationId_Ethernet1,
            .headerEnable           = FALSE,
            .triggerMode            = IfxDre_TriggerMode_frameCount,
            .macDestinationAddress0 = 0,
            .macDestinationAddress1 = 0,
            .macSourceAddress0      = 0,
            .macSourceAddress1      = 0,
            .tpId                   = 0, /*0x8100 for tagged ethernet frames*/
            .vlanTag                = 0,
            .avtpEtherType          = 0, /*0x22F0 for AVTP frames */
            .isStreamIdValid        = FALSE,
            .ntscfSequenceNumber    = 0,
            .streamIdLower          = 0,
            .streamIdHigher         = 0,
            .bufferThreshold        = 0,
            .triggerFillLevel       = 0,
            .timer                  = {
                .timerPrescalar   = 0,
                .timerReloadValue = 0
            }
        },

        .ethernetOutputBuffer1       = {
            .payloadLength          = 0,
            .destinationId          = IfxCan_DestinationId_none,
            .headerEnable           = FALSE,
            .triggerMode            = IfxDre_TriggerMode_frameCount,
            .macDestinationAddress0 = 0,
            .macDestinationAddress1 = 0,
            .macSourceAddress0      = 0,
            .macSourceAddress1      = 0,
            .tpId                   = 0, /*0x8100 for tagged ethernet frames*/
            .vlanTag                = 0,
            .avtpEtherType          = 0, /*0x22F0 for AVTP frames */
            .isStreamIdValid        = FALSE,
            .ntscfSequenceNumber    = 0,
            .streamIdLower          = 0,
            .streamIdHigher         = 0,
            .bufferThreshold        = 0,
            .triggerFillLevel       = 0,
            .timer                  = {
                .timerPrescalar   = 0,
                .timerReloadValue = 0
            }
        },

        .ethernetOutputBuffer2       = {
            .payloadLength          = 0,
            .destinationId          = IfxCan_DestinationId_none,
            .headerEnable           = FALSE,
            .triggerMode            = IfxDre_TriggerMode_frameCount,
            .macDestinationAddress0 = 0,
            .macDestinationAddress1 = 0,
            .macSourceAddress0      = 0,
            .macSourceAddress1      = 0,
            .tpId                   = 0, /*0x8100 for tagged ethernet frames*/
            .vlanTag                = 0,
            .avtpEtherType          = 0, /*0x22F0 for AVTP frames */
            .isStreamIdValid        = FALSE,
            .ntscfSequenceNumber    = 0,
            .streamIdLower          = 0,
            .streamIdHigher         = 0,
            .bufferThreshold        = 0,
            .triggerFillLevel       = 0,
            .timer                  = {
                .timerPrescalar   = 0,
                .timerReloadValue = 0
            }
        },

        .ethernetOutputBuffer3       = {
            .payloadLength          = 0,
            .destinationId          = IfxCan_DestinationId_none,
            .headerEnable           = FALSE,
            .triggerMode            = IfxDre_TriggerMode_frameCount,
            .macDestinationAddress0 = 0,
            .macDestinationAddress1 = 0,
            .macSourceAddress0      = 0,
            .macSourceAddress1      = 0,
            .tpId                   = 0, /*0x8100 for tagged ethernet frames*/
            .vlanTag                = 0,
            .avtpEtherType          = 0, /*0x22F0 for AVTP frames */
            .isStreamIdValid        = FALSE,
            .ntscfSequenceNumber    = 0,
            .streamIdLower          = 0,
            .streamIdHigher         = 0,
            .bufferThreshold        = 0,
            .triggerFillLevel       = 0,
            .timer                  = {
                .timerPrescalar   = 0,
                .timerReloadValue = 0
            }
        },

        .ethernetOutputBuffer4       = {
            .payloadLength          = 0,
            .destinationId          = IfxCan_DestinationId_none,
            .headerEnable           = FALSE,
            .triggerMode            = IfxDre_TriggerMode_frameCount,
            .macDestinationAddress0 = 0,
            .macDestinationAddress1 = 0,
            .macSourceAddress0      = 0,
            .macSourceAddress1      = 0,
            .tpId                   = 0, /*0x8100 for tagged ethernet frames*/
            .vlanTag                = 0,
            .avtpEtherType          = 0, /*0x22F0 for AVTP frames */
            .isStreamIdValid        = FALSE,
            .ntscfSequenceNumber    = 0,
            .streamIdLower          = 0,
            .streamIdHigher         = 0,
            .bufferThreshold        = 0,
            .triggerFillLevel       = 0,
            .timer                  = {
                .timerPrescalar   = 0,
                .timerReloadValue = 0
            }
        },

        .ethernetOutputBuffer5       = {
            .payloadLength          = 0,
            .destinationId          = IfxCan_DestinationId_none,
            .headerEnable           = FALSE,
            .triggerMode            = IfxDre_TriggerMode_frameCount,
            .macDestinationAddress0 = 0,
            .macDestinationAddress1 = 0,
            .macSourceAddress0      = 0,
            .macSourceAddress1      = 0,
            .tpId                   = 0, /*0x8100 for tagged ethernet frames*/
            .vlanTag                = 0,
            .avtpEtherType          = 0, /*0x22F0 for AVTP frames */
            .isStreamIdValid        = FALSE,
            .ntscfSequenceNumber    = 0,
            .streamIdLower          = 0,
            .streamIdHigher         = 0,
            .bufferThreshold        = 0,
            .triggerFillLevel       = 0,
            .timer                  = {
                .timerPrescalar   = 0,
                .timerReloadValue = 0
            }
        },

        .ethernetInputBuffer0        = {
            .ntscfStartAddress       = 0,
            .enableRejectRemoteFrame = 0
        },

        .ethernetInputBuffer1        = {
            .ntscfStartAddress       = 0,
            .enableRejectRemoteFrame = 0
        },

        .ethernetInputBuffer2        = {
            .ntscfStartAddress       = 0,
            .enableRejectRemoteFrame = 0
        },

        .ethernetInputBuffer3        = {
            .ntscfStartAddress       = 0,
            .enableRejectRemoteFrame = 0
        },

        .ethernetInputBuffer4        = {
            .ntscfStartAddress       = 0,
            .enableRejectRemoteFrame = 0
        },

        .ethernetInputBuffer5        = {
            .ntscfStartAddress       = 0,
            .enableRejectRemoteFrame = 0
        },

        .numberOfEthRules = 0,

        .interruptCfg     = {
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            },
            {
                .enable        = FALSE,
                .priority      = 0,
                .typeOfService = IfxSrc_Tos_cpu0,
                .vmId          = IfxSrc_VmId_0
            }
        }
    };

    /* Default Configuration */
    *config = defaultConfig;

    /* take over module pointer */
    config->dre = dre;
}


void IfxDre_Dre_setSoftwareTrigger(IfxDre_Dre *dre, uint8 bufferIndex)
{
    Ifx_DRE_EOBUF *eobuf = &(dre->dre->EOBUF[bufferIndex]);
    eobuf->STATUS.B.TXRDY = 1;

    /*Wait till H/w clears the TXRDY flag when the Transmit Ethernet frame is prepared. */
    while (eobuf->STATUS.B.TXRDY == 1)
    {}
}


void IfxDre_Dre_setFilterAndRoutingElement(IfxDre_Dre *dre, uint8 tableIndex, uint8 elementIndex, IfxDre_Dre_RoutingConfig *config)
{
    /*Compute Address*/
    uint32  elementOffset       = elementIndex * 8;                                                         /*Size of Ifx_DRE_RT_RR is 8 bytes*/
    uint32  address             = (((uint32)&MODULE_DRE + IFXDRE_RT_START_OFFSET + (tableIndex * 0x400)) + elementOffset);         /*Absolute RT Start Address + Element Offset*/

    uint64 *rountingRule64Ptr   = (uint64 *)address;
    uint64  destinationConfig64 = 0;

    /*Configure the filter and destination configurations*/
    if (config->routingType == IfxDre_RoutingType_unicast)
    {
        /*Destination Configurations*/
        Ifx_DRE_RT_RE_UCR destinationConfig;

        /*Only CAN Destinations should be configured
         * because this routing is for CAN messages coming from Ethernet packet*/
        destinationConfig.B.DID  = config->destinationId1;
        destinationConfig.B.MODE = 0; /*Uni-cast Rule*/

        destinationConfig64      = destinationConfig.U;
    }
    else if (config->routingType == IfxDre_RoutingType_multicast)
    {
        /*Destination Configurations*/
        Ifx_DRE_RT_RE_MCR destinationConfig;

        /*Only CAN or Memory Destinations should be configured
         * because this routing is for CAN messages coming from Ethernet packet*/
        destinationConfig.B.DID0 = config->destinationId1;
        destinationConfig.B.DID1 = config->destinationId2;
        destinationConfig.B.DID2 = config->destinationId3;
        destinationConfig.B.DID3 = config->destinationId4;

        destinationConfig.B.MODE = 1; /*Multi-cast Rule*/

        destinationConfig64      = destinationConfig.U;
    }

    /*CAN Acceptance Filter. Destination is taken from the RR element whose filter matches first.*/
    Ifx_DRE_RT_RE_CIDFC filter;

    filter.B.MODE      = config->filterMode;
    filter.B.CANID1    = config->canId1;
    filter.B.CANID2    = config->canId2;
    filter.B.IDS       = config->xtdShiftLength;

    *rountingRule64Ptr = (uint64)((destinationConfig64 << 32) + (filter.U));
}


void IfxDre_Dre_setCanAddressDatabaseElement(IfxDre_Dre *dre, IfxDre_Dre_CADConfig *config)
{
    /*Compute Address*/
    uint32  elementOffset = config->elementIndex * IFXDRE_CAD_CAN_OFFSET;                      /*Size of Ifx_DRE_RT_RR is 8 bytes*/
    uint32  address       = (((uint32)&MODULE_DRE + 0x8000) + elementOffset);                  /*RAM address + Element Offset*/

    uint64 *database64Ptr = (uint64 *)address;

    *database64Ptr = (uint64)(config->creStartAddress);
}


void IfxDre_Dre_setDMemParameterElement(IfxDre_Dre *dre, IfxDre_Dre_DMemParamConfig *config)
{
    /*Compute Address*/
    uint32  elementOffset = config->elementIndex * IFXDRE_DMEM_PARAM_OFFSET;                                /*Size of 1 DMEM Parameter element is 8 bytes*/
    uint32  address       = (((uint32)&MODULE_DRE + IFXDRE_DMEM_PARAM_TABLE_START_OFFSET) + elementOffset); /*DMEM Param table start address + Element Offset*/

    uint64 *database64Ptr = (uint64 *)address;

    *database64Ptr++ = (uint64)(config->address);
    *database64Ptr   = ((uint64)(((uint64)(config->wrapAroundLevelIndex)) << 32) + (config->waterMarkLevelIndex));
}


void IfxDre_Dre_initEthAddressDatabase(IfxDre_Dre *dre, IfxDre_Dre_EADConfig *config)
{
    uint32    address     = ((uint32)&MODULE_DRE + IFXDRE_EAD_START_OFFSET);                  /*Absolute EAD start address*/

    uint32   *databasePtr = (uint32 *)address;

    Ifx_GETH *gethSFR     = (Ifx_GETH *)&MODULE_GETH0;
    Ifx_LETH *lethSFR     = (Ifx_LETH *)&MODULE_LETH0;

    *databasePtr++ = (uint32)(&lethSFR->DMA.CH[config->lethMac0TxChannelNumber].TXDESC_TAIL_POINTER.U);
    *databasePtr++ = (uint32)(&lethSFR->DMA.CH[config->lethMac0RxChannelNumber].RXDESC_TAIL_POINTER.U);

    *databasePtr++ = (uint32)(&lethSFR->DMA.CH[config->lethMac1TxChannelNumber].TXDESC_TAIL_POINTER.U);
    *databasePtr++ = (uint32)(&lethSFR->DMA.CH[config->lethMac1RxChannelNumber].RXDESC_TAIL_POINTER.U);

    *databasePtr++ = (uint32)(&lethSFR->DMA.CH[config->lethMac2TxChannelNumber].TXDESC_TAIL_POINTER.U);
    *databasePtr++ = (uint32)(&lethSFR->DMA.CH[config->lethMac2RxChannelNumber].RXDESC_TAIL_POINTER.U);

    *databasePtr++ = (uint32)(&lethSFR->DMA.CH[config->lethMac3TxChannelNumber].TXDESC_TAIL_POINTER.U);
    *databasePtr++ = (uint32)(&lethSFR->DMA.CH[config->lethMac3RxChannelNumber].RXDESC_TAIL_POINTER.U);

    *databasePtr++ = (uint32)(&gethSFR->DMA.CH[config->gethMac0TxChannelNumber].TXDESC_TAIL_LPOINTER.U);
    *databasePtr++ = (uint32)(&gethSFR->DMA.CH[config->gethMac0RxChannelNumber].RXDESC_TAIL_LPOINTER.U);

    *databasePtr++ = (uint32)(&gethSFR->DMA.CH[config->gethMac1TxChannelNumber].TXDESC_TAIL_LPOINTER.U);
    *databasePtr   = (uint32)(&gethSFR->DMA.CH[config->gethMac1RxChannelNumber].RXDESC_TAIL_LPOINTER.U);
}


void IfxDre_Dre_setResourcePartition(IfxDre_Dre *dre, uint8 rpIndex, IfxDre_Dre_RPConfig *config)
{
    Ifx_DRE_RP_MODE mode;
    mode.U                             = 0;
    mode.B.MODE                        = config->mode;
    mode.B.VM                          = config->vmId;
    mode.B.VMEN                        = config->vmEnable;
    mode.B.PRS                         = config->protectionSet;
    mode.B.PRSEN                       = config->protectionSetEnable;
    mode.B.TAGOFF                      = config->tagOffset;

    dre->dre->RP[(rpIndex & 7)].MODE.U = mode.U;
}


void IfxDre_Dre_assignCanResourcePartition(IfxDre_Dre *dre, uint8 rpIndex, IfxDre_CanIndex canInterfaceIndex)
{
    Ifx_DRE_CAN_RP canInterfaceRP;
    canInterfaceRP.U                      = 0;
    canInterfaceRP.B.RPI                  = rpIndex;

    dre->dre->CAN[canInterfaceIndex].RP.U = canInterfaceRP.U;
}


void IfxDre_Dre_assignEthResourcePartition(IfxDre_Dre *dre, uint8 rpIndex, IfxDre_EthRPIndex ethInterfaceIndex)
{
    Ifx_DRE_DMA_RP ethInterfaceRP;
    ethInterfaceRP.U                      = 0;
    ethInterfaceRP.B.RPI                  = rpIndex;

    dre->dre->DMA[ethInterfaceIndex].RP.U = ethInterfaceRP.U;
}


void IfxDre_Dre_setWatchdog(IfxDre_Dre *dre, IfxDre_Dre_WdgConfig *config)
{
    dre->dre->CWDCFG.B.EN   = 0; /*Must be disabled before re-configuration*/
    dre->dre->CWDCFG.B.CTO  = config->can.timeoutValue;
    dre->dre->CWDCFG.B.WTOE = config->can.interruptEnable;
    dre->dre->CWDCFG.B.EN   = config->can.enable;

    dre->dre->EWDCFG.B.EN   = 0; /*Must be disabled before re-configuration*/
    dre->dre->EWDCFG.B.ETO  = config->eth.timeoutValue;
    dre->dre->EWDCFG.B.WTOE = config->eth.interruptEnable;
    dre->dre->EWDCFG.B.EN   = config->eth.enable;
}


void IfxDre_Dre_initRxEthDescListControlConfig(IfxDre_Dre *dre, uint8 index, IfxDre_Dre_RxEthConfig *config)
{
    Ifx_DRE            *dreSFR = dre->dre;

    Ifx_DRE_RETHDL_CTRL ctrl;
    ctrl.U = 0;

    if (config->interface < IfxDre_EthInterface_LethMac0)
    {
        ctrl.B.EIF   = 0;
        ctrl.B.EIFID = config->interface;
    }
    else
    {
        ctrl.B.EIF   = 1;
        ctrl.B.EIFID = config->interface - IfxDre_EthInterface_LethMac0;
    }

    ctrl.B.DMACH                      = config->dmaChannel;

    ctrl.B.TRIG                       = 1; /*Reset Value. Initially interface must be configured.*/

    ctrl.B.IOC                        = config->interruptOnCompletion;

    dreSFR->RETHDL[index].CTRL.U      = ctrl.U;

    dreSFR->RETHDL[index].CTRL.B.TRIG = config->triggerType;

    dreSFR->RETHDL[index].CTRL.B.FCS  = config->fcsEnable;

    if (config->descriptorPointerConfigEnable)
    {
        dreSFR->RETHDL[index].CTRL.B.STOP = 1; /* Stop ongoing transaction if any */

        while (dreSFR->RETHDL[index].CTRL.B.STOPACK != 1)
        {}

        dreSFR->RETHDL[index].CTRL.B.PTR  = config->descriptorPointer;

        dreSFR->RETHDL[index].CTRL.B.STOP = 0;

        while (dreSFR->RETHDL[index].CTRL.B.STOPACK != 0)
        {}
    }
}


void IfxDre_Dre_initTxEthDescListControlConfig(IfxDre_Dre *dre, uint8 index, IfxDre_Dre_TxEthConfig *config)
{
    Ifx_DRE            *dreSFR = dre->dre;

    Ifx_DRE_TETHDL_CTRL ctrl;
    ctrl.U                       = 0;

    ctrl.B.DMACH                 = config->dmaChannel;
    ctrl.B.TRIG                  = config->triggerType;

    ctrl.B.SLOTNUM               = config->slotNumber;
    ctrl.B.SAIC                  = config->sourceAddressInsertionControl;
    ctrl.B.IOC                   = config->interruptOnCompletion;

    dreSFR->TETHDL[index].CTRL.U = ctrl.U;

    if (config->descriptorPointerConfigEnable)
    {
        dreSFR->TETHDL[index].CTRL.B.STOP = 1; /* Stop ongoing transaction if any */

        while (dreSFR->TETHDL[index].CTRL.B.STOPACK != 1)
        {}

        dreSFR->TETHDL[index].CTRL.B.PTR  = config->descriptorPointer;

        dreSFR->TETHDL[index].CTRL.B.STOP = 0;

        while (dreSFR->TETHDL[index].CTRL.B.STOPACK != 0)
        {}
    }
}


void IfxDre_Dre_setEthForwardingElement(IfxDre_Dre *dre, uint8 index, IfxDre_Dre_FTConfig *config)
{
    uint32              address       = ((uint32)&MODULE_DRE + IFXDRE_FT_START_OFFSET); /*Absolute FT start address*/

    uint64             *database64Ptr = (uint64 *)(address + index * 8);                /*Absolute Forwarding Element address*/
    uint64              lvalue        = 0;
    Ifx_DRE_FT_FE_FRULE configLow32;
    configLow32.U       = 0;

    configLow32.B.FMODE = config->mode;
    configLow32.B.DSEL  = config->castConfig;
    configLow32.B.FID1  = config->forwardFilterId1;

    Ifx_DRE_FT_FE_FID2 configHigh32;
    configHigh32.U      = 0;

    configHigh32.B.FID2 = config->forwardFilterId2;

    lvalue              = (uint64)((((uint64)configHigh32.U << 32) + (uint64)configLow32.U)); /*For warning fix in GHS*/

    *database64Ptr      = lvalue;
}
