$date
	Sun Jun 14 21:38:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Instruction_Fetch_Hardware $end
$var wire 32 ! virtualPC [31:0] $end
$var wire 32 " pc_out [31:0] $end
$var wire 32 # instruction [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module IFH $end
$var wire 1 $ clk $end
$var wire 32 & pc_out [31:0] $end
$var wire 1 % reset $end
$var wire 32 ' pc_next [31:0] $end
$var wire 32 ( instruction [31:0] $end
$var reg 32 ) pc_current [31:0] $end
$scope module IM $end
$var wire 32 * address [31:0] $end
$var reg 32 + instruction [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111000000100000000000000000000 +
b0 *
b0 )
b111000000100000000000000000000 (
b100 '
b0 &
1%
0$
b111000000100000000000000000000 #
b0 "
b10000000000000000000000 !
$end
#1
0%
#5
b111000000100010000000000000001 #
b111000000100010000000000000001 (
b111000000100010000000000000001 +
b1000 '
b10000000000000000000100 !
b100 "
b100 &
b100 )
b100 *
1$
#10
0$
#15
b1000000000000000000000000010 #
b1000000000000000000000000010 (
b1000000000000000000000000010 +
b1100 '
b10000000000000000001000 !
b1000 "
b1000 &
b1000 )
b1000 *
1$
#20
0$
#25
b111000000100000000000000000011 #
b111000000100000000000000000011 (
b111000000100000000000000000011 +
b10000 '
b10000000000000000001100 !
b1100 "
b1100 &
b1100 )
b1100 *
1$
#30
0$
#35
b111000000100010000000000000100 #
b111000000100010000000000000100 (
b111000000100010000000000000100 +
b10100 '
b10000000000000000010000 !
b10000 "
b10000 &
b10000 )
b10000 *
1$
#40
0$
#45
b10001100001001000000000101 #
b10001100001001000000000101 (
b10001100001001000000000101 +
b11000 '
b10000000000000000010100 !
b10100 "
b10100 &
b10100 )
b10100 *
1$
#50
0$
