
;; Function foo (foo, funcdef_no=0, decl_uid=1461, cgraph_uid=0, symbol_order=2)



try_optimize_cfg iteration 1

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 4 }
;; 4 succs { 5 6 }
;; 5 succs { }
;; 6 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 7 count 8 (  1.1)


foo

Dataflow summary:
def_info->table_size = 159, use_info->table_size = 123
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 0 [r0] 14 [r14] 15 [r15] 151 [] 153 [sfp]
;;  regs ever live 	 0[r0] 5[r5] 15[r15] 146[pr] 147[t] 149[macl] 154[fpscr0]
;;  ref usage 	r0={3d,2u} r1={1d} r2={2d} r3={2d} r4={2d} r5={2d,1u} r6={2d} r7={2d} r14={1d,6u} r15={1d,7u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r128={1d} r129={1d} r130={1d} r131={1d} r132={1d} r136={1d} r137={1d} r138={1d} r139={1d} r140={1d} r141={1d} r145={1d,5u} r146={2d} r147={3d,2u} r148={1d} r149={9d,8u} r150={1d} r151={1d,1u} r152={1d} r153={1d,6u} r154={1u} r187={2d,8u} r191={2d,8u} r195={1d,1u} r197={2d,2u,1e} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={2d,2u} r204={2d,2u} r205={2d,2u} r206={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} 
;;    total ref usage 257{159d,97u,1e} in 59{58 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(2){ }d7(3){ }d9(4){ }d11(5){ }d13(6){ }d15(7){ }d16(14){ }d17(15){ }d47(68){ }d49(69){ }d51(70){ }d53(71){ }d55(72){ }d57(73){ }d59(74){ }d61(75){ }d93(145){ }d95(146){ }d112(153){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	 151 [] 154 [fpscr0]
;; lr  use 	
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;; live  in  	
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;; live  kill	
;; lr  out 	 5 [r5] 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0]
;; live  out 	 5 [r5] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(14){ }u1(15){ }u2(145){ }u3(153){ }}
;; lr  in  	 5 [r5] 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0]
;; lr  use 	 5 [r5] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; lr  def 	 187 191 197 205
;; live  in  	 5 [r5] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	 187 191 197 205
;; live  kill	
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 187 191 197 205
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 187 191 197 205

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u5(14){ }u6(15){ }u7(145){ }u8(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 187 191 197 205
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 187 191 197 205
;; lr  def 	 147 [t] 149 [macl] 187 191 197 198 199 200 203 204 205 206 209 210 211 212 215 216 217 218 221 222 223 224 227 228 229 230 233 234 235 236 239 240 241 242 245 246 247
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 187 191 197 205
;; live  gen 	 149 [macl] 187 191 197 198 199 200 203 204 205 206 209 210 211 212 215 216 217 218 221 222 223 224 227 228 229 230 233 234 235 236 239 240 241 242 245 246 247
;; live  kill	 147 [t]
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 187 191 197 205
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 187 191 197 205

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u83(14){ }u84(15){ }u85(145){ }u86(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 197
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 197
;; lr  def 	 147 [t] 201
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 197
;; live  gen 	 147 [t] 201
;; live  kill	
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0]
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]

( 4 )->[5]->( )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u91(14){ }u92(15){ }u93(145){ }u94(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0]
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap] 202
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	 202
;; live  kill	 146 [pr]
;; lr  out 	 15 [r15] 145 [ap] 153 [sfp]
;; live  out 	 15 [r15] 145 [ap] 153 [sfp]

( 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u98(14){ }u99(15){ }u100(145){ }u101(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; lr  def 	 0 [r0] 195
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	 0 [r0]
;; live  kill	 0 [r0] 195
;; lr  out 	 0 [r0] 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; live  out 	 0 [r0] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u104(0){ }u105(14){ }u106(15){ }u107(151){ }u108(153){ }}
;; lr  in  	 0 [r0] 14 [r14] 15 [r15] 151 [] 153 [sfp]
;; lr  use 	 0 [r0] 14 [r14] 15 [r15] 151 [] 153 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 14 [r14] 15 [r15] 153 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 732 to worklist
  Adding insn 51 to worklist
  Adding insn 54 to worklist
  Adding insn 62 to worklist
  Adding insn 60 to worklist
Finished finding needed instructions:
processing block 5 lr out =  15 [r15] 145 [ap] 153 [sfp]
  Adding insn 53 to worklist
processing block 6 lr out =  0 [r0] 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
  Adding insn 59 to worklist
  Adding insn 61 to worklist
processing block 4 lr out =  14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0]
  Adding insn 50 to worklist
  Adding insn 49 to worklist
processing block 3 lr out =  14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 187 191 197 205
  Adding insn 731 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 179 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 137 to worklist
  Adding insn 136 to worklist
  Adding insn 135 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 364 to worklist
  Adding insn 38 to worklist
  Adding insn 366 to worklist
processing block 2 lr out =  14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 187 191 197 205
  Adding insn 214 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 30 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 7 count 8 (  1.1)
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 7 count 8 (  1.1)


SMS analysis phase
===================

SMS loop num: 1 sms-3.c:19
SMS doloop_register_get failed

SMS transformation phase
=========================

Reordered sequence:
 2 bb 2  [100]
 3 bb 3  [1238]
 4 bb 4  [100]
 5 bb 5  [0]
 6 bb 6  [100]
starting the processing of deferred insns
ending the processing of deferred insns


foo

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 0 [r0] 14 [r14] 15 [r15] 151 [] 153 [sfp]
;;  regs ever live 	 0[r0] 5[r5] 15[r15] 146[pr] 147[t] 149[macl] 154[fpscr0]
;;  ref usage 	r0={3d,2u} r1={1d} r2={2d} r3={2d} r4={2d} r5={2d,1u} r6={2d} r7={2d} r14={1d,6u} r15={1d,7u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r128={1d} r129={1d} r130={1d} r131={1d} r132={1d} r136={1d} r137={1d} r138={1d} r139={1d} r140={1d} r141={1d} r145={1d,5u} r146={2d} r147={3d,2u} r148={1d} r149={9d,8u} r150={1d} r151={1d,1u} r152={1d} r153={1d,6u} r154={1u} r187={2d,8u} r191={2d,8u} r195={1d,1u} r197={2d,2u,1e} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={2d,2u} r204={2d,2u} r205={2d,2u} r206={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} 
;;    total ref usage 257{159d,97u,1e} in 59{58 regular + 1 call} insns.
(note 28 0 32 NOTE_INSN_DELETED)
(note 32 28 30 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 30 32 31 2 (set (reg/v:SI 197 [ a ])
        (reg:SI 5 r5 [ a ])) sms-3.c:14 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 5 r5 [ a ])
        (nil)))
(note 31 30 34 2 NOTE_INSN_FUNCTION_BEG)
(insn 34 31 35 2 (set (reg:SI 187 [ ivtmp.9 ])
        (symbol_ref:SI ("X") [flags 0x2]  <var_decl 0x14260b630 X>)) 255 {movsi_ie}
     (nil))
(insn 35 34 214 2 (set (reg:SI 191 [ ivtmp.11 ])
        (symbol_ref:SI ("Y") [flags 0x2]  <var_decl 0x14260b6c0 Y>)) 255 {movsi_ie}
     (nil))
(insn 214 35 45 2 (set (reg:SI 205)
        (const_int 125 [0x7d])) 255 {movsi_ie}
     (nil))
(code_label 45 214 37 3 2 "" [1 uses])
(note 37 45 366 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 366 37 38 3 (set (reg:SI 203)
        (reg:SI 187 [ ivtmp.9 ])) sms-3.c:20 -1
     (nil))
(insn 38 366 364 3 (set (reg:SI 199 [ MEM[base: _20, offset: 0B] ])
        (mem:SI (post_inc:SI (reg:SI 203)) [1 MEM[base: _20, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (expr_list:REG_INC (reg:SI 203)
        (nil)))
(insn 364 38 39 3 (set (reg:SI 204)
        (reg:SI 191 [ ivtmp.11 ])) sms-3.c:20 -1
     (nil))
(insn 39 364 40 3 (set (reg:SI 200 [ MEM[base: _21, offset: 0B] ])
        (mem:SI (post_inc:SI (reg:SI 204)) [1 MEM[base: _21, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (expr_list:REG_INC (reg:SI 204)
        (nil)))
(insn 40 39 41 3 (set (reg:SI 149 macl)
        (mult:SI (reg:SI 199 [ MEM[base: _20, offset: 0B] ])
            (reg:SI 200 [ MEM[base: _21, offset: 0B] ]))) sms-3.c:20 108 {mul_l}
     (expr_list:REG_DEAD (reg:SI 200 [ MEM[base: _21, offset: 0B] ])
        (expr_list:REG_DEAD (reg:SI 199 [ MEM[base: _20, offset: 0B] ])
            (nil))))
(insn 41 40 42 3 (set (reg:SI 198 [ D.1499 ])
        (reg:SI 149 macl)) sms-3.c:20 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 149 macl)
        (nil)))
(insn 42 41 93 3 (set (reg/v:SI 206 [ a ])
        (plus:SI (reg/v:SI 197 [ a ])
            (reg:SI 198 [ D.1499 ]))) sms-3.c:20 66 {*addsi3}
     (expr_list:REG_DEAD (reg:SI 198 [ D.1499 ])
        (expr_list:REG_DEAD (reg/v:SI 197 [ a ])
            (nil))))
(insn 93 42 94 3 (set (reg:SI 209 [ MEM[base: _20, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 187 [ ivtmp.9 ])
                (const_int 4 [0x4])) [1 MEM[base: _20, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (nil))
(insn 94 93 95 3 (set (reg:SI 210 [ MEM[base: _21, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 191 [ ivtmp.11 ])
                (const_int 4 [0x4])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (nil))
(insn 95 94 96 3 (set (reg:SI 149 macl)
        (mult:SI (reg:SI 209 [ MEM[base: _20, offset: 0B] ])
            (reg:SI 210 [ MEM[base: _21, offset: 0B] ]))) sms-3.c:20 108 {mul_l}
     (expr_list:REG_DEAD (reg:SI 210 [ MEM[base: _21, offset: 0B] ])
        (expr_list:REG_DEAD (reg:SI 209 [ MEM[base: _20, offset: 0B] ])
            (nil))))
(insn 96 95 97 3 (set (reg:SI 211 [ D.1499 ])
        (reg:SI 149 macl)) sms-3.c:20 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 149 macl)
        (nil)))
(insn 97 96 107 3 (set (reg/v:SI 212 [ a ])
        (plus:SI (reg/v:SI 206 [ a ])
            (reg:SI 211 [ D.1499 ]))) sms-3.c:20 66 {*addsi3}
     (expr_list:REG_DEAD (reg:SI 211 [ D.1499 ])
        (expr_list:REG_DEAD (reg/v:SI 206 [ a ])
            (nil))))
(insn 107 97 108 3 (set (reg:SI 215 [ MEM[base: _20, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 203)
                (const_int 4 [0x4])) [1 MEM[base: _20, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(insn 108 107 109 3 (set (reg:SI 216 [ MEM[base: _21, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 204)
                (const_int 4 [0x4])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 204)
        (nil)))
(insn 109 108 110 3 (set (reg:SI 149 macl)
        (mult:SI (reg:SI 215 [ MEM[base: _20, offset: 0B] ])
            (reg:SI 216 [ MEM[base: _21, offset: 0B] ]))) sms-3.c:20 108 {mul_l}
     (expr_list:REG_DEAD (reg:SI 216 [ MEM[base: _21, offset: 0B] ])
        (expr_list:REG_DEAD (reg:SI 215 [ MEM[base: _20, offset: 0B] ])
            (nil))))
(insn 110 109 111 3 (set (reg:SI 217 [ D.1499 ])
        (reg:SI 149 macl)) sms-3.c:20 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 149 macl)
        (nil)))
(insn 111 110 121 3 (set (reg/v:SI 218 [ a ])
        (plus:SI (reg/v:SI 212 [ a ])
            (reg:SI 217 [ D.1499 ]))) sms-3.c:20 66 {*addsi3}
     (expr_list:REG_DEAD (reg:SI 217 [ D.1499 ])
        (expr_list:REG_DEAD (reg/v:SI 212 [ a ])
            (nil))))
(insn 121 111 122 3 (set (reg:SI 221 [ MEM[base: _20, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 187 [ ivtmp.9 ])
                (const_int 12 [0xc])) [1 MEM[base: _20, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (nil))
(insn 122 121 123 3 (set (reg:SI 222 [ MEM[base: _21, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 191 [ ivtmp.11 ])
                (const_int 12 [0xc])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (nil))
(insn 123 122 124 3 (set (reg:SI 149 macl)
        (mult:SI (reg:SI 221 [ MEM[base: _20, offset: 0B] ])
            (reg:SI 222 [ MEM[base: _21, offset: 0B] ]))) sms-3.c:20 108 {mul_l}
     (expr_list:REG_DEAD (reg:SI 222 [ MEM[base: _21, offset: 0B] ])
        (expr_list:REG_DEAD (reg:SI 221 [ MEM[base: _20, offset: 0B] ])
            (nil))))
(insn 124 123 125 3 (set (reg:SI 223 [ D.1499 ])
        (reg:SI 149 macl)) sms-3.c:20 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 149 macl)
        (nil)))
(insn 125 124 135 3 (set (reg/v:SI 224 [ a ])
        (plus:SI (reg/v:SI 218 [ a ])
            (reg:SI 223 [ D.1499 ]))) sms-3.c:20 66 {*addsi3}
     (expr_list:REG_DEAD (reg:SI 223 [ D.1499 ])
        (expr_list:REG_DEAD (reg/v:SI 218 [ a ])
            (nil))))
(insn 135 125 136 3 (set (reg:SI 227 [ MEM[base: _20, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 187 [ ivtmp.9 ])
                (const_int 16 [0x10])) [1 MEM[base: _20, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (nil))
(insn 136 135 137 3 (set (reg:SI 228 [ MEM[base: _21, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 191 [ ivtmp.11 ])
                (const_int 16 [0x10])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (nil))
(insn 137 136 138 3 (set (reg:SI 149 macl)
        (mult:SI (reg:SI 227 [ MEM[base: _20, offset: 0B] ])
            (reg:SI 228 [ MEM[base: _21, offset: 0B] ]))) sms-3.c:20 108 {mul_l}
     (expr_list:REG_DEAD (reg:SI 228 [ MEM[base: _21, offset: 0B] ])
        (expr_list:REG_DEAD (reg:SI 227 [ MEM[base: _20, offset: 0B] ])
            (nil))))
(insn 138 137 139 3 (set (reg:SI 229 [ D.1499 ])
        (reg:SI 149 macl)) sms-3.c:20 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 149 macl)
        (nil)))
(insn 139 138 149 3 (set (reg/v:SI 230 [ a ])
        (plus:SI (reg/v:SI 224 [ a ])
            (reg:SI 229 [ D.1499 ]))) sms-3.c:20 66 {*addsi3}
     (expr_list:REG_DEAD (reg:SI 229 [ D.1499 ])
        (expr_list:REG_DEAD (reg/v:SI 224 [ a ])
            (nil))))
(insn 149 139 150 3 (set (reg:SI 233 [ MEM[base: _20, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 187 [ ivtmp.9 ])
                (const_int 20 [0x14])) [1 MEM[base: _20, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (nil))
(insn 150 149 151 3 (set (reg:SI 234 [ MEM[base: _21, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 191 [ ivtmp.11 ])
                (const_int 20 [0x14])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (nil))
(insn 151 150 152 3 (set (reg:SI 149 macl)
        (mult:SI (reg:SI 233 [ MEM[base: _20, offset: 0B] ])
            (reg:SI 234 [ MEM[base: _21, offset: 0B] ]))) sms-3.c:20 108 {mul_l}
     (expr_list:REG_DEAD (reg:SI 234 [ MEM[base: _21, offset: 0B] ])
        (expr_list:REG_DEAD (reg:SI 233 [ MEM[base: _20, offset: 0B] ])
            (nil))))
(insn 152 151 153 3 (set (reg:SI 235 [ D.1499 ])
        (reg:SI 149 macl)) sms-3.c:20 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 149 macl)
        (nil)))
(insn 153 152 163 3 (set (reg/v:SI 236 [ a ])
        (plus:SI (reg/v:SI 230 [ a ])
            (reg:SI 235 [ D.1499 ]))) sms-3.c:20 66 {*addsi3}
     (expr_list:REG_DEAD (reg:SI 235 [ D.1499 ])
        (expr_list:REG_DEAD (reg/v:SI 230 [ a ])
            (nil))))
(insn 163 153 164 3 (set (reg:SI 239 [ MEM[base: _20, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 187 [ ivtmp.9 ])
                (const_int 24 [0x18])) [1 MEM[base: _20, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (nil))
(insn 164 163 165 3 (set (reg:SI 240 [ MEM[base: _21, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 191 [ ivtmp.11 ])
                (const_int 24 [0x18])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (nil))
(insn 165 164 166 3 (set (reg:SI 149 macl)
        (mult:SI (reg:SI 239 [ MEM[base: _20, offset: 0B] ])
            (reg:SI 240 [ MEM[base: _21, offset: 0B] ]))) sms-3.c:20 108 {mul_l}
     (expr_list:REG_DEAD (reg:SI 240 [ MEM[base: _21, offset: 0B] ])
        (expr_list:REG_DEAD (reg:SI 239 [ MEM[base: _20, offset: 0B] ])
            (nil))))
(insn 166 165 167 3 (set (reg:SI 241 [ D.1499 ])
        (reg:SI 149 macl)) sms-3.c:20 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 149 macl)
        (nil)))
(insn 167 166 177 3 (set (reg/v:SI 242 [ a ])
        (plus:SI (reg/v:SI 236 [ a ])
            (reg:SI 241 [ D.1499 ]))) sms-3.c:20 66 {*addsi3}
     (expr_list:REG_DEAD (reg:SI 241 [ D.1499 ])
        (expr_list:REG_DEAD (reg/v:SI 236 [ a ])
            (nil))))
(insn 177 167 178 3 (set (reg:SI 245 [ MEM[base: _20, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 187 [ ivtmp.9 ])
                (const_int 28 [0x1c])) [1 MEM[base: _20, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (nil))
(insn 178 177 179 3 (set (reg:SI 246 [ MEM[base: _21, offset: 0B] ])
        (mem:SI (plus:SI (reg:SI 191 [ ivtmp.11 ])
                (const_int 28 [0x1c])) [1 MEM[base: _21, offset: 0B]+0 S4 A32])) sms-3.c:20 255 {movsi_ie}
     (nil))
(insn 179 178 180 3 (set (reg:SI 149 macl)
        (mult:SI (reg:SI 245 [ MEM[base: _20, offset: 0B] ])
            (reg:SI 246 [ MEM[base: _21, offset: 0B] ]))) sms-3.c:20 108 {mul_l}
     (expr_list:REG_DEAD (reg:SI 246 [ MEM[base: _21, offset: 0B] ])
        (expr_list:REG_DEAD (reg:SI 245 [ MEM[base: _20, offset: 0B] ])
            (nil))))
(insn 180 179 181 3 (set (reg:SI 247 [ D.1499 ])
        (reg:SI 149 macl)) sms-3.c:20 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 149 macl)
        (nil)))
(insn 181 180 182 3 (set (reg/v:SI 197 [ a ])
        (plus:SI (reg/v:SI 242 [ a ])
            (reg:SI 247 [ D.1499 ]))) sms-3.c:20 66 {*addsi3}
     (expr_list:REG_DEAD (reg:SI 247 [ D.1499 ])
        (expr_list:REG_DEAD (reg/v:SI 242 [ a ])
            (nil))))
(insn 182 181 183 3 (parallel [
            (set (reg:SI 187 [ ivtmp.9 ])
                (plus:SI (reg:SI 187 [ ivtmp.9 ])
                    (const_int 32 [0x20])))
            (clobber (scratch:SI))
        ]) 64 {addsi3_scr}
     (nil))
(insn 183 182 731 3 (parallel [
            (set (reg:SI 191 [ ivtmp.11 ])
                (plus:SI (reg:SI 191 [ ivtmp.11 ])
                    (const_int 32 [0x20])))
            (clobber (scratch:SI))
        ]) 64 {addsi3_scr}
     (nil))
(insn 731 183 732 3 (parallel [
            (set (reg:SI 147 t)
                (eq:SI (reg:SI 205)
                    (const_int 1 [0x1])))
            (set (reg:SI 205)
                (plus:SI (reg:SI 205)
                    (const_int -1 [0xffffffffffffffff])))
        ]) sms-3.c:19 -1
     (nil))
(jump_insn 732 731 91 3 (set (pc)
        (if_then_else (eq (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) sms-3.c:19 -1
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 9899 (nil)))
 -> 45)
(note 91 732 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 49 91 50 4 (set (reg:SI 201)
        (const_int 601 [0x259])) sms-3.c:22 255 {movsi_ie}
     (nil))
(insn 50 49 51 4 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 197 [ a ])
            (reg:SI 201))) sms-3.c:22 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_DEAD (reg/v:SI 197 [ a ])
            (expr_list:REG_EQUAL (eq:SI (reg/v:SI 197 [ a ])
                    (const_int 601 [0x259]))
                (nil)))))
(jump_insn 51 50 52 4 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) sms-3.c:22 299 {*cbranch_t}
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 56)
(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 5 (set (reg/f:SI 202)
        (symbol_ref:SI ("abort") [flags 0x41]  <function_decl 0x14269c1b0 abort>)) sms-3.c:23 255 {movsi_ie}
     (nil))
(call_insn 54 53 55 5 (parallel [
            (call (mem:SI (reg/f:SI 202) [0 __builtin_abort S4 A32])
                (const_int 0 [0]))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) sms-3.c:23 314 {calli}
     (expr_list:REG_DEAD (reg/f:SI 202)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("abort") [flags 0x41]  <function_decl 0x14269c1b0 abort>)
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (nil))
(barrier 55 54 56)
(code_label 56 55 57 6 3 "" [1 uses])
(note 57 56 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 60 57 61 6 (clobber (reg/i:SI 0 r0)) sms-3.c:25 -1
     (expr_list:REG_UNUSED (reg/i:SI 0 r0)
        (nil)))
(insn 61 60 59 6 (clobber (reg:SI 195 [ <retval> ])) sms-3.c:25 -1
     (nil))
(insn 59 61 62 6 (set (reg/i:SI 0 r0)
        (reg:SI 195 [ <retval> ])) sms-3.c:25 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 195 [ <retval> ])
        (nil)))
(insn 62 59 0 6 (use (reg/i:SI 0 r0)) sms-3.c:25 -1
     (nil))

;; Function main (main, funcdef_no=1, decl_uid=1468, cgraph_uid=1, symbol_order=3) (executed once)



try_optimize_cfg iteration 1

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Reordered sequence:
 2 bb 2  [10000]
starting the processing of deferred insns
ending the processing of deferred insns


main

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 0 [r0] 14 [r14] 15 [r15] 151 [] 153 [sfp]
;;  regs ever live 	 0[r0] 4[r4] 5[r5] 15[r15] 146[pr] 154[fpscr0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={2d} r3={2d} r4={3d,1u} r5={3d,1u} r6={2d} r7={2d} r14={1d,2u} r15={1d,3u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r128={1d} r129={1d} r130={1d} r131={1d} r132={1d} r136={1d} r137={1d} r138={1d} r139={1d} r140={1d} r141={1d} r145={1d,1u} r146={2d} r147={1d} r148={1d} r149={1d} r150={1d} r151={1d,1u} r152={1d} r153={1d,2u} r154={1u} r163={1d,6u} r164={1d,2u} r165={1d,6u} r168={1d,2u} r172={1d,2u} r176={1d,2u} r180={1d,2u} r184={1d,2u} r187={1d,1u} 
;;    total ref usage 152{113d,39u,0e} in 26{25 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 163)
        (symbol_ref:SI ("Y") [flags 0x2]  <var_decl 0x14260b6c0 Y>)) sms-3.c:30 255 {movsi_ie}
     (nil))
(insn 6 5 7 2 (set (reg:SI 164)
        (const_int 2 [0x2])) sms-3.c:30 255 {movsi_ie}
     (nil))
(insn 7 6 8 2 (set (mem/c:SI (plus:SI (reg/f:SI 163)
                (const_int 4 [0x4])) [1 Y+4 S4 A32])
        (reg:SI 164)) sms-3.c:30 255 {movsi_ie}
     (nil))
(insn 8 7 10 2 (set (reg/f:SI 165)
        (symbol_ref:SI ("X") [flags 0x2]  <var_decl 0x14260b630 X>)) sms-3.c:30 255 {movsi_ie}
     (nil))
(insn 10 8 12 2 (set (mem/c:SI (reg/f:SI 165) [1 X+0 S4 A32])
        (reg:SI 164)) sms-3.c:30 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(insn 12 10 13 2 (set (reg:SI 168)
        (const_int 21 [0x15])) sms-3.c:31 255 {movsi_ie}
     (nil))
(insn 13 12 16 2 (set (mem/c:SI (plus:SI (reg/f:SI 165)
                (const_int 4 [0x4])) [1 X+4 S4 A32])
        (reg:SI 168)) sms-3.c:31 255 {movsi_ie}
     (nil))
(insn 16 13 18 2 (set (mem/c:SI (reg/f:SI 163) [1 Y+0 S4 A32])
        (reg:SI 168)) sms-3.c:31 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 18 16 19 2 (set (reg:SI 172)
        (const_int 3 [0x3])) sms-3.c:32 255 {movsi_ie}
     (nil))
(insn 19 18 22 2 (set (mem/c:SI (plus:SI (reg/f:SI 163)
                (const_int 12 [0xc])) [1 Y+12 S4 A32])
        (reg:SI 172)) sms-3.c:32 255 {movsi_ie}
     (nil))
(insn 22 19 24 2 (set (mem/c:SI (plus:SI (reg/f:SI 165)
                (const_int 8 [0x8])) [1 X+8 S4 A32])
        (reg:SI 172)) sms-3.c:32 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(insn 24 22 25 2 (set (reg:SI 176)
        (const_int 31 [0x1f])) sms-3.c:33 255 {movsi_ie}
     (nil))
(insn 25 24 28 2 (set (mem/c:SI (plus:SI (reg/f:SI 165)
                (const_int 12 [0xc])) [1 X+12 S4 A32])
        (reg:SI 176)) sms-3.c:33 255 {movsi_ie}
     (nil))
(insn 28 25 30 2 (set (mem/c:SI (plus:SI (reg/f:SI 163)
                (const_int 8 [0x8])) [1 Y+8 S4 A32])
        (reg:SI 176)) sms-3.c:33 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(insn 30 28 31 2 (set (reg:SI 180)
        (const_int 4 [0x4])) sms-3.c:34 255 {movsi_ie}
     (nil))
(insn 31 30 34 2 (set (mem/c:SI (plus:SI (reg/f:SI 163)
                (const_int 20 [0x14])) [1 Y+20 S4 A32])
        (reg:SI 180)) sms-3.c:34 255 {movsi_ie}
     (nil))
(insn 34 31 36 2 (set (mem/c:SI (plus:SI (reg/f:SI 165)
                (const_int 16 [0x10])) [1 X+16 S4 A32])
        (reg:SI 180)) sms-3.c:34 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))
(insn 36 34 37 2 (set (reg:SI 184)
        (const_int 41 [0x29])) sms-3.c:35 255 {movsi_ie}
     (nil))
(insn 37 36 40 2 (set (mem/c:SI (plus:SI (reg/f:SI 165)
                (const_int 20 [0x14])) [1 X+20 S4 A32])
        (reg:SI 184)) sms-3.c:35 255 {movsi_ie}
     (expr_list:REG_DEAD (reg/f:SI 165)
        (nil)))
(insn 40 37 41 2 (set (mem/c:SI (plus:SI (reg/f:SI 163)
                (const_int 16 [0x10])) [1 Y+16 S4 A32])
        (reg:SI 184)) sms-3.c:35 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 184)
        (expr_list:REG_DEAD (reg/f:SI 163)
            (nil))))
(insn 41 40 42 2 (set (reg/f:SI 187)
        (symbol_ref:SI ("foo") [flags 0x3]  <function_decl 0x1426e9948 foo>)) sms-3.c:37 255 {movsi_ie}
     (nil))
(insn 42 41 43 2 (set (reg:SI 5 r5)
        (const_int 3 [0x3])) sms-3.c:37 255 {movsi_ie}
     (nil))
(insn 43 42 44 2 (set (reg:SI 4 r4)
        (const_int 6 [0x6])) sms-3.c:37 255 {movsi_ie}
     (nil))
(call_insn/c/i 44 43 49 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 187) [0 foo S4 A32])
                    (const_int 0 [0])))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) sms-3.c:37 321 {call_valuei}
     (expr_list:REG_DEAD (reg/f:SI 187)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_UNUSED (reg:SI 0 r0)
                        (expr_list:REG_CALL_DECL (symbol_ref:SI ("foo") [flags 0x3]  <function_decl 0x1426e9948 foo>)
                            (expr_list:REG_EH_REGION (const_int 0 [0])
                                (nil))))))))
    (expr_list:SI (use (reg:SI 4 r4))
        (expr_list:SI (use (reg:SI 5 r5))
            (nil))))
(insn 49 44 50 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) sms-3.c:39 255 {movsi_ie}
     (nil))
(insn 50 49 0 2 (use (reg/i:SI 0 r0)) sms-3.c:39 -1
     (nil))
