Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: dtc_fe.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dtc_fe.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dtc_fe"
Output Format                      : NGC
Target Device                      : xc6vlx130t-1-ff1156

---- Source Options
Top Module Name                    : dtc_fe
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128" "../../src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48" "../../src/user/iphc_strasbourg/common/chipscope" "../../src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512" "../../src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512" "../../src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512" "../../src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512" "../../src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b" "../../src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512" "../../src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128" "../../../../dtc_3.0" "../../../../gbt-fpga-4.0.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram" "../../../../gbt-fpga-4.0.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram"
"../../ip_com/gbt_fpga/tags/gbt_fpga_0_1_0_beta/gbt_link/vendor_specific/xilinx/xlx_6_series/virtex_6/gbt/gbt_rx/gearbox/standard/dpram" "../../src/system/cdce/cdce_phase_mon_v2/dpram" "../../src/system/ethernet/ipcore_dir/basex" "../../src/system/ethernet/ipcore_dir/sgmii" "../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram" "../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram" "../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo" "../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo" "../../src/user/iphc_strasbourg/common/dist_mem" "../../src/system/cdce/cdce_phase_mon_v2/pll" "../../src/system/pll" "../../src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_3.0\eports_trig.v" into library work
Parsing module <eports_trig>.
Analyzing Verilog file "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" into library work
Parsing module <dtc_fe>.
Parsing VHDL file "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_buff.vhd" into library work
Parsing entity <dtc_buff>.
Parsing architecture <dtc_buff_a> of entity <dtc_buff>.
Parsing VHDL file "D:\cern\glib\dtc_fe_gbt\dtc_3.0\cicbram.vhd" into library work
Parsing entity <cicbram>.
Parsing architecture <cicbram_a> of entity <cicbram>.
Parsing VHDL file "D:\cern\glib\dtc_fe_gbt\dtc_3.0\clkDiv\example_design\clkDiv_exdes.vhd" into library work
Parsing entity <clkDiv_exdes>.
Parsing architecture <xilinx> of entity <clkdiv_exdes>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <dtc_fe>.
WARNING:HDLCompiler:1127 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 38: Assignment to wea_1 ignored, since the identifier is never used
Going to vhdl side to elaborate module cicbram

Elaborating entity <cicbram> (architecture <cicbram_a>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module dtc_buff

Elaborating entity <dtc_buff> (architecture <dtc_buff_a>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module dtc_buff

Elaborating entity <dtc_buff> (architecture <dtc_buff_a>) from library <work>.
WARNING:HDLCompiler:758 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_buff.vhd" Line 43: Replacing existing netlist dtc_buff(dtc_buff_a)
Back to verilog to continue elaboration
WARNING:HDLCompiler:413 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 135: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 150: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 174: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 172: Assignment to count_256_rx_sh1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 215: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 232: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 321: Signal <douta_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 331: Signal <douta_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 342: Signal <dout_buff_1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 345: Signal <dout_buff_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <eports_trig>.
WARNING:HDLCompiler:413 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_3.0\eports_trig.v" Line 42: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_3.0\eports_trig.v" Line 40: Assignment to count8 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 428: Assignment to trig_0 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" Line 33: Net <dina_0[3]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dtc_fe>.
    Related source file is "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v".
WARNING:Xst:647 - Input <CLK40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" line 92: Output port <full> of the instance <buff_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" line 92: Output port <empty> of the instance <buff_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" line 108: Output port <full> of the instance <buff_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" line 108: Output port <empty> of the instance <buff_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_fe.v" line 359: Output port <counter8> of the instance <eports_trig> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <dina_0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <counter_64>.
    Found 1-bit register for signal <count_64>.
    Found 11-bit register for signal <addra_0>.
    Found 1-bit register for signal <cycle>.
    Found 32-bit register for signal <DTC_FE_OUT>.
    Found 6-bit adder for signal <counter_64[5]_GND_1_o_add_6_OUT> created at line 150.
    Found 11-bit adder for signal <addra_0[10]_GND_1_o_add_15_OUT> created at line 215.
    Found 1-bit adder for signal <cycle_PWR_1_o_add_20_OUT<0>> created at line 232.
    WARNING:Xst:2404 -  FFs/Latches <DTC_FE_OUT<83:32>> (without init value) have a constant value of 0 in block <dtc_fe>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <dtc_fe> synthesized.

Synthesizing Unit <eports_trig>.
    Related source file is "D:\cern\glib\dtc_fe_gbt\dtc_3.0\dtc_3.0\eports_trig.v".
    Found 1-bit register for signal <eport_out<31>>.
    Found 1-bit register for signal <eport_out<30>>.
    Found 1-bit register for signal <eport_out<29>>.
    Found 1-bit register for signal <eport_out<28>>.
    Found 1-bit register for signal <eport_out<27>>.
    Found 1-bit register for signal <eport_out<26>>.
    Found 1-bit register for signal <eport_out<25>>.
    Found 1-bit register for signal <eport_out<24>>.
    Found 1-bit register for signal <eport_out<23>>.
    Found 1-bit register for signal <eport_out<22>>.
    Found 1-bit register for signal <eport_out<21>>.
    Found 1-bit register for signal <eport_out<20>>.
    Found 1-bit register for signal <eport_out<19>>.
    Found 1-bit register for signal <eport_out<18>>.
    Found 1-bit register for signal <eport_out<17>>.
    Found 1-bit register for signal <eport_out<16>>.
    Found 1-bit register for signal <eport_out<15>>.
    Found 1-bit register for signal <eport_out<14>>.
    Found 1-bit register for signal <eport_out<13>>.
    Found 1-bit register for signal <eport_out<12>>.
    Found 1-bit register for signal <eport_out<11>>.
    Found 1-bit register for signal <eport_out<10>>.
    Found 1-bit register for signal <eport_out<9>>.
    Found 1-bit register for signal <eport_out<8>>.
    Found 1-bit register for signal <eport_out<7>>.
    Found 1-bit register for signal <eport_out<6>>.
    Found 1-bit register for signal <eport_out<5>>.
    Found 1-bit register for signal <eport_out<4>>.
    Found 1-bit register for signal <eport_out<3>>.
    Found 1-bit register for signal <eport_out<2>>.
    Found 1-bit register for signal <eport_out<1>>.
    Found 1-bit register for signal <eport_out<0>>.
    Found 3-bit register for signal <counter8>.
    Found 3-bit adder for signal <counter8[2]_GND_7_o_add_1_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
Unit <eports_trig> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 1-bit adder                                           : 1
 11-bit adder                                          : 1
 3-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 38
 1-bit register                                        : 34
 11-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 6-bit register                                        : 1
# Multiplexers                                         : 3
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../../../dtc_3.0/cicbram.ngc>.
Reading core <../../../../dtc_3.0/dtc_buff.ngc>.
Loading core <cicbram> for timing and area information for instance <cicbram>.
Loading core <dtc_buff> for timing and area information for instance <buff_0>.
Loading core <dtc_buff> for timing and area information for instance <buff_1>.

Synthesizing (advanced) Unit <dtc_fe>.
The following registers are absorbed into counter <addra_0>: 1 register on signal <addra_0>.
The following registers are absorbed into counter <counter_64>: 1 register on signal <counter_64>.
The following registers are absorbed into counter <cycle>: 1 register on signal <cycle>.
Unit <dtc_fe> synthesized (advanced).

Synthesizing (advanced) Unit <eports_trig>.
The following registers are absorbed into counter <counter8>: 1 register on signal <counter8>.
Unit <eports_trig> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 1-bit up counter                                      : 1
 11-bit up counter                                     : 1
 3-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Multiplexers                                         : 3
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dtc_fe> ...

Optimizing unit <eports_trig> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dtc_fe, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <buff_0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 86
 Flip-Flops                                            : 86

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dtc_fe.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 124
#      GND                         : 6
#      INV                         : 8
#      LUT1                        : 10
#      LUT2                        : 25
#      LUT3                        : 18
#      LUT4                        : 5
#      LUT5                        : 9
#      LUT6                        : 20
#      MUXCY                       : 10
#      VCC                         : 2
#      XORCY                       : 11
# FlipFlops/Latches                : 138
#      FD                          : 42
#      FDE                         : 76
#      FDR                         : 20
# RAMS                             : 3
#      RAMB18E1                    : 3
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 116
#      OBUF                        : 116

Device utilization summary:
---------------------------

Selected Device : 6vlx130tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:             106  out of  160000     0%  
 Number of Slice LUTs:                   95  out of  80000     0%  
    Number used as Logic:                95  out of  80000     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    156
   Number with an unused Flip Flop:      50  out of    156    32%  
   Number with an unused LUT:            61  out of    156    39%  
   Number of fully used LUT-FF pairs:    45  out of    156    28%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                         119
 Number of bonded IOBs:                 118  out of    600    19%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    264     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of    152     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK320                             | BUFGP                  | 109   |
CLK40sh                            | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                      | Buffer(FF name)                                                                                                                                                                                  | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en(buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1:O)| NONE(buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram)| 4     |
buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en(buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1:O)| NONE(buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram)| 4     |
cicbram/N1(cicbram/XST_GND:G)                                                                                                                       | NONE(cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)                                                    | 4     |
----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.224ns (Maximum Frequency: 310.174MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 0.783ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK320'
  Clock period: 3.224ns (frequency: 310.174MHz)
  Total number of paths / destination ports: 934 / 249
-------------------------------------------------------------------------
Delay:               3.224ns (Levels of Logic = 3)
  Source:            cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Source Clock:      CLK320 rising
  Destination Clock: CLK320 rising

  Data Path: cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram to buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO1    2   2.073   0.423  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (douta<1>)
     end scope: 'cicbram:douta<1>'
     LUT2:I1->O            1   0.068   0.399  Mmux_din_buff_121 (din_buff_1<1>)
     begin scope: 'buff_1:din<1>'
     begin scope: 'buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:DINA<1>'
     RAMB18E1:DIADI8           0.261          ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      3.224ns (2.402ns logic, 0.822ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK40sh'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.777ns (Levels of Logic = 1)
  Source:            DTC_FE_OUT_31 (FF)
  Destination:       DTC_FE_OUT<31> (PAD)
  Source Clock:      CLK40sh rising

  Data Path: DTC_FE_OUT_31 to DTC_FE_OUT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.399  DTC_FE_OUT_31 (DTC_FE_OUT_31)
     OBUF:I->O                 0.003          DTC_FE_OUT_31_OBUF (DTC_FE_OUT<31>)
    ----------------------------------------
    Total                      0.777ns (0.378ns logic, 0.399ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK320'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.783ns (Levels of Logic = 2)
  Source:            eports_trig/eport_out_31 (FF)
  Destination:       EPORT_OUT<31> (PAD)
  Source Clock:      CLK320 rising

  Data Path: eports_trig/eport_out_31 to EPORT_OUT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.375   0.405  eport_out_31 (eport_out_31)
     end scope: 'eports_trig:eport_out<31>'
     OBUF:I->O                 0.003          EPORT_OUT_31_OBUF (EPORT_OUT<31>)
    ----------------------------------------
    Total                      0.783ns (0.378ns logic, 0.405ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK320
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK320         |    3.224|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK40sh
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK320         |    0.791|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.93 secs
 
--> 

Total memory usage is 324636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :   13 (   0 filtered)

