#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Apr 26 02:20:43 2024
# Process ID: 62542
# Current directory: /home/bruno/gitreps/VeSPA/Vivado
# Command line: vivado VeSPA_Pipeline.xpr
# Log file: /home/bruno/gitreps/VeSPA/Vivado/vivado.log
# Journal file: /home/bruno/gitreps/VeSPA/Vivado/vivado.jou
# Running On: brunoPC, OS: Linux, CPU Frequency: 2800.000 MHz, CPU Physical cores: 4, Host memory: 8090 MB
#-----------------------------------------------------------
start_gui
open_project VeSPA_Pipeline.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /home/bruno/gitreps/VeSPA/Vivado/RegisterFile_TestBench_behav.wcfg
source RegisterFile_Tb.tcl
close_sim
launch_simulation
open_wave_config /home/bruno/gitreps/VeSPA/Vivado/RegisterFile_TestBench_behav.wcfg
source RegisterFile_Tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/bruno/gitreps/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/Pipeline_tb.v w ]
add_files -fileset sim_1 /home/bruno/gitreps/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/Pipeline_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config /home/bruno/gitreps/VeSPA/Vivado/RegisterFile_TestBench_behav.wcfg
source RegisterFile_Tb.tcl
generate_target all [get_files /home/bruno/gitreps/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/ip/CodeMemory/CodeMemory.xci]
synth_design -top CPU -part xc7z010clg400-1 -lint 
synth_design -top CPU -part xc7z010clg400-1 -lint 
synth_design -top CPU -part xc7z010clg400-1 -lint 
synth_design -top CPU -part xc7z010clg400-1 -lint 
synth_design -top CPU -part xc7z010clg400-1 -lint 
synth_design -top CPU -part xc7z010clg400-1 -lint 
synth_design -top CPU -part xc7z010clg400-1 -lint 
synth_design -top CPU -part xc7z010clg400-1 -lint 
synth_design -top CPU -part xc7z010clg400-1 -lint 
synth_design -top CPU -part xc7z010clg400-1 -lint 
synth_design -top CPU -part xc7z010clg400-1 -lint 
synth_design -top CPU -part xc7z010clg400-1 -lint 
synth_design -top CPU -part xc7z010clg400-1 -lint 
synth_design -top CPU -part xc7z010clg400-1 -lint 
close_sim
