// Seed: 3672435580
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input tri id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output uwire id_6,
    input tri1 id_7,
    input wand id_8,
    input wire id_9,
    output uwire id_10,
    output uwire id_11,
    output wand id_12,
    input supply1 id_13,
    input supply1 id_14
);
  wire  module_0;
  tri   id_16 = 1 == 1;
  uwire id_17 = id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output wand id_2,
    input supply0 id_3,
    input tri id_4,
    output tri id_5
);
  assign id_2 = 1;
  supply1 id_7;
  assign id_0 = id_4;
  assign id_2 = 1;
  assign id_7 = id_1;
  assign id_2 = id_4;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_4,
      id_0,
      id_7,
      id_4,
      id_5,
      id_7,
      id_3,
      id_3,
      id_0,
      id_5,
      id_5,
      id_3,
      id_3
  );
  assign modCall_1.id_14 = 0;
endmodule
