# VLSI2HW2

Cache coherency design using the MESI protocol

Notes:
- A testbench file is included but our testing was conducted exclusively with the testbench module found inside the cache_coherency_rtl.v file.
