//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6 // -- Begin function triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6
.visible .entry triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6(
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_0,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_1,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_2,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_3,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_4,
	.param .u32 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_5,
	.param .u32 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_6,
	.param .u64 .ptr .global .align 1 triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_7
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<23>;
	.reg .b16 	%rs<21>;
	.reg .b32 	%r<72>;
	.reg .f32 	%f<71>;
	.reg .b64 	%rd<33>;
	.loc	1 18 0                          // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:18:0
$L__func_begin0:
	.loc	1 18 0                          // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:18:0

// %bb.0:
	ld.param.u64 	%rd6, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_4];
	ld.param.u64 	%rd5, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_3];
	ld.param.u64 	%rd4, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_2];
	ld.param.u64 	%rd3, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_0];
$L__tmp0:
	.loc	1 22 28                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:22:28
	mov.u32 	%r1, %ctaid.x;
	ld.param.u64 	%rd7, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_1];
	ld.param.u32 	%r7, [triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6_param_5];
	.loc	1 24 21                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:24:21
	setp.lt.s32 	%p15, %r1, %r7;
	.loc	1 25 37                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:25:37
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, 31;
	shr.u32 	%r5, %r3, 5;
	shl.b32 	%r8, %r3, 1;
	and.b32  	%r6, %r8, 2046;
	.loc	1 35 46                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:35:46
	shl.b32 	%r9, %r1, 12;
	or.b32  	%r10, %r6, %r9;
	.loc	1 35 34                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:35:34
	cvt.s64.s32 	%rd1, %r10;
	mul.wide.s32 	%rd8, %r10, 2;
	add.s64 	%rd21, %rd7, %rd8;
	shl.b64 	%rd31, %rd1, 1;
	add.s64 	%rd32, %rd21, 4096;
	@%p15 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %.split.us.preheader
	.loc	1 0 34                          // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:0:34
	mov.b32 	%r20, 0;
	mov.pred 	%p6, -1;
	.loc	1 35 51                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:35:51
	// begin inline asm
	mov.u32 %r19, %r20;
	@%p6 ld.global.L1::evict_last.b32 { %r19 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 36 34                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:36:34
	add.s64 	%rd15, %rd4, %rd31;
	.loc	1 36 51                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:36:51
	// begin inline asm
	mov.u32 %r21, %r20;
	@%p6 ld.global.L1::evict_last.b32 { %r21 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 35 51                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:35:51
	// begin inline asm
	mov.u32 %r23, %r20;
	@%p6 ld.global.L1::evict_last.b32 { %r23 }, [ %rd32 + 0 ];
	// end inline asm
	.loc	1 36 34                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:36:34
	add.s64 	%rd17, %rd15, 4096;
	.loc	1 36 51                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:36:51
	// begin inline asm
	mov.u32 %r25, %r20;
	@%p6 ld.global.L1::evict_last.b32 { %r25 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 35 112                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:35:112
	mov.b32 	{%rs1, %rs2}, %r19;
	cvt.f32.f16 	%f4, %rs2;
	cvt.f32.f16 	%f5, %rs1;
	.loc	1 36 112                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:36:112
	mov.b32 	{%rs3, %rs4}, %r21;
	cvt.f32.f16 	%f6, %rs4;
	cvt.f32.f16 	%f7, %rs3;
	.loc	1 37 22                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:37:22
	add.f32 	%f8, %f5, %f7;
	add.f32 	%f9, %f4, %f6;
	.loc	1 35 112                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:35:112
	mov.b32 	{%rs5, %rs6}, %r23;
	cvt.f32.f16 	%f10, %rs5;
	cvt.f32.f16 	%f11, %rs6;
	.loc	1 36 112                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:36:112
	mov.b32 	{%rs7, %rs8}, %r25;
	cvt.f32.f16 	%f12, %rs7;
	cvt.f32.f16 	%f13, %rs8;
	.loc	1 37 22                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:37:22
	add.f32 	%f14, %f11, %f13;
	add.f32 	%f15, %f10, %f12;
	.loc	1 39 22                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:39:22
	mul.f32 	%f16, %f15, %f15;
	mul.f32 	%f17, %f14, %f14;
	.loc	1 41 23                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:41:23
	fma.rn.f32 	%f18, %f9, %f9, %f17;
	fma.rn.f32 	%f19, %f8, %f8, %f16;
$L__tmp1:
	.loc	2 286 36                        // standard.py:286:36
	add.f32 	%f70, %f19, %f18;
	bra.uni 	$L__BB0_3;
$L__tmp2:
$L__BB0_1:                              // %.split.preheader
	.loc	2 0 36                          // standard.py:0:36
	mov.b32 	%r12, 0;
	mov.pred 	%p2, 0;
	.loc	1 35 51                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:35:51
	// begin inline asm
	mov.u32 %r11, %r12;
	@%p2 ld.global.L1::evict_last.b32 { %r11 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 36 34                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:36:34
	add.s64 	%rd10, %rd4, %rd31;
	.loc	1 36 51                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:36:51
	// begin inline asm
	mov.u32 %r13, %r12;
	@%p2 ld.global.L1::evict_last.b32 { %r13 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 35 51                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:35:51
	// begin inline asm
	mov.u32 %r15, %r12;
	@%p2 ld.global.L1::evict_last.b32 { %r15 }, [ %rd32 + 0 ];
	// end inline asm
	.loc	1 36 34                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:36:34
	add.s64 	%rd12, %rd10, 4096;
	.loc	1 36 51                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:36:51
	// begin inline asm
	mov.u32 %r17, %r12;
	@%p2 ld.global.L1::evict_last.b32 { %r17 }, [ %rd12 + 0 ];
	// end inline asm
	mov.f32 	%f70, 0f00000000;
$L__BB0_3:                              // %.split9.us
$L__tmp3:
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r48, %f70;
	shfl.sync.bfly.b32	%r49, %r48, 16, 31, -1;
	mov.b32 	%f20, %r49;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f21, %f70, %f20;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r50, %f21;
	shfl.sync.bfly.b32	%r51, %r50, 8, 31, -1;
	mov.b32 	%f22, %r51;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f23, %f21, %f22;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r52, %f23;
	shfl.sync.bfly.b32	%r53, %r52, 4, 31, -1;
	mov.b32 	%f24, %r53;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f25, %f23, %f24;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r54, %f25;
	shfl.sync.bfly.b32	%r55, %r54, 2, 31, -1;
	mov.b32 	%f26, %r55;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f27, %f25, %f26;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r56, %f27;
	shfl.sync.bfly.b32	%r57, %r56, 1, 31, -1;
	mov.b32 	%f28, %r57;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f29, %f27, %f28;
	.loc	2 286 36                        // standard.py:286:36
	and.b32  	%r58, %r5, 31;
	setp.eq.s32 	%p10, %r4, 0;
	shl.b32 	%r59, %r58, 2;
	mov.u32 	%r60, global_smem;
	add.s32 	%r27, %r60, %r59;
	mov.b32 	%r28, %f29;
	// begin inline asm
	@%p10 st.shared.b32 [ %r27 + 0 ], %r28;
	// end inline asm
	bar.sync 	0;
	setp.lt.s32 	%p11, %r3, 32;
	shl.b32 	%r61, %r3, 2;
	add.s32 	%r30, %r60, %r61;
	// begin inline asm
	@%p11 ld.shared.b32 %r29, [ %r30 + 0 ];
	// end inline asm
	mov.b32 	%f30, %r29;
	shfl.sync.bfly.b32	%r62, %r29, 16, 31, -1;
	mov.b32 	%f31, %r62;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f32, %f30, %f31;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r63, %f32;
	shfl.sync.bfly.b32	%r64, %r63, 8, 31, -1;
	mov.b32 	%f33, %r64;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f34, %f32, %f33;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r65, %f34;
	shfl.sync.bfly.b32	%r66, %r65, 4, 31, -1;
	mov.b32 	%f35, %r66;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f36, %f34, %f35;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r67, %f36;
	shfl.sync.bfly.b32	%r68, %r67, 2, 31, -1;
	mov.b32 	%f37, %r68;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f38, %f36, %f37;
	.loc	2 286 36                        // standard.py:286:36
	mov.b32 	%r69, %f38;
	shfl.sync.bfly.b32	%r70, %r69, 1, 31, -1;
	mov.b32 	%f39, %r70;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f40, %f38, %f39;
	.loc	2 286 36                        // standard.py:286:36
	and.pred  	%p12, %p11, %p10;
	mov.b32 	%r32, %f40;
	// begin inline asm
	@%p12 st.shared.b32 [ %r30 + 0 ], %r32;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f41, [global_smem];
	mov.f32 	%f42, 0f45800000;
$L__tmp4:
	.loc	1 45 19                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:45:19
	div.full.f32 	%f43, %f41, %f42;
	.loc	1 47 19                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:47:19
	add.f32 	%f44, %f43, 0f3727C5AC;
	.loc	1 48 28                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:48:28
	rsqrt.approx.ftz.f32 	%f45, %f44;
	.loc	1 49 4                          // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:49:4
	bar.sync 	0;
	.loc	1 50 28                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:50:28
	mul.wide.s32 	%rd28, %r1, 4;
	add.s64 	%rd19, %rd3, %rd28;
	.loc	1 50 40                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:50:40
	and.b32  	%r71, %r3, 1023;
	setp.eq.s32 	%p22, %r71, 0;
	mov.b32 	%r33, %f45;
	and.pred  	%p13, %p22, %p15;
	// begin inline asm
	@%p13 st.global.b32 [ %rd19 + 0 ], { %r33 };
	// end inline asm
	.loc	1 57 35                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:57:35
	mul.wide.u32 	%rd29, %r6, 2;
	add.s64 	%rd20, %rd5, %rd29;
	mov.b32 	%r35, 0;
	mov.pred 	%p14, -1;
	.loc	1 57 42                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:57:42
	// begin inline asm
	mov.u32 %r34, %r35;
	@%p14 ld.global.L1::evict_last.b32 { %r34 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 58 52                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:58:52
	// begin inline asm
	mov.u32 %r36, %r35;
	@%p15 ld.global.L1::evict_first.b32 { %r36 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 59 35                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:59:35
	add.s64 	%rd22, %rd4, %rd31;
	.loc	1 59 52                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:59:52
	// begin inline asm
	mov.u32 %r38, %r35;
	@%p15 ld.global.L1::evict_first.b32 { %r38 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 65 29                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:65:29
	add.s64 	%rd23, %rd6, %rd31;
	.loc	1 57 95                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:57:95
	mov.b32 	{%rs9, %rs10}, %r34;
	cvt.f32.f16 	%f46, %rs10;
	cvt.f32.f16 	%f47, %rs9;
	.loc	1 58 114                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:58:114
	mov.b32 	{%rs11, %rs12}, %r36;
	cvt.f32.f16 	%f48, %rs12;
	cvt.f32.f16 	%f49, %rs11;
	.loc	1 59 114                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:59:114
	mov.b32 	{%rs13, %rs14}, %r38;
	cvt.f32.f16 	%f50, %rs14;
	cvt.f32.f16 	%f51, %rs13;
	.loc	1 60 24                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:60:24
	add.f32 	%f52, %f49, %f51;
	add.f32 	%f53, %f48, %f50;
	.loc	1 62 24                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:62:24
	mul.f32 	%f54, %f45, %f53;
	mul.f32 	%f55, %f45, %f52;
	.loc	1 64 24                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:64:24
	mul.f32 	%f56, %f55, %f47;
	mul.f32 	%f57, %f54, %f46;
	.loc	1 65 53                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:65:53
	cvt.rn.f16x2.f32 	%r40, %f57, %f56;
	// begin inline asm
	@%p15 st.global.b32 [ %rd23 + 0 ], { %r40 };
	// end inline asm
	.loc	1 57 35                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:57:35
	add.s64 	%rd24, %rd20, 4096;
	.loc	1 57 42                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:57:42
	// begin inline asm
	mov.u32 %r41, %r35;
	@%p14 ld.global.L1::evict_last.b32 { %r41 }, [ %rd24 + 0 ];
	// end inline asm
	.loc	1 58 52                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:58:52
	// begin inline asm
	mov.u32 %r43, %r35;
	@%p15 ld.global.L1::evict_first.b32 { %r43 }, [ %rd32 + 0 ];
	// end inline asm
	.loc	1 59 35                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:59:35
	add.s64 	%rd26, %rd22, 4096;
	.loc	1 59 52                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:59:52
	// begin inline asm
	mov.u32 %r45, %r35;
	@%p15 ld.global.L1::evict_first.b32 { %r45 }, [ %rd26 + 0 ];
	// end inline asm
	.loc	1 65 29                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:65:29
	add.s64 	%rd27, %rd23, 4096;
	.loc	1 57 95                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:57:95
	mov.b32 	{%rs15, %rs16}, %r41;
	cvt.f32.f16 	%f58, %rs16;
	cvt.f32.f16 	%f59, %rs15;
	.loc	1 58 114                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:58:114
	mov.b32 	{%rs17, %rs18}, %r43;
	cvt.f32.f16 	%f60, %rs18;
	cvt.f32.f16 	%f61, %rs17;
	.loc	1 59 114                        // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:59:114
	mov.b32 	{%rs19, %rs20}, %r45;
	cvt.f32.f16 	%f62, %rs20;
	cvt.f32.f16 	%f63, %rs19;
	.loc	1 60 24                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:60:24
	add.f32 	%f64, %f61, %f63;
	add.f32 	%f65, %f60, %f62;
	.loc	1 62 24                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:62:24
	mul.f32 	%f66, %f45, %f65;
	mul.f32 	%f67, %f45, %f64;
	.loc	1 64 24                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:64:24
	mul.f32 	%f68, %f67, %f59;
	mul.f32 	%f69, %f66, %f58;
	.loc	1 65 53                         // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:65:53
	cvt.rn.f16x2.f32 	%r47, %f69, %f68;
	// begin inline asm
	@%p15 st.global.b32 [ %rd27 + 0 ], { %r47 };
	// end inline asm
	.loc	1 51 4                          // cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py:51:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/tmp/torchinductor_root/xd/cxdna3iuiarg5df5zltn5jik5bvuuyvpn2rygiz2q4ninczsg7t7.py"
	.file	2 "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 204                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xc5 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 120
.b8 100
.b8 110
.b8 97
.b8 51
.b8 105
.b8 117
.b8 105
.b8 97
.b8 114
.b8 103
.b8 53
.b8 100
.b8 102
.b8 53
.b8 122
.b8 108
.b8 116
.b8 110
.b8 53
.b8 106
.b8 105
.b8 107
.b8 53
.b8 98
.b8 118
.b8 117
.b8 117
.b8 121
.b8 118
.b8 112
.b8 110
.b8 50
.b8 114
.b8 121
.b8 103
.b8 105
.b8 122
.b8 50
.b8 113
.b8 52
.b8 110
.b8 105
.b8 110
.b8 99
.b8 122
.b8 115
.b8 103
.b8 55
.b8 116
.b8 55
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 116
.b8 109
.b8 112
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 114
.b8 111
.b8 111
.b8 116
.b8 47
.b8 120
.b8 100
.b8 0
.b8 2                                   // Abbrev [2] 0x6c:0x35 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 114
.b8 101
.b8 100
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 116
.b8 111
.b8 95
.b8 99
.b8 111
.b8 112
.b8 121
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 101
.b8 97
.b8 110
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 112
.b8 111
.b8 119
.b8 95
.b8 114
.b8 115
.b8 113
.b8 114
.b8 116
.b8 95
.b8 54
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xa1:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 108                                // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xb6:0x18 DW_TAG_inlined_subroutine
.b32 108                                // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 43                                  // DW_AT_call_line
.b8 25                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
