Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Tue Jul 16 12:24:58 2024
| Host              : higgs.physics.ucsb.edu running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_clock_utilization -file example_ibert_ultrascale_gth_0_clock_utilization_routed.rpt
| Design            : example_ibert_ultrascale_gth_0
| Device            : xcku035-ffva1156
| Speed File        : -1  PRODUCTION 1.25 12-04-2018
| Temperature Grade : C
| Design State      : Routed
-----------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Device Cell Placement Summary for Global Clock g22
32. Device Cell Placement Summary for Global Clock g23
33. Device Cell Placement Summary for Global Clock g24
34. Device Cell Placement Summary for Global Clock g25
35. Device Cell Placement Summary for Global Clock g26
36. Device Cell Placement Summary for Global Clock g27
37. Device Cell Placement Summary for Global Clock g28
38. Device Cell Placement Summary for Global Clock g29
39. Device Cell Placement Summary for Global Clock g30
40. Device Cell Placement Summary for Global Clock g31
41. Device Cell Placement Summary for Global Clock g32
42. Device Cell Placement Summary for Global Clock g33
43. Device Cell Placement Summary for Global Clock g34
44. Device Cell Placement Summary for Global Clock g35
45. Device Cell Placement Summary for Global Clock g36
46. Device Cell Placement Summary for Global Clock g37
47. Device Cell Placement Summary for Global Clock g38
48. Device Cell Placement Summary for Global Clock g39
49. Device Cell Placement Summary for Global Clock g40
50. Device Cell Placement Summary for Global Clock g41
51. Device Cell Placement Summary for Global Clock g42
52. Device Cell Placement Summary for Global Clock g43
53. Device Cell Placement Summary for Global Clock g44
54. Device Cell Placement Summary for Global Clock g45
55. Device Cell Placement Summary for Global Clock g46
56. Device Cell Placement Summary for Global Clock g47
57. Device Cell Placement Summary for Global Clock g48
58. Device Cell Placement Summary for Global Clock g49
59. Device Cell Placement Summary for Global Clock g50
60. Device Cell Placement Summary for Global Clock g51
61. Device Cell Placement Summary for Global Clock g52
62. Device Cell Placement Summary for Global Clock g53
63. Device Cell Placement Summary for Global Clock g54
64. Device Cell Placement Summary for Global Clock g55
65. Device Cell Placement Summary for Global Clock g56
66. Device Cell Placement Summary for Global Clock g57
67. Device Cell Placement Summary for Global Clock g58
68. Device Cell Placement Summary for Global Clock g59
69. Device Cell Placement Summary for Global Clock g60
70. Device Cell Placement Summary for Global Clock g61
71. Device Cell Placement Summary for Global Clock g62
72. Device Cell Placement Summary for Global Clock g63
73. Device Cell Placement Summary for Global Clock g64
74. Device Cell Placement Summary for Global Clock g65
75. Device Cell Placement Summary for Global Clock g66
76. Device Cell Placement Summary for Global Clock g67
77. Device Cell Placement Summary for Global Clock g68
78. Device Cell Placement Summary for Global Clock g69
79. Device Cell Placement Summary for Global Clock g70
80. Device Cell Placement Summary for Global Clock g71
81. Device Cell Placement Summary for Global Clock g72
82. Device Cell Placement Summary for Global Clock g73
83. Device Cell Placement Summary for Global Clock g74
84. Device Cell Placement Summary for Global Clock g75
85. Device Cell Placement Summary for Global Clock g76
86. Device Cell Placement Summary for Global Clock g77
87. Device Cell Placement Summary for Global Clock g78
88. Device Cell Placement Summary for Global Clock g79
89. Device Cell Placement Summary for Global Clock g80
90. Device Cell Placement Summary for Global Clock g81
91. Clock Region Cell Placement per Global Clock: Region X2Y0
92. Clock Region Cell Placement per Global Clock: Region X3Y0
93. Clock Region Cell Placement per Global Clock: Region X2Y1
94. Clock Region Cell Placement per Global Clock: Region X3Y1
95. Clock Region Cell Placement per Global Clock: Region X2Y2
96. Clock Region Cell Placement per Global Clock: Region X3Y2
97. Clock Region Cell Placement per Global Clock: Region X2Y3
98. Clock Region Cell Placement per Global Clock: Region X3Y3

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   18 |       240 |  16 |            0 |     16 |
| BUFGCE_DIV |    0 |        40 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        80 |   0 |            0 |      0 |
| BUFG_GT    |   64 |       120 |   0 |            0 |     64 |
| MMCM       |    1 |        10 |   0 |            0 |      0 |
| PLL        |    0 |        20 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+---------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint    | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                      | Driver Pin                                                                | Net                                                                  |
+-----------+-----------+-----------------+---------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None          | BUFGCE_X0Y9   | X0Y0         | X2Y1 |                   |                 8 |       42768 |               0 |       12.500 | USE_DIVIDER.dclk_mmcm                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O               | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport20_o[1]                      |
| g1        | src1      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y14 | X3Y0         | X3Y0 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i[0]                                                                             | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g2        | src1      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y15 | X3Y0         | X3Y0 |                   |                 2 |          23 |               0 |        8.333 | rxoutclk_o[0]                                                                              | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g3        | src2      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y12 | X3Y0         | X3Y0 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i__0[1]                                                                          | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g4        | src2      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y13 | X3Y0         | X3Y0 |                   |                 2 |          23 |               0 |        8.333 | rxoutclk_o[1]                                                                              | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g5        | src3      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y20 | X3Y0         | X3Y0 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i[2]                                                                             | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g6        | src3      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y16 | X3Y0         | X3Y0 |                   |                 2 |          23 |               0 |        8.333 | rxoutclk_o[2]                                                                              | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g7        | src4      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y18 | X3Y0         | X3Y0 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i__0[3]                                                                          | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g8        | src4      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y19 | X3Y0         | X3Y0 |                   |                 1 |          23 |               0 |        8.333 | rxoutclk_o[3]                                                                              | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[3]  |
| g9        | src5      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y37 | X3Y1         | X3Y1 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i[0]_1                                                                           | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g10       | src5      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y38 | X3Y1         | X3Y1 |                   |                 2 |          23 |               0 |        8.333 | rxoutclk_o[4]                                                                              | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g11       | src6      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y44 | X3Y1         | X3Y1 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i__0[1]_1                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g12       | src6      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y36 | X3Y1         | X3Y1 |                   |                 1 |          23 |               0 |        8.333 | rxoutclk_o[5]                                                                              | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g13       | src7      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y39 | X3Y1         | X3Y1 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i[2]_1                                                                           | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g14       | src7      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y40 | X3Y1         | X3Y1 |                   |                 2 |          23 |               0 |        8.333 | rxoutclk_o[6]                                                                              | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g15       | src8      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y42 | X3Y1         | X3Y1 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i__0[3]_1                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g16       | src8      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y43 | X3Y1         | X3Y1 |                   |                 2 |          23 |               0 |        8.333 | rxoutclk_o[7]                                                                              | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[3]  |
| g17       | src9      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y61 | X3Y2         | X3Y2 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i[0]_2                                                                           | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g18       | src9      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y62 | X3Y2         | X3Y2 |                   |                 2 |          23 |               0 |        8.333 | rxoutclk_o[8]                                                                              | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g19       | src10     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y68 | X3Y2         | X3Y2 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i__0[1]_2                                                                        | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g20       | src10     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y60 | X3Y2         | X3Y2 |                   |                 2 |          23 |               0 |        8.333 | rxoutclk_o[9]                                                                              | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g21       | src11     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y63 | X3Y2         | X3Y2 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i[2]_2                                                                           | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g22       | src11     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y64 | X3Y2         | X3Y2 |                   |                 2 |          23 |               0 |        8.333 | rxoutclk_o[10]                                                                             | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g23       | src12     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y66 | X3Y2         | X3Y2 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i__0[3]_2                                                                        | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g24       | src12     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y67 | X3Y2         | X3Y2 |                   |                 2 |          23 |               0 |        8.333 | rxoutclk_o[11]                                                                             | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[3]  |
| g25       | src13     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y86 | X3Y3         | X3Y3 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i[0]_3                                                                           | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g26       | src13     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y87 | X3Y3         | X3Y3 |                   |                 2 |          23 |               0 |        8.333 | rxoutclk_o[12]                                                                             | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g27       | src14     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y84 | X3Y3         | X3Y3 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i__0[1]_3                                                                        | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g28       | src14     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y85 | X3Y3         | X3Y3 |                   |                 1 |          23 |               0 |        8.333 | rxoutclk_o[13]                                                                             | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g29       | src15     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y92 | X3Y3         | X3Y3 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i[2]_3                                                                           | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g30       | src15     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y88 | X3Y3         | X3Y3 |                   |                 2 |          23 |               0 |        8.333 | rxoutclk_o[14]                                                                             | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g31       | src16     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y90 | X3Y3         | X3Y3 |                   |                 2 |         748 |               0 |        8.333 | rxusrclk2_i__0[3]_3                                                                        | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g32       | src16     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y91 | X3Y3         | X3Y3 |                   |                 2 |          23 |               0 |        8.333 | rxoutclk_o[15]                                                                             | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[3]  |
| g33       | src17     | BUFGCE/O        | None          | BUFGCE_X1Y34  | X2Y1         | X2Y2 |                   |                 4 |         540 |               0 |       33.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O      | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                               |
| g34       | src1      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y21 | X3Y0         | X3Y0 |                   |                 2 |         408 |               0 |        8.333 | txusrclk2_i[0]                                                                             | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g35       | src1      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y22 | X3Y0         | X3Y0 |                   |                 2 |          23 |               0 |        8.333 | txoutclk_o[0]                                                                              | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g36       | src2      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y17 | X3Y0         | X3Y0 |                   |                 2 |         408 |               0 |        8.333 | txusrclk2_i__0[1]                                                                          | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g37       | src2      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y23 | X3Y0         | X3Y0 |                   |                 2 |          23 |               0 |        8.333 | txoutclk_o[1]                                                                              | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g38       | src3      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y8  | X3Y0         | X3Y0 |                   |                 1 |         408 |               0 |        8.333 | txusrclk2_i[2]                                                                             | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g39       | src3      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y4  | X3Y0         | X3Y0 |                   |                 2 |          23 |               0 |        8.333 | txoutclk_o[2]                                                                              | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g40       | src4      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y6  | X3Y0         | X3Y0 |                   |                 1 |         408 |               0 |        8.333 | txusrclk2_i__0[3]                                                                          | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g41       | src4      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y7  | X3Y0         | X3Y0 |                   |                 1 |          23 |               0 |        8.333 | txoutclk_o[3]                                                                              | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[3]  |
| g42       | src5      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y45 | X3Y1         | X3Y1 |                   |                 1 |         408 |               0 |        8.333 | txusrclk2_i[0]_1                                                                           | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g43       | src5      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y46 | X3Y1         | X3Y1 |                   |                 2 |          23 |               0 |        8.333 | txoutclk_o[4]                                                                              | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g44       | src6      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y41 | X3Y1         | X3Y1 |                   |                 1 |         408 |               0 |        8.333 | txusrclk2_i__0[1]_1                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g45       | src6      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y47 | X3Y1         | X3Y1 |                   |                 1 |          23 |               0 |        8.333 | txoutclk_o[5]                                                                              | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g46       | src7      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y32 | X3Y1         | X3Y1 |                   |                 1 |         408 |               0 |        8.333 | txusrclk2_i[2]_1                                                                           | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g47       | src7      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y28 | X3Y1         | X3Y1 |                   |                 2 |          23 |               0 |        8.333 | txoutclk_o[6]                                                                              | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g48       | src8      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y30 | X3Y1         | X3Y1 |                   |                 2 |         408 |               0 |        8.333 | txusrclk2_i__0[3]_1                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g49       | src8      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y31 | X3Y1         | X3Y1 |                   |                 2 |          23 |               0 |        8.333 | txoutclk_o[7]                                                                              | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[3]  |
| g50       | src9      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y69 | X3Y2         | X3Y2 |                   |                 2 |         408 |               0 |        8.333 | txusrclk2_i[0]_2                                                                           | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g51       | src9      | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y70 | X3Y2         | X3Y2 |                   |                 2 |          23 |               0 |        8.333 | txoutclk_o[8]                                                                              | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g52       | src10     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y65 | X3Y2         | X3Y2 |                   |                 1 |         408 |               0 |        8.333 | txusrclk2_i__0[1]_2                                                                        | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g53       | src10     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y71 | X3Y2         | X3Y2 |                   |                 2 |          23 |               0 |        8.333 | txoutclk_o[9]                                                                              | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g54       | src11     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y56 | X3Y2         | X3Y2 |                   |                 2 |         408 |               0 |        8.333 | txusrclk2_i[2]_2                                                                           | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g55       | src11     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y52 | X3Y2         | X3Y2 |                   |                 2 |          23 |               0 |        8.333 | txoutclk_o[10]                                                                             | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g56       | src12     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y54 | X3Y2         | X3Y2 |                   |                 2 |         408 |               0 |        8.333 | txusrclk2_i__0[3]_2                                                                        | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g57       | src12     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y55 | X3Y2         | X3Y2 |                   |                 2 |          23 |               0 |        8.333 | txoutclk_o[11]                                                                             | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[3]  |
| g58       | src13     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y93 | X3Y3         | X3Y3 |                   |                 1 |         408 |               0 |        8.333 | txusrclk2_i[0]_3                                                                           | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g59       | src13     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y94 | X3Y3         | X3Y3 |                   |                 1 |          23 |               0 |        8.333 | txoutclk_o[12]                                                                             | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g60       | src14     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y89 | X3Y3         | X3Y3 |                   |                 1 |         408 |               0 |        8.333 | txusrclk2_i__0[1]_3                                                                        | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g61       | src14     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y95 | X3Y3         | X3Y3 |                   |                 1 |          23 |               0 |        8.333 | txoutclk_o[13]                                                                             | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g62       | src15     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y80 | X3Y3         | X3Y3 |                   |                 2 |         408 |               0 |        8.333 | txusrclk2_i[2]_3                                                                           | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g63       | src15     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y76 | X3Y3         | X3Y3 |                   |                 2 |          23 |               0 |        8.333 | txoutclk_o[14]                                                                             | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g64       | src16     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y78 | X3Y3         | X3Y3 |                   |                 1 |         408 |               0 |        8.333 | txusrclk2_i__0[3]_3                                                                        | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g65       | src16     | BUFG_GT/O       | PBlock        | BUFG_GT_X0Y79 | X3Y3         | X3Y3 |                   |                 1 |          23 |               0 |        8.333 | txoutclk_o[15]                                                                             | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk_o[3]  |
| g66       | src1      | BUFGCE/O        | BUFGCE_X1Y0*  | BUFGCE_X1Y0   | X2Y0         | X3Y0 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o           |
| g67       | src2      | BUFGCE/O        | BUFGCE_X1Y1*  | BUFGCE_X1Y1   | X2Y0         | X2Y0 |                   |                 2 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o           |
| g68       | src3      | BUFGCE/O        | BUFGCE_X1Y2*  | BUFGCE_X1Y2   | X2Y0         | X3Y0 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o           |
| g69       | src4      | BUFGCE/O        | BUFGCE_X1Y3*  | BUFGCE_X1Y3   | X2Y0         | X3Y0 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o           |
| g70       | src5      | BUFGCE/O        | BUFGCE_X1Y24* | BUFGCE_X1Y24  | X2Y1         | X3Y1 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/dmonitorclk_o           |
| g71       | src6      | BUFGCE/O        | BUFGCE_X1Y25* | BUFGCE_X1Y25  | X2Y1         | X3Y1 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/dmonitorclk_o           |
| g72       | src7      | BUFGCE/O        | BUFGCE_X1Y26* | BUFGCE_X1Y26  | X2Y1         | X3Y1 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/dmonitorclk_o           |
| g73       | src8      | BUFGCE/O        | BUFGCE_X1Y27* | BUFGCE_X1Y27  | X2Y1         | X3Y1 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/dmonitorclk_o           |
| g74       | src9      | BUFGCE/O        | BUFGCE_X1Y48* | BUFGCE_X1Y48  | X2Y2         | X2Y2 |                   |                 2 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/dmonitorclk_o           |
| g75       | src10     | BUFGCE/O        | BUFGCE_X1Y49* | BUFGCE_X1Y49  | X2Y2         | X3Y2 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/dmonitorclk_o           |
| g76       | src11     | BUFGCE/O        | BUFGCE_X1Y50* | BUFGCE_X1Y50  | X2Y2         | X3Y2 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/dmonitorclk_o           |
| g77       | src12     | BUFGCE/O        | BUFGCE_X1Y51* | BUFGCE_X1Y51  | X2Y2         | X3Y2 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/dmonitorclk_o           |
| g78       | src13     | BUFGCE/O        | BUFGCE_X1Y72* | BUFGCE_X1Y72  | X2Y3         | X3Y3 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/dmonitorclk_o           |
| g79       | src14     | BUFGCE/O        | BUFGCE_X1Y73* | BUFGCE_X1Y73  | X2Y3         | X3Y3 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/dmonitorclk_o           |
| g80       | src15     | BUFGCE/O        | BUFGCE_X1Y74* | BUFGCE_X1Y74  | X2Y3         | X3Y3 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/dmonitorclk_o           |
| g81       | src16     | BUFGCE/O        | BUFGCE_X1Y75* | BUFGCE_X1Y75  | X2Y3         | X3Y3 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/dmonitorclk_o           |
+-----------+-----------+-----------------+---------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-----------+-----------+-------------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin               | Constraint           | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                               | Driver Pin                                                                                 | Net                                                                  |
+-----------+-----------+-------------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
| src0      | g0        | MMCME3_ADV/CLKOUT0            | None                 | MMCME3_ADV_X0Y0     | X0Y0         |           1 |               0 |              12.500 | USE_DIVIDER.dclk_mmcm                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0                   | dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm                |
| src1      | g66       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y0*  | GTHE3_CHANNEL_X0Y0  | X3Y0         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk             |
| src1      | g1, g2    | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y0*  | GTHE3_CHANNEL_X0Y0  | X3Y0         |           3 |               0 |               8.333 | rxoutclk_o                                                                                 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxoutclk_o              |
| src1      | g34, g35  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y0*  | GTHE3_CHANNEL_X0Y0  | X3Y0         |           3 |               0 |               8.333 | txoutclk_o                                                                                 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txoutclk_o              |
| src2      | g67       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y1*  | GTHE3_CHANNEL_X0Y1  | X3Y0         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk             |
| src2      | g3, g4    | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y1*  | GTHE3_CHANNEL_X0Y1  | X3Y0         |           3 |               0 |               8.333 | rxoutclk_o_1                                                                               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxoutclk_o              |
| src2      | g36, g37  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y1*  | GTHE3_CHANNEL_X0Y1  | X3Y0         |           3 |               0 |               8.333 | txoutclk_o_1                                                                               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/txoutclk_o              |
| src3      | g68       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y2*  | GTHE3_CHANNEL_X0Y2  | X3Y0         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk             |
| src3      | g5, g6    | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y2*  | GTHE3_CHANNEL_X0Y2  | X3Y0         |           3 |               0 |               8.333 | rxoutclk_o_2                                                                               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxoutclk_o              |
| src3      | g38, g39  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y2*  | GTHE3_CHANNEL_X0Y2  | X3Y0         |           3 |               0 |               8.333 | txoutclk_o_2                                                                               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txoutclk_o              |
| src4      | g69       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y3*  | GTHE3_CHANNEL_X0Y3  | X3Y0         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk             |
| src4      | g7, g8    | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y3*  | GTHE3_CHANNEL_X0Y3  | X3Y0         |           3 |               0 |               8.333 | rxoutclk_o_3                                                                               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxoutclk_o              |
| src4      | g40, g41  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y3*  | GTHE3_CHANNEL_X0Y3  | X3Y0         |           3 |               0 |               8.333 | txoutclk_o_3                                                                               | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/txoutclk_o              |
| src5      | g70       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y4*  | GTHE3_CHANNEL_X0Y4  | X3Y1         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/dmonitorclk             |
| src5      | g9, g10   | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y4*  | GTHE3_CHANNEL_X0Y4  | X3Y1         |           3 |               0 |               8.333 | rxoutclk_o_4                                                                               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/rxoutclk_o              |
| src5      | g42, g43  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y4*  | GTHE3_CHANNEL_X0Y4  | X3Y1         |           3 |               0 |               8.333 | txoutclk_o_4                                                                               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/txoutclk_o              |
| src6      | g71       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y5*  | GTHE3_CHANNEL_X0Y5  | X3Y1         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/dmonitorclk             |
| src6      | g11, g12  | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y5*  | GTHE3_CHANNEL_X0Y5  | X3Y1         |           3 |               0 |               8.333 | rxoutclk_o_5                                                                               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/rxoutclk_o              |
| src6      | g44, g45  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y5*  | GTHE3_CHANNEL_X0Y5  | X3Y1         |           3 |               0 |               8.333 | txoutclk_o_5                                                                               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/txoutclk_o              |
| src7      | g72       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y6*  | GTHE3_CHANNEL_X0Y6  | X3Y1         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/dmonitorclk             |
| src7      | g13, g14  | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y6*  | GTHE3_CHANNEL_X0Y6  | X3Y1         |           3 |               0 |               8.333 | rxoutclk_o_6                                                                               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/rxoutclk_o              |
| src7      | g46, g47  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y6*  | GTHE3_CHANNEL_X0Y6  | X3Y1         |           3 |               0 |               8.333 | txoutclk_o_6                                                                               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/txoutclk_o              |
| src8      | g73       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y7*  | GTHE3_CHANNEL_X0Y7  | X3Y1         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/dmonitorclk             |
| src8      | g15, g16  | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y7*  | GTHE3_CHANNEL_X0Y7  | X3Y1         |           3 |               0 |               8.333 | rxoutclk_o_7                                                                               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/rxoutclk_o              |
| src8      | g48, g49  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y7*  | GTHE3_CHANNEL_X0Y7  | X3Y1         |           3 |               0 |               8.333 | txoutclk_o_7                                                                               | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/txoutclk_o              |
| src9      | g74       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y8*  | GTHE3_CHANNEL_X0Y8  | X3Y2         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/dmonitorclk             |
| src9      | g17, g18  | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y8*  | GTHE3_CHANNEL_X0Y8  | X3Y2         |           3 |               0 |               8.333 | rxoutclk_o_8                                                                               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/rxoutclk_o              |
| src9      | g50, g51  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y8*  | GTHE3_CHANNEL_X0Y8  | X3Y2         |           3 |               0 |               8.333 | txoutclk_o_8                                                                               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/txoutclk_o              |
| src10     | g75       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y9*  | GTHE3_CHANNEL_X0Y9  | X3Y2         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/dmonitorclk             |
| src10     | g19, g20  | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y9*  | GTHE3_CHANNEL_X0Y9  | X3Y2         |           3 |               0 |               8.333 | rxoutclk_o_9                                                                               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/rxoutclk_o              |
| src10     | g52, g53  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y9*  | GTHE3_CHANNEL_X0Y9  | X3Y2         |           3 |               0 |               8.333 | txoutclk_o_9                                                                               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/txoutclk_o              |
| src11     | g76       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y10* | GTHE3_CHANNEL_X0Y10 | X3Y2         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/dmonitorclk             |
| src11     | g21, g22  | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y10* | GTHE3_CHANNEL_X0Y10 | X3Y2         |           3 |               0 |               8.333 | rxoutclk_o_10                                                                              | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/rxoutclk_o              |
| src11     | g54, g55  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y10* | GTHE3_CHANNEL_X0Y10 | X3Y2         |           3 |               0 |               8.333 | txoutclk_o_10                                                                              | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/txoutclk_o              |
| src12     | g77       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y11* | GTHE3_CHANNEL_X0Y11 | X3Y2         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/dmonitorclk             |
| src12     | g23, g24  | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y11* | GTHE3_CHANNEL_X0Y11 | X3Y2         |           3 |               0 |               8.333 | rxoutclk_o_11                                                                              | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/rxoutclk_o              |
| src12     | g56, g57  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y11* | GTHE3_CHANNEL_X0Y11 | X3Y2         |           3 |               0 |               8.333 | txoutclk_o_11                                                                              | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/txoutclk_o              |
| src13     | g78       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y12* | GTHE3_CHANNEL_X0Y12 | X3Y3         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/dmonitorclk             |
| src13     | g25, g26  | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y12* | GTHE3_CHANNEL_X0Y12 | X3Y3         |           3 |               0 |               8.333 | rxoutclk_o_12                                                                              | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/rxoutclk_o              |
| src13     | g58, g59  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y12* | GTHE3_CHANNEL_X0Y12 | X3Y3         |           3 |               0 |               8.333 | txoutclk_o_12                                                                              | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/txoutclk_o              |
| src14     | g79       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y13* | GTHE3_CHANNEL_X0Y13 | X3Y3         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/dmonitorclk             |
| src14     | g27, g28  | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y13* | GTHE3_CHANNEL_X0Y13 | X3Y3         |           3 |               0 |               8.333 | rxoutclk_o_13                                                                              | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/rxoutclk_o              |
| src14     | g60, g61  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y13* | GTHE3_CHANNEL_X0Y13 | X3Y3         |           3 |               0 |               8.333 | txoutclk_o_13                                                                              | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/txoutclk_o              |
| src15     | g80       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y14* | GTHE3_CHANNEL_X0Y14 | X3Y3         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/dmonitorclk             |
| src15     | g29, g30  | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y14* | GTHE3_CHANNEL_X0Y14 | X3Y3         |           3 |               0 |               8.333 | rxoutclk_o_14                                                                              | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/rxoutclk_o              |
| src15     | g62, g63  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y14* | GTHE3_CHANNEL_X0Y14 | X3Y3         |           3 |               0 |               8.333 | txoutclk_o_14                                                                              | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/txoutclk_o              |
| src16     | g81       | GTHE3_CHANNEL/DMONITOROUT[16] | GTHE3_CHANNEL_X0Y15* | GTHE3_CHANNEL_X0Y15 | X3Y3         |           1 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]               | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/dmonitorclk             |
| src16     | g31, g32  | GTHE3_CHANNEL/RXOUTCLK        | GTHE3_CHANNEL_X0Y15* | GTHE3_CHANNEL_X0Y15 | X3Y3         |           3 |               0 |               8.333 | rxoutclk_o_15                                                                              | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/rxoutclk_o              |
| src16     | g64, g65  | GTHE3_CHANNEL/TXOUTCLK        | GTHE3_CHANNEL_X0Y15* | GTHE3_CHANNEL_X0Y15 | X3Y3         |           3 |               0 |               8.333 | txoutclk_o_15                                                                              | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/txoutclk_o              |
| src17     | g33       | BSCANE2/TCK                   | None                 | CONFIG_SITE_X0Y0    | X3Y1         |           1 |               0 |              33.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |
+-----------+-----------+-------------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock source. Please check for potential conflicts.


4. Local Clock Details
----------------------

+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL           | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                                               | Net                                                                                                          |
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------||
| 0        | IBUFCTRL/O      | IOB_X0Y28  | IOB_X0Y28/IBUFCTRL | X0Y0         |           3 |               1 |       12.500 | D_CLK | u_ibufgds/IBUFCTRL_INST/O                                                                                | u_ibufgds/O                                                                                                  - Static -
| 1        | FDRE/Q          | PBlock     | SLICE_X100Y4/HFF   | X3Y0         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[0] - Static -
| 2        | FDRE/Q          | PBlock     | SLICE_X100Y4/GFF   | X3Y0         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[1] - Static -
| 3        | FDRE/Q          | PBlock     | SLICE_X90Y20/DFF   | X3Y0         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_0[0] - Static -
| 4        | FDRE/Q          | PBlock     | SLICE_X96Y19/DFF2  | X3Y0         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_0[1] - Static -
| 5        | FDRE/Q          | PBlock     | SLICE_X97Y31/DFF   | X3Y0         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_0[0] - Static -
| 6        | FDRE/Q          | PBlock     | SLICE_X98Y33/DFF2  | X3Y0         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_0[1] - Static -
| 7        | FDRE/Q          | PBlock     | SLICE_X100Y47/HFF  | X3Y0         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[0] - Static -
| 8        | FDRE/Q          | PBlock     | SLICE_X100Y46/AFF  | X3Y0         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[1] - Static -
| 9        | FDRE/Q          | PBlock     | SLICE_X93Y61/AFF   | X3Y1         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[0] - Static -
| 10       | FDRE/Q          | PBlock     | SLICE_X96Y62/HFF   | X3Y1         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[1] - Static -
| 11       | FDRE/Q          | PBlock     | SLICE_X99Y78/DFF   | X3Y1         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_0[0] - Static -
| 12       | FDRE/Q          | PBlock     | SLICE_X99Y78/CFF   | X3Y1         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_0[1] - Static -
| 13       | FDRE/Q          | PBlock     | SLICE_X100Y96/DFF2 | X3Y1         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[0] - Static -
| 14       | FDRE/Q          | PBlock     | SLICE_X100Y96/CFF2 | X3Y1         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[1] - Static -
| 15       | FDRE/Q          | PBlock     | SLICE_X95Y109/HFF  | X3Y1         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[0] - Static -
| 16       | FDRE/Q          | PBlock     | SLICE_X96Y111/HFF  | X3Y1         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[1] - Static -
| 17       | FDRE/Q          | PBlock     | SLICE_X97Y126/DFF2 | X3Y2         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_0[0] - Static -
| 18       | FDRE/Q          | PBlock     | SLICE_X97Y126/CFF2 | X3Y2         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_0[1] - Static -
| 19       | FDRE/Q          | PBlock     | SLICE_X100Y138/HFF | X3Y2         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[0] - Static -
| 20       | FDRE/Q          | PBlock     | SLICE_X97Y140/HFF  | X3Y2         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[1] - Static -
| 21       | FDRE/Q          | PBlock     | SLICE_X96Y154/DFF  | X3Y2         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[0] - Static -
| 22       | FDRE/Q          | PBlock     | SLICE_X97Y153/HFF  | X3Y2         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[1] - Static -
| 23       | FDRE/Q          | PBlock     | SLICE_X98Y166/HFF2 | X3Y2         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[0] - Static -
| 24       | FDRE/Q          | PBlock     | SLICE_X98Y164/HFF  | X3Y2         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[1] - Static -
| 25       | FDRE/Q          | PBlock     | SLICE_X96Y180/HFF  | X3Y3         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[0] - Static -
| 26       | FDRE/Q          | PBlock     | SLICE_X95Y181/HFF  | X3Y3         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[1] - Static -
| 27       | FDRE/Q          | PBlock     | SLICE_X96Y197/HFF  | X3Y3         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[0] - Static -
| 28       | FDRE/Q          | PBlock     | SLICE_X96Y200/GFF2 | X3Y3         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[1] - Static -
| 29       | FDRE/Q          | PBlock     | SLICE_X95Y214/HFF  | X3Y3         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[0] - Static -
| 30       | FDRE/Q          | PBlock     | SLICE_X95Y214/FFF  | X3Y3         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[1] - Static -
| 31       | FDRE/Q          | PBlock     | SLICE_X97Y231/HFF  | X3Y3         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[0] - Static -
| 32       | FDRE/Q          | PBlock     | SLICE_X97Y230/GFF2 | X3Y3         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0[1] - Static -
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X1Y0              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |   17 |    24 |    4 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y0              |   21 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |   16 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |   17 |    24 |    5 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y1              |   22 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |   16 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |   21 |    24 |    4 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y2              |   21 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |   16 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |   15 |    24 |    4 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y3              |   21 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |   16 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      1 |      24 |      0 |   23040 |      0 |    5760 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y0              |      1 |      24 |      0 |   24000 |      0 |    6240 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y0              |     17 |      24 |   5220 |   25920 |    167 |    7200 |     32 |      48 |      4 |     144 |      0 |       0 |      0 |       0 |
| X3Y0              |     21 |      24 |   9946 |   24000 |     43 |    3360 |      8 |      48 |      4 |      48 |      4 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y1              |      0 |      24 |      0 |   24000 |      0 |    6240 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |     17 |      24 |   6641 |   25920 |    206 |    7200 |     32 |      48 |      5 |     144 |      0 |       0 |      0 |       0 |
| X3Y1              |     22 |      24 |   9264 |   24000 |      4 |    3360 |      8 |      48 |      3 |      48 |      4 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   24000 |      0 |    6240 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |     21 |      24 |   5999 |   25920 |    175 |    7200 |     32 |      48 |      5 |     144 |      0 |       0 |      0 |       0 |
| X3Y2              |     21 |      24 |   9461 |   24000 |     35 |    3360 |      8 |      48 |      3 |      48 |      4 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y3              |      0 |      24 |      0 |   24000 |      0 |    6240 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |     15 |      24 |   6322 |   25920 |    206 |    7200 |     32 |      48 |      7 |     144 |      0 |       0 |      0 |       0 |
| X3Y3              |     21 |      24 |   8994 |   24000 |      4 |    3360 |      8 |      48 |      1 |      48 |      4 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X1Y4              |      0 |      24 |      0 |   24000 |      0 |    6240 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   25920 |      0 |    7200 |      0 |      48 |      0 |     144 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   24000 |      0 |    3360 |      0 |      48 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y4 |  0 |  0 |  0 |  0 |
| Y3 |  0 |  0 | 15 | 21 |
| Y2 |  0 |  0 | 21 | 21 |
| Y1 |  0 |  0 | 17 | 22 |
| Y0 |  0 |  0 | 17 | 21 |
+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    4 |    24 | 16.67 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y0              |    3 |    24 | 12.50 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    5 |    24 | 20.83 |   13 |    24 | 54.17 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X3Y1              |    4 |    24 | 16.67 |   22 |    24 | 91.67 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    3 |    24 | 12.50 |   18 |    24 | 75.00 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X3Y2              |    3 |    24 | 12.50 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    4 |    24 | 16.67 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    4 |    24 | 16.67 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                             |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
| g0        | BUFGCE/O        | X0Y0              | USE_DIVIDER.dclk_mmcm |      12.500 | {0.000 6.250} | X2Y1     |       42386 |        0 |              0 |       20 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport20_o[1] |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----+----------+-------+
|    | X0     | X1 | X2       | X3    |
+----+--------+----+----------+-------+
| Y4 |      0 |  0 |        0 |     0 |
| Y3 |      0 |  0 |     3487 |  7009 |
| Y2 |      0 |  0 |     3343 |  7264 |
| Y1 |      0 |  0 | (R) 3718 |  7144 |
| Y0 |  (D) 0 |  0 |     3126 |  7315 |
+----+--------+----+----------+-------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g1        | BUFG_GT/O       | X3Y0              | rxusrclk2_i[0] |       8.333 | {0.000 4.167} | X3Y0     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[0] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------------+
|    | X0 | X1 | X2   | X3         |
+----+----+----+------+------------+
| Y4 |  0 |  0 |    0 |          0 |
| Y3 |  0 |  0 |    0 |          0 |
| Y2 |  0 |  0 |    0 |          0 |
| Y1 |  0 |  0 |    0 |          0 |
| Y0 |  0 |  0 |  709 | (R) (D) 39 |
+----+----+----+------+------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X3Y0              | rxoutclk_o[0] |       8.333 | {0.000 4.167} | X3Y0     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[0] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |  22 | (R) (D) 1 |
+----+----+----+-----+-----------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X3Y0              | rxusrclk2_i__0[1] |       8.333 | {0.000 4.167} | X3Y0     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[1] |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------------+
|    | X0 | X1 | X2   | X3         |
+----+----+----+------+------------+
| Y4 |  0 |  0 |    0 |          0 |
| Y3 |  0 |  0 |    0 |          0 |
| Y2 |  0 |  0 |    0 |          0 |
| Y1 |  0 |  0 |    0 |          0 |
| Y0 |  0 |  0 |  690 | (R) (D) 58 |
+----+----+----+------+------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X3Y0              | rxoutclk_o[1] |       8.333 | {0.000 4.167} | X3Y0     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[1] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |  22 | (R) (D) 1 |
+----+----+----+-----+-----------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X3Y0              | rxusrclk2_i[2] |       8.333 | {0.000 4.167} | X3Y0     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[2] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------------+
|    | X0 | X1 | X2   | X3         |
+----+----+----+------+------------+
| Y4 |  0 |  0 |    0 |          0 |
| Y3 |  0 |  0 |    0 |          0 |
| Y2 |  0 |  0 |    0 |          0 |
| Y1 |  0 |  0 |    0 |          0 |
| Y0 |  0 |  0 |  709 | (R) (D) 39 |
+----+----+----+------+------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g6        | BUFG_GT/O       | X3Y0              | rxoutclk_o[2] |       8.333 | {0.000 4.167} | X3Y0     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[2] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |  22 | (R) (D) 1 |
+----+----+----+-----+-----------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g7        | BUFG_GT/O       | X3Y0              | rxusrclk2_i__0[3] |       8.333 | {0.000 4.167} | X3Y0     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[3] |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------------+
|    | X0 | X1 | X2 | X3          |
+----+----+----+----+-------------+
| Y4 |  0 |  0 |  0 |           0 |
| Y3 |  0 |  0 |  0 |           0 |
| Y2 |  0 |  0 |  0 |           0 |
| Y1 |  0 |  0 |  0 |           0 |
| Y0 |  0 |  0 |  1 | (R) (D) 747 |
+----+----+----+----+-------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X3Y0              | rxoutclk_o[3] |       8.333 | {0.000 4.167} | X3Y0     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[3] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 | (R) (D) 23 |
+----+----+----+----+------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X3Y1              | rxusrclk2_i[0]_1 |       8.333 | {0.000 4.167} | X3Y1     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[0] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------------+
|    | X0 | X1 | X2   | X3         |
+----+----+----+------+------------+
| Y4 |  0 |  0 |    0 |          0 |
| Y3 |  0 |  0 |    0 |          0 |
| Y2 |  0 |  0 |    0 |          0 |
| Y1 |  0 |  0 |  732 | (R) (D) 16 |
| Y0 |  0 |  0 |    0 |          0 |
+----+----+----+------+------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X3Y1              | rxoutclk_o[4] |       8.333 | {0.000 4.167} | X3Y1     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[0] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |  22 | (R) (D) 1 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X3Y1              | rxusrclk2_i__0[1]_1 |       8.333 | {0.000 4.167} | X3Y1     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[1] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------------+
|    | X0 | X1 | X2   | X3         |
+----+----+----+------+------------+
| Y4 |  0 |  0 |    0 |          0 |
| Y3 |  0 |  0 |    0 |          0 |
| Y2 |  0 |  0 |    0 |          0 |
| Y1 |  0 |  0 |  707 | (R) (D) 41 |
| Y0 |  0 |  0 |    0 |          0 |
+----+----+----+------+------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X3Y1              | rxoutclk_o[5] |       8.333 | {0.000 4.167} | X3Y1     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[1] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 | (R) (D) 23 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X3Y1              | rxusrclk2_i[2]_1 |       8.333 | {0.000 4.167} | X3Y1     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[2] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------------+
|    | X0 | X1 | X2   | X3         |
+----+----+----+------+------------+
| Y4 |  0 |  0 |    0 |          0 |
| Y3 |  0 |  0 |    0 |          0 |
| Y2 |  0 |  0 |    0 |          0 |
| Y1 |  0 |  0 |  720 | (R) (D) 28 |
| Y0 |  0 |  0 |    0 |          0 |
+----+----+----+------+------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X3Y1              | rxoutclk_o[6] |       8.333 | {0.000 4.167} | X3Y1     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[2] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |  22 | (R) (D) 1 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X3Y1              | rxusrclk2_i__0[3]_1 |       8.333 | {0.000 4.167} | X3Y1     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[3] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------------+
|    | X0 | X1 | X2   | X3         |
+----+----+----+------+------------+
| Y4 |  0 |  0 |    0 |          0 |
| Y3 |  0 |  0 |    0 |          0 |
| Y2 |  0 |  0 |    0 |          0 |
| Y1 |  0 |  0 |  710 | (R) (D) 38 |
| Y0 |  0 |  0 |    0 |          0 |
+----+----+----+------+------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g16       | BUFG_GT/O       | X3Y1              | rxoutclk_o[7] |       8.333 | {0.000 4.167} | X3Y1     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[3] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |  22 | (R) (D) 1 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g17       | BUFG_GT/O       | X3Y2              | rxusrclk2_i[0]_2 |       8.333 | {0.000 4.167} | X3Y2     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[0] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+-------------+
|    | X0 | X1 | X2   | X3          |
+----+----+----+------+-------------+
| Y4 |  0 |  0 |    0 |           0 |
| Y3 |  0 |  0 |    0 |           0 |
| Y2 |  0 |  0 |  525 | (R) (D) 223 |
| Y1 |  0 |  0 |    0 |           0 |
| Y0 |  0 |  0 |    0 |           0 |
+----+----+----+------+-------------+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g18       | BUFG_GT/O       | X3Y2              | rxoutclk_o[8] |       8.333 | {0.000 4.167} | X3Y2     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[0] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |  22 | (R) (D) 1 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g19       | BUFG_GT/O       | X3Y2              | rxusrclk2_i__0[1]_2 |       8.333 | {0.000 4.167} | X3Y2     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[1] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------------+
|    | X0 | X1 | X2   | X3         |
+----+----+----+------+------------+
| Y4 |  0 |  0 |    0 |          0 |
| Y3 |  0 |  0 |    0 |          0 |
| Y2 |  0 |  0 |  663 | (R) (D) 85 |
| Y1 |  0 |  0 |    0 |          0 |
| Y0 |  0 |  0 |    0 |          0 |
+----+----+----+------+------------+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g20       | BUFG_GT/O       | X3Y2              | rxoutclk_o[9] |       8.333 | {0.000 4.167} | X3Y2     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[1] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |  20 | (R) (D) 3 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g21       | BUFG_GT/O       | X3Y2              | rxusrclk2_i[2]_2 |       8.333 | {0.000 4.167} | X3Y2     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[2] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------------+
|    | X0 | X1 | X2   | X3         |
+----+----+----+------+------------+
| Y4 |  0 |  0 |    0 |          0 |
| Y3 |  0 |  0 |    0 |          0 |
| Y2 |  0 |  0 |  709 | (R) (D) 39 |
| Y1 |  0 |  0 |    0 |          0 |
| Y0 |  0 |  0 |    0 |          0 |
+----+----+----+------+------------+


31. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g22       | BUFG_GT/O       | X3Y2              | rxoutclk_o[10] |       8.333 | {0.000 4.167} | X3Y2     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[2] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |  22 | (R) (D) 1 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


32. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g23       | BUFG_GT/O       | X3Y2              | rxusrclk2_i__0[3]_2 |       8.333 | {0.000 4.167} | X3Y2     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[3] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+-------------+
|    | X0 | X1 | X2   | X3          |
+----+----+----+------+-------------+
| Y4 |  0 |  0 |    0 |           0 |
| Y3 |  0 |  0 |    0 |           0 |
| Y2 |  0 |  0 |  639 | (R) (D) 109 |
| Y1 |  0 |  0 |    0 |           0 |
| Y0 |  0 |  0 |    0 |           0 |
+----+----+----+------+-------------+


33. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g24       | BUFG_GT/O       | X3Y2              | rxoutclk_o[11] |       8.333 | {0.000 4.167} | X3Y2     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[3] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  2 | (R) (D) 21 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


34. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g25       | BUFG_GT/O       | X3Y3              | rxusrclk2_i[0]_3 |       8.333 | {0.000 4.167} | X3Y3     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[0] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------------+
|    | X0 | X1 | X2   | X3         |
+----+----+----+------+------------+
| Y4 |  0 |  0 |    0 |          0 |
| Y3 |  0 |  0 |  725 | (R) (D) 23 |
| Y2 |  0 |  0 |    0 |          0 |
| Y1 |  0 |  0 |    0 |          0 |
| Y0 |  0 |  0 |    0 |          0 |
+----+----+----+------+------------+


35. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g26       | BUFG_GT/O       | X3Y3              | rxoutclk_o[12] |       8.333 | {0.000 4.167} | X3Y3     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[0] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |  22 | (R) (D) 1 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


36. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g27       | BUFG_GT/O       | X3Y3              | rxusrclk2_i__0[1]_3 |       8.333 | {0.000 4.167} | X3Y3     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[1] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------------+
|    | X0 | X1 | X2   | X3         |
+----+----+----+------+------------+
| Y4 |  0 |  0 |    0 |          0 |
| Y3 |  0 |  0 |  697 | (R) (D) 51 |
| Y2 |  0 |  0 |    0 |          0 |
| Y1 |  0 |  0 |    0 |          0 |
| Y0 |  0 |  0 |    0 |          0 |
+----+----+----+------+------------+


37. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g28       | BUFG_GT/O       | X3Y3              | rxoutclk_o[13] |       8.333 | {0.000 4.167} | X3Y3     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[1] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 | (R) (D) 23 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


38. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g29       | BUFG_GT/O       | X3Y3              | rxusrclk2_i[2]_3 |       8.333 | {0.000 4.167} | X3Y3     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[2] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------------+
|    | X0 | X1 | X2   | X3         |
+----+----+----+------+------------+
| Y4 |  0 |  0 |    0 |          0 |
| Y3 |  0 |  0 |  718 | (R) (D) 30 |
| Y2 |  0 |  0 |    0 |          0 |
| Y1 |  0 |  0 |    0 |          0 |
| Y0 |  0 |  0 |    0 |          0 |
+----+----+----+------+------------+


39. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g30       | BUFG_GT/O       | X3Y3              | rxoutclk_o[14] |       8.333 | {0.000 4.167} | X3Y3     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[2] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |  22 | (R) (D) 1 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


40. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g31       | BUFG_GT/O       | X3Y3              | rxusrclk2_i__0[3]_3 |       8.333 | {0.000 4.167} | X3Y3     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[3] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+------------+
|    | X0 | X1 | X2   | X3         |
+----+----+----+------+------------+
| Y4 |  0 |  0 |    0 |          0 |
| Y3 |  0 |  0 |  719 | (R) (D) 29 |
| Y2 |  0 |  0 |    0 |          0 |
| Y1 |  0 |  0 |    0 |          0 |
| Y0 |  0 |  0 |    0 |          0 |
+----+----+----+------+------------+


41. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g32       | BUFG_GT/O       | X3Y3              | rxoutclk_o[15] |       8.333 | {0.000 4.167} | X3Y3     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[3] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |  22 | (R) (D) 1 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


42. Device Cell Placement Summary for Global Clock g33
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                      | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g33       | BUFGCE/O        | X2Y1              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK |      33.000 | {0.000 16.500} | X2Y2     |         538 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----------+------+
|    | X0 | X1 | X2       | X3   |
+----+----+----+----------+------+
| Y4 |  0 |  0 |        0 |    0 |
| Y3 |  0 |  0 |       95 |    0 |
| Y2 |  0 |  0 |  (R) 128 |    0 |
| Y1 |  0 |  0 |  (D) 155 |  160 |
| Y0 |  0 |  0 |        0 |    0 |
+----+----+----+----------+------+


43. Device Cell Placement Summary for Global Clock g34
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g34       | BUFG_GT/O       | X3Y0              | txusrclk2_i[0] |       8.333 | {0.000 4.167} | X3Y0     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[0] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-------------+
|    | X0 | X1 | X2  | X3          |
+----+----+----+-----+-------------+
| Y4 |  0 |  0 |   0 |           0 |
| Y3 |  0 |  0 |   0 |           0 |
| Y2 |  0 |  0 |   0 |           0 |
| Y1 |  0 |  0 |   0 |           0 |
| Y0 |  0 |  0 |  20 | (R) (D) 388 |
+----+----+----+-----+-------------+


44. Device Cell Placement Summary for Global Clock g35
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g35       | BUFG_GT/O       | X3Y0              | txoutclk_o[0] |       8.333 | {0.000 4.167} | X3Y0     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[0] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |  20 | (R) (D) 3 |
+----+----+----+-----+-----------+


45. Device Cell Placement Summary for Global Clock g36
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g36       | BUFG_GT/O       | X3Y0              | txusrclk2_i__0[1] |       8.333 | {0.000 4.167} | X3Y0     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[1] |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-------------+
|    | X0 | X1 | X2  | X3          |
+----+----+----+-----+-------------+
| Y4 |  0 |  0 |   0 |           0 |
| Y3 |  0 |  0 |   0 |           0 |
| Y2 |  0 |  0 |   0 |           0 |
| Y1 |  0 |  0 |   0 |           0 |
| Y0 |  0 |  0 |  22 | (R) (D) 386 |
+----+----+----+-----+-------------+


46. Device Cell Placement Summary for Global Clock g37
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g37       | BUFG_GT/O       | X3Y0              | txoutclk_o[1] |       8.333 | {0.000 4.167} | X3Y0     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[1] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |  22 | (R) (D) 1 |
+----+----+----+-----+-----------+


47. Device Cell Placement Summary for Global Clock g38
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g38       | BUFG_GT/O       | X3Y0              | txusrclk2_i[2] |       8.333 | {0.000 4.167} | X3Y0     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[2] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------------+
|    | X0 | X1 | X2 | X3          |
+----+----+----+----+-------------+
| Y4 |  0 |  0 |  0 |           0 |
| Y3 |  0 |  0 |  0 |           0 |
| Y2 |  0 |  0 |  0 |           0 |
| Y1 |  0 |  0 |  0 |           0 |
| Y0 |  0 |  0 |  0 | (R) (D) 408 |
+----+----+----+----+-------------+


48. Device Cell Placement Summary for Global Clock g39
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g39       | BUFG_GT/O       | X3Y0              | txoutclk_o[2] |       8.333 | {0.000 4.167} | X3Y0     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[2] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |  20 | (R) (D) 3 |
+----+----+----+-----+-----------+


49. Device Cell Placement Summary for Global Clock g40
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g40       | BUFG_GT/O       | X3Y0              | txusrclk2_i__0[3] |       8.333 | {0.000 4.167} | X3Y0     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[3] |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------------+
|    | X0 | X1 | X2 | X3          |
+----+----+----+----+-------------+
| Y4 |  0 |  0 |  0 |           0 |
| Y3 |  0 |  0 |  0 |           0 |
| Y2 |  0 |  0 |  0 |           0 |
| Y1 |  0 |  0 |  0 |           0 |
| Y0 |  0 |  0 |  0 | (R) (D) 408 |
+----+----+----+----+-------------+


50. Device Cell Placement Summary for Global Clock g41
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g41       | BUFG_GT/O       | X3Y0              | txoutclk_o[3] |       8.333 | {0.000 4.167} | X3Y0     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[3] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 | (R) (D) 23 |
+----+----+----+----+------------+


51. Device Cell Placement Summary for Global Clock g42
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g42       | BUFG_GT/O       | X3Y1              | txusrclk2_i[0]_1 |       8.333 | {0.000 4.167} | X3Y1     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[0] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------------+
|    | X0 | X1 | X2 | X3          |
+----+----+----+----+-------------+
| Y4 |  0 |  0 |  0 |           0 |
| Y3 |  0 |  0 |  0 |           0 |
| Y2 |  0 |  0 |  0 |           0 |
| Y1 |  0 |  0 |  0 | (R) (D) 408 |
| Y0 |  0 |  0 |  0 |           0 |
+----+----+----+----+-------------+


52. Device Cell Placement Summary for Global Clock g43
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g43       | BUFG_GT/O       | X3Y1              | txoutclk_o[4] |       8.333 | {0.000 4.167} | X3Y1     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[0] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  7 | (R) (D) 16 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


53. Device Cell Placement Summary for Global Clock g44
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g44       | BUFG_GT/O       | X3Y1              | txusrclk2_i__0[1]_1 |       8.333 | {0.000 4.167} | X3Y1     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[1] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------------+
|    | X0 | X1 | X2 | X3          |
+----+----+----+----+-------------+
| Y4 |  0 |  0 |  0 |           0 |
| Y3 |  0 |  0 |  0 |           0 |
| Y2 |  0 |  0 |  0 |           0 |
| Y1 |  0 |  0 |  0 | (R) (D) 408 |
| Y0 |  0 |  0 |  0 |           0 |
+----+----+----+----+-------------+


54. Device Cell Placement Summary for Global Clock g45
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g45       | BUFG_GT/O       | X3Y1              | txoutclk_o[5] |       8.333 | {0.000 4.167} | X3Y1     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[1] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 | (R) (D) 23 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


55. Device Cell Placement Summary for Global Clock g46
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g46       | BUFG_GT/O       | X3Y1              | txusrclk2_i[2]_1 |       8.333 | {0.000 4.167} | X3Y1     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[2] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------------+
|    | X0 | X1 | X2 | X3          |
+----+----+----+----+-------------+
| Y4 |  0 |  0 |  0 |           0 |
| Y3 |  0 |  0 |  0 |           0 |
| Y2 |  0 |  0 |  0 |           0 |
| Y1 |  0 |  0 |  0 | (R) (D) 408 |
| Y0 |  0 |  0 |  0 |           0 |
+----+----+----+----+-------------+


56. Device Cell Placement Summary for Global Clock g47
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g47       | BUFG_GT/O       | X3Y1              | txoutclk_o[6] |       8.333 | {0.000 4.167} | X3Y1     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[2] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  6 | (R) (D) 17 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


57. Device Cell Placement Summary for Global Clock g48
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g48       | BUFG_GT/O       | X3Y1              | txusrclk2_i__0[3]_1 |       8.333 | {0.000 4.167} | X3Y1     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[3] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-------------+
|    | X0 | X1 | X2  | X3          |
+----+----+----+-----+-------------+
| Y4 |  0 |  0 |   0 |           0 |
| Y3 |  0 |  0 |   0 |           0 |
| Y2 |  0 |  0 |   0 |           0 |
| Y1 |  0 |  0 |  22 | (R) (D) 386 |
| Y0 |  0 |  0 |   0 |           0 |
+----+----+----+-----+-------------+


58. Device Cell Placement Summary for Global Clock g49
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g49       | BUFG_GT/O       | X3Y1              | txoutclk_o[7] |       8.333 | {0.000 4.167} | X3Y1     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[3] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |  22 | (R) (D) 1 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


59. Device Cell Placement Summary for Global Clock g50
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g50       | BUFG_GT/O       | X3Y2              | txusrclk2_i[0]_2 |       8.333 | {0.000 4.167} | X3Y2     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[0] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-------------+
|    | X0 | X1 | X2  | X3          |
+----+----+----+-----+-------------+
| Y4 |  0 |  0 |   0 |           0 |
| Y3 |  0 |  0 |   0 |           0 |
| Y2 |  0 |  0 |  22 | (R) (D) 386 |
| Y1 |  0 |  0 |   0 |           0 |
| Y0 |  0 |  0 |   0 |           0 |
+----+----+----+-----+-------------+


60. Device Cell Placement Summary for Global Clock g51
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g51       | BUFG_GT/O       | X3Y2              | txoutclk_o[8] |       8.333 | {0.000 4.167} | X3Y2     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[0] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |  22 | (R) (D) 1 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


61. Device Cell Placement Summary for Global Clock g52
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g52       | BUFG_GT/O       | X3Y2              | txusrclk2_i__0[1]_2 |       8.333 | {0.000 4.167} | X3Y2     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[1] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------------+
|    | X0 | X1 | X2 | X3          |
+----+----+----+----+-------------+
| Y4 |  0 |  0 |  0 |           0 |
| Y3 |  0 |  0 |  0 |           0 |
| Y2 |  0 |  0 |  0 | (R) (D) 408 |
| Y1 |  0 |  0 |  0 |           0 |
| Y0 |  0 |  0 |  0 |           0 |
+----+----+----+----+-------------+


62. Device Cell Placement Summary for Global Clock g53
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g53       | BUFG_GT/O       | X3Y2              | txoutclk_o[9] |       8.333 | {0.000 4.167} | X3Y2     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[1] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |  15 | (R) (D) 8 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


63. Device Cell Placement Summary for Global Clock g54
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g54       | BUFG_GT/O       | X3Y2              | txusrclk2_i[2]_2 |       8.333 | {0.000 4.167} | X3Y2     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[2] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-------------+
|    | X0 | X1 | X2  | X3          |
+----+----+----+-----+-------------+
| Y4 |  0 |  0 |   0 |           0 |
| Y3 |  0 |  0 |   0 |           0 |
| Y2 |  0 |  0 |  19 | (R) (D) 389 |
| Y1 |  0 |  0 |   0 |           0 |
| Y0 |  0 |  0 |   0 |           0 |
+----+----+----+-----+-------------+


64. Device Cell Placement Summary for Global Clock g55
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g55       | BUFG_GT/O       | X3Y2              | txoutclk_o[10] |       8.333 | {0.000 4.167} | X3Y2     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[2] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |   0 |         0 |
| Y2 |  0 |  0 |  22 | (R) (D) 1 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


65. Device Cell Placement Summary for Global Clock g56
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g56       | BUFG_GT/O       | X3Y2              | txusrclk2_i__0[3]_2 |       8.333 | {0.000 4.167} | X3Y2     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[3] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------------+
|    | X0 | X1 | X2 | X3          |
+----+----+----+----+-------------+
| Y4 |  0 |  0 |  0 |           0 |
| Y3 |  0 |  0 |  0 |           0 |
| Y2 |  0 |  0 |  4 | (R) (D) 404 |
| Y1 |  0 |  0 |  0 |           0 |
| Y0 |  0 |  0 |  0 |           0 |
+----+----+----+----+-------------+


66. Device Cell Placement Summary for Global Clock g57
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g57       | BUFG_GT/O       | X3Y2              | txoutclk_o[11] |       8.333 | {0.000 4.167} | X3Y2     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[3] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 |          0 |
| Y2 |  0 |  0 |  1 | (R) (D) 22 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


67. Device Cell Placement Summary for Global Clock g58
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g58       | BUFG_GT/O       | X3Y3              | txusrclk2_i[0]_3 |       8.333 | {0.000 4.167} | X3Y3     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk2_o[0] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------------+
|    | X0 | X1 | X2 | X3          |
+----+----+----+----+-------------+
| Y4 |  0 |  0 |  0 |           0 |
| Y3 |  0 |  0 |  0 | (R) (D) 408 |
| Y2 |  0 |  0 |  0 |           0 |
| Y1 |  0 |  0 |  0 |           0 |
| Y0 |  0 |  0 |  0 |           0 |
+----+----+----+----+-------------+


68. Device Cell Placement Summary for Global Clock g59
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g59       | BUFG_GT/O       | X3Y3              | txoutclk_o[12] |       8.333 | {0.000 4.167} | X3Y3     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk_o[0] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 | (R) (D) 23 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


69. Device Cell Placement Summary for Global Clock g60
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g60       | BUFG_GT/O       | X3Y3              | txusrclk2_i__0[1]_3 |       8.333 | {0.000 4.167} | X3Y3     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk2_o[1] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------------+
|    | X0 | X1 | X2 | X3          |
+----+----+----+----+-------------+
| Y4 |  0 |  0 |  0 |           0 |
| Y3 |  0 |  0 |  0 | (R) (D) 408 |
| Y2 |  0 |  0 |  0 |           0 |
| Y1 |  0 |  0 |  0 |           0 |
| Y0 |  0 |  0 |  0 |           0 |
+----+----+----+----+-------------+


70. Device Cell Placement Summary for Global Clock g61
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g61       | BUFG_GT/O       | X3Y3              | txoutclk_o[13] |       8.333 | {0.000 4.167} | X3Y3     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk_o[1] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 | (R) (D) 23 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


71. Device Cell Placement Summary for Global Clock g62
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g62       | BUFG_GT/O       | X3Y3              | txusrclk2_i[2]_3 |       8.333 | {0.000 4.167} | X3Y3     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk2_o[2] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-------------+
|    | X0 | X1 | X2  | X3          |
+----+----+----+-----+-------------+
| Y4 |  0 |  0 |   0 |           0 |
| Y3 |  0 |  0 |  22 | (R) (D) 386 |
| Y2 |  0 |  0 |   0 |           0 |
| Y1 |  0 |  0 |   0 |           0 |
| Y0 |  0 |  0 |   0 |           0 |
+----+----+----+-----+-------------+


72. Device Cell Placement Summary for Global Clock g63
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g63       | BUFG_GT/O       | X3Y3              | txoutclk_o[14] |       8.333 | {0.000 4.167} | X3Y3     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk_o[2] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----+-----------+
|    | X0 | X1 | X2  | X3        |
+----+----+----+-----+-----------+
| Y4 |  0 |  0 |   0 |         0 |
| Y3 |  0 |  0 |  22 | (R) (D) 1 |
| Y2 |  0 |  0 |   0 |         0 |
| Y1 |  0 |  0 |   0 |         0 |
| Y0 |  0 |  0 |   0 |         0 |
+----+----+----+-----+-----------+


73. Device Cell Placement Summary for Global Clock g64
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g64       | BUFG_GT/O       | X3Y3              | txusrclk2_i__0[3]_3 |       8.333 | {0.000 4.167} | X3Y3     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk2_o[3] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------------+
|    | X0 | X1 | X2 | X3          |
+----+----+----+----+-------------+
| Y4 |  0 |  0 |  0 |           0 |
| Y3 |  0 |  0 |  0 | (R) (D) 408 |
| Y2 |  0 |  0 |  0 |           0 |
| Y1 |  0 |  0 |  0 |           0 |
| Y0 |  0 |  0 |  0 |           0 |
+----+----+----+----+-------------+


74. Device Cell Placement Summary for Global Clock g65
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g65       | BUFG_GT/O       | X3Y3              | txoutclk_o[15] |       8.333 | {0.000 4.167} | X3Y3     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk_o[3] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------------+
|    | X0 | X1 | X2 | X3         |
+----+----+----+----+------------+
| Y4 |  0 |  0 |  0 |          0 |
| Y3 |  0 |  0 |  0 | (R) (D) 23 |
| Y2 |  0 |  0 |  0 |          0 |
| Y1 |  0 |  0 |  0 |          0 |
| Y0 |  0 |  0 |  0 |          0 |
+----+----+----+----+------------+


75. Device Cell Placement Summary for Global Clock g66
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g66       | BUFGCE/O        | X2Y0              | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y0     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |      0 |      0 |
| Y2 |  0 |  0 |      0 |      0 |
| Y1 |  0 |  0 |      0 |      0 |
| Y0 |  0 |  0 |  (D) 0 | (R) 45 |
+----+----+----+--------+--------+


76. Device Cell Placement Summary for Global Clock g67
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g67       | BUFGCE/O        | X2Y0              | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X2Y0     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------+-----+
|    | X0 | X1 | X2        | X3  |
+----+----+----+-----------+-----+
| Y4 |  0 |  0 |         0 |   0 |
| Y3 |  0 |  0 |         0 |   0 |
| Y2 |  0 |  0 |         0 |   0 |
| Y1 |  0 |  0 |         0 |   0 |
| Y0 |  0 |  0 | (R) (D) 2 |  43 |
+----+----+----+-----------+-----+


77. Device Cell Placement Summary for Global Clock g68
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g68       | BUFGCE/O        | X2Y0              | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y0     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |      0 |      0 |
| Y2 |  0 |  0 |      0 |      0 |
| Y1 |  0 |  0 |      0 |      0 |
| Y0 |  0 |  0 |  (D) 0 | (R) 45 |
+----+----+----+--------+--------+


78. Device Cell Placement Summary for Global Clock g69
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g69       | BUFGCE/O        | X2Y0              | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y0     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |      0 |      0 |
| Y2 |  0 |  0 |      0 |      0 |
| Y1 |  0 |  0 |      0 |      0 |
| Y0 |  0 |  0 |  (D) 0 | (R) 45 |
+----+----+----+--------+--------+


79. Device Cell Placement Summary for Global Clock g70
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g70       | BUFGCE/O        | X2Y1              | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y1     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |      0 |      0 |
| Y2 |  0 |  0 |      0 |      0 |
| Y1 |  0 |  0 |  (D) 0 | (R) 45 |
| Y0 |  0 |  0 |      0 |      0 |
+----+----+----+--------+--------+


80. Device Cell Placement Summary for Global Clock g71
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g71       | BUFGCE/O        | X2Y1              | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y1     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |      0 |      0 |
| Y2 |  0 |  0 |      0 |      0 |
| Y1 |  0 |  0 |  (D) 0 | (R) 45 |
| Y0 |  0 |  0 |      0 |      0 |
+----+----+----+--------+--------+


81. Device Cell Placement Summary for Global Clock g72
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g72       | BUFGCE/O        | X2Y1              | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y1     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |      0 |      0 |
| Y2 |  0 |  0 |      0 |      0 |
| Y1 |  0 |  0 |  (D) 0 | (R) 45 |
| Y0 |  0 |  0 |      0 |      0 |
+----+----+----+--------+--------+


82. Device Cell Placement Summary for Global Clock g73
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g73       | BUFGCE/O        | X2Y1              | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y1     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |      0 |      0 |
| Y2 |  0 |  0 |      0 |      0 |
| Y1 |  0 |  0 |  (D) 0 | (R) 45 |
| Y0 |  0 |  0 |      0 |      0 |
+----+----+----+--------+--------+


83. Device Cell Placement Summary for Global Clock g74
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g74       | BUFGCE/O        | X2Y2              | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X2Y2     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------------+-----+
|    | X0 | X1 | X2         | X3  |
+----+----+----+------------+-----+
| Y4 |  0 |  0 |          0 |   0 |
| Y3 |  0 |  0 |          0 |   0 |
| Y2 |  0 |  0 | (R) (D) 17 |  28 |
| Y1 |  0 |  0 |          0 |   0 |
| Y0 |  0 |  0 |          0 |   0 |
+----+----+----+------------+-----+


84. Device Cell Placement Summary for Global Clock g75
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g75       | BUFGCE/O        | X2Y2              | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y2     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |      0 |      0 |
| Y2 |  0 |  0 |  (D) 0 | (R) 45 |
| Y1 |  0 |  0 |      0 |      0 |
| Y0 |  0 |  0 |      0 |      0 |
+----+----+----+--------+--------+


85. Device Cell Placement Summary for Global Clock g76
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g76       | BUFGCE/O        | X2Y2              | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y2     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |      0 |      0 |
| Y2 |  0 |  0 |  (D) 0 | (R) 45 |
| Y1 |  0 |  0 |      0 |      0 |
| Y0 |  0 |  0 |      0 |      0 |
+----+----+----+--------+--------+


86. Device Cell Placement Summary for Global Clock g77
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g77       | BUFGCE/O        | X2Y2              | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y2     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |      0 |      0 |
| Y2 |  0 |  0 |  (D) 0 | (R) 45 |
| Y1 |  0 |  0 |      0 |      0 |
| Y0 |  0 |  0 |      0 |      0 |
+----+----+----+--------+--------+


87. Device Cell Placement Summary for Global Clock g78
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g78       | BUFGCE/O        | X2Y3              | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y3     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |  (D) 0 | (R) 45 |
| Y2 |  0 |  0 |      0 |      0 |
| Y1 |  0 |  0 |      0 |      0 |
| Y0 |  0 |  0 |      0 |      0 |
+----+----+----+--------+--------+


88. Device Cell Placement Summary for Global Clock g79
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g79       | BUFGCE/O        | X2Y3              | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y3     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |  (D) 0 | (R) 45 |
| Y2 |  0 |  0 |      0 |      0 |
| Y1 |  0 |  0 |      0 |      0 |
| Y0 |  0 |  0 |      0 |      0 |
+----+----+----+--------+--------+


89. Device Cell Placement Summary for Global Clock g80
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g80       | BUFGCE/O        | X2Y3              | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y3     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |  (D) 0 | (R) 45 |
| Y2 |  0 |  0 |      0 |      0 |
| Y1 |  0 |  0 |      0 |      0 |
| Y0 |  0 |  0 |      0 |      0 |
+----+----+----+--------+--------+


90. Device Cell Placement Summary for Global Clock g81
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g81       | BUFGCE/O        | X2Y3              | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] |       4.000 | {0.000 2.000} | X3Y3     |          44 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+--------+
|    | X0 | X1 | X2     | X3     |
+----+----+----+--------+--------+
| Y4 |  0 |  0 |      0 |      0 |
| Y3 |  0 |  0 |  (D) 0 | (R) 45 |
| Y2 |  0 |  0 |      0 |      0 |
| Y1 |  0 |  0 |      0 |      0 |
| Y0 |  0 |  0 |      0 |      0 |
+----+----+----+--------+--------+


91. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+--------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint   | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+--------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 9     | BUFGCE/O        | None         |        3126 |               0 | 3064 |     46 |   16 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport20_o[1]                      |
| g1        | 14    | BUFG_GT/O       | PBlock       |         709 |               0 |  667 |     40 |    0 |   2 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g3        | 12    | BUFG_GT/O       | PBlock       |         690 |               0 |  649 |     40 |    0 |   1 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g5        | 20    | BUFG_GT/O       | PBlock       |         709 |               0 |  669 |     40 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g7        | 18    | BUFG_GT/O       | PBlock       |           1 |               0 |    0 |      0 |    0 |   1 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g34       | 21    | BUFG_GT/O       | PBlock       |          20 |               0 |   20 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g36       | 17    | BUFG_GT/O       | PBlock       |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g66+      | 0     | BUFGCE/O        | BUFGCE_X1Y0* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o           |
| g67       | 1     | BUFGCE/O        | BUFGCE_X1Y1* |           2 |               0 |    1 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o           |
| g68+      | 2     | BUFGCE/O        | BUFGCE_X1Y2* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o           |
| g69+      | 3     | BUFGCE/O        | BUFGCE_X1Y3* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o           |
| g2        | 15    | BUFG_GT/O       | PBlock       |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g4        | 13    | BUFG_GT/O       | PBlock       |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g6        | 16    | BUFG_GT/O       | PBlock       |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g35       | 22    | BUFG_GT/O       | PBlock       |          20 |               0 |   20 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g37       | 23    | BUFG_GT/O       | PBlock       |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g39       | 4     | BUFG_GT/O       | PBlock       |          20 |               0 |   20 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[2]  |
+-----------+-------+-----------------+--------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


92. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+--------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint   | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+--------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 9     | BUFGCE/O        | None         |        7315 |               0 | 7306 |      0 |    4 |   0 |  4 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport20_o[1]                      |
| g1        | 14    | BUFG_GT/O       | PBlock       |          39 |               0 |   38 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g3        | 12    | BUFG_GT/O       | PBlock       |          58 |               0 |   56 |      0 |    0 |   1 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g5        | 20    | BUFG_GT/O       | PBlock       |          39 |               0 |   36 |      0 |    0 |   2 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g7        | 18    | BUFG_GT/O       | PBlock       |         747 |               0 |  705 |     40 |    0 |   1 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g34       | 21    | BUFG_GT/O       | PBlock       |         388 |               0 |  387 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g36       | 17    | BUFG_GT/O       | PBlock       |         386 |               0 |  385 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g38       | 8     | BUFG_GT/O       | PBlock       |         408 |               0 |  407 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g40       | 6     | BUFG_GT/O       | PBlock       |         408 |               0 |  407 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g66       | 0     | BUFGCE/O        | BUFGCE_X1Y0* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o           |
| g67       | 1     | BUFGCE/O        | BUFGCE_X1Y1* |          43 |               0 |   42 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o           |
| g68       | 2     | BUFGCE/O        | BUFGCE_X1Y2* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o           |
| g69       | 3     | BUFGCE/O        | BUFGCE_X1Y3* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o           |
| g2        | 15    | BUFG_GT/O       | PBlock       |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g4        | 13    | BUFG_GT/O       | PBlock       |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g6        | 16    | BUFG_GT/O       | PBlock       |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g8        | 19    | BUFG_GT/O       | PBlock       |          23 |               0 |   22 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[3]  |
| g35       | 22    | BUFG_GT/O       | PBlock       |           3 |               0 |    2 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g37       | 23    | BUFG_GT/O       | PBlock       |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g39       | 4     | BUFG_GT/O       | PBlock       |           3 |               0 |    2 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g41       | 7     | BUFG_GT/O       | PBlock       |          23 |               0 |   22 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[3]  |
+-----------+-------+-----------------+--------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


93. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 9     | BUFGCE/O        | None          |        3718 |               0 | 3656 |     46 |   16 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport20_o[1]                      |
| g9        | 13    | BUFG_GT/O       | PBlock        |         732 |               0 |  690 |     40 |    0 |   2 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g11       | 20    | BUFG_GT/O       | PBlock        |         707 |               0 |  667 |     40 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g13       | 15    | BUFG_GT/O       | PBlock        |         720 |               0 |  679 |     40 |    0 |   1 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g15       | 18    | BUFG_GT/O       | PBlock        |         710 |               0 |  668 |     40 |    0 |   2 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g33       | 10    | BUFGCE/O        | None          |         155 |               0 |  155 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                               |
| g48       | 6     | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g70+      | 0     | BUFGCE/O        | BUFGCE_X1Y24* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/dmonitorclk_o           |
| g71+      | 1     | BUFGCE/O        | BUFGCE_X1Y25* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/dmonitorclk_o           |
| g72+      | 2     | BUFGCE/O        | BUFGCE_X1Y26* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/dmonitorclk_o           |
| g73+      | 3     | BUFGCE/O        | BUFGCE_X1Y27* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/dmonitorclk_o           |
| g10       | 14    | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g14       | 16    | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g16       | 19    | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[3]  |
| g43       | 22    | BUFG_GT/O       | PBlock        |           7 |               0 |    7 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g47       | 4     | BUFG_GT/O       | PBlock        |           6 |               0 |    6 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g49       | 7     | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[3]  |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


94. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 9     | BUFGCE/O        | None          |        7144 |               0 | 7135 |      0 |    4 |   0 |  4 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport20_o[1]                      |
| g9        | 13    | BUFG_GT/O       | PBlock        |          16 |               0 |   15 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g11       | 20    | BUFG_GT/O       | PBlock        |          41 |               0 |   38 |      0 |    0 |   2 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g13       | 15    | BUFG_GT/O       | PBlock        |          28 |               0 |   26 |      0 |    0 |   1 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g15       | 18    | BUFG_GT/O       | PBlock        |          38 |               0 |   37 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g33       | 10    | BUFGCE/O        | None          |         160 |               0 |  160 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                               |
| g42       | 21    | BUFG_GT/O       | PBlock        |         408 |               0 |  407 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g44       | 17    | BUFG_GT/O       | PBlock        |         408 |               0 |  407 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g46       | 8     | BUFG_GT/O       | PBlock        |         408 |               0 |  407 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g48       | 6     | BUFG_GT/O       | PBlock        |         386 |               0 |  385 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g70       | 0     | BUFGCE/O        | BUFGCE_X1Y24* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/dmonitorclk_o           |
| g71       | 1     | BUFGCE/O        | BUFGCE_X1Y25* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/dmonitorclk_o           |
| g72       | 2     | BUFGCE/O        | BUFGCE_X1Y26* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/dmonitorclk_o           |
| g73       | 3     | BUFGCE/O        | BUFGCE_X1Y27* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/dmonitorclk_o           |
| g10       | 14    | BUFG_GT/O       | PBlock        |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g12       | 12    | BUFG_GT/O       | PBlock        |          23 |               0 |   22 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g14       | 16    | BUFG_GT/O       | PBlock        |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g16       | 19    | BUFG_GT/O       | PBlock        |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[3]  |
| g43       | 22    | BUFG_GT/O       | PBlock        |          16 |               0 |   15 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g45       | 23    | BUFG_GT/O       | PBlock        |          23 |               0 |   22 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g47       | 4     | BUFG_GT/O       | PBlock        |          17 |               0 |   16 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g49       | 7     | BUFG_GT/O       | PBlock        |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[3]  |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


95. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 9     | BUFGCE/O        | None          |        3343 |               0 | 3281 |     46 |   16 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport20_o[1]                      |
| g17       | 13    | BUFG_GT/O       | PBlock        |         525 |               0 |  516 |      8 |    0 |   1 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g19       | 20    | BUFG_GT/O       | PBlock        |         663 |               0 |  622 |     40 |    0 |   1 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g21       | 15    | BUFG_GT/O       | PBlock        |         709 |               0 |  667 |     40 |    0 |   2 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g23       | 18    | BUFG_GT/O       | PBlock        |         639 |               0 |  598 |     40 |    0 |   1 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g33       | 10    | BUFGCE/O        | None          |         128 |               0 |  128 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                               |
| g50       | 21    | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g54       | 8     | BUFG_GT/O       | PBlock        |          19 |               0 |   19 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g56       | 6     | BUFG_GT/O       | PBlock        |           4 |               0 |    4 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g74       | 0     | BUFGCE/O        | BUFGCE_X1Y48* |          17 |               0 |   16 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/dmonitorclk_o           |
| g75+      | 1     | BUFGCE/O        | BUFGCE_X1Y49* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/dmonitorclk_o           |
| g76+      | 2     | BUFGCE/O        | BUFGCE_X1Y50* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/dmonitorclk_o           |
| g77+      | 3     | BUFGCE/O        | BUFGCE_X1Y51* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/dmonitorclk_o           |
| g18       | 14    | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g20       | 12    | BUFG_GT/O       | PBlock        |          20 |               0 |   20 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g22       | 16    | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g24       | 19    | BUFG_GT/O       | PBlock        |           2 |               0 |    2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[3]  |
| g51       | 22    | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g53       | 23    | BUFG_GT/O       | PBlock        |          15 |               0 |   15 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g55       | 4     | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g57       | 7     | BUFG_GT/O       | PBlock        |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[3]  |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


96. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 9     | BUFGCE/O        | None          |        7264 |               0 | 7255 |      0 |    4 |   0 |  4 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport20_o[1]                      |
| g17       | 13    | BUFG_GT/O       | PBlock        |         223 |               0 |  189 |     32 |    0 |   1 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g19       | 20    | BUFG_GT/O       | PBlock        |          85 |               0 |   83 |      0 |    0 |   1 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g21       | 15    | BUFG_GT/O       | PBlock        |          39 |               0 |   38 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g23       | 18    | BUFG_GT/O       | PBlock        |         109 |               0 |  107 |      0 |    0 |   1 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g50       | 21    | BUFG_GT/O       | PBlock        |         386 |               0 |  385 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g52       | 17    | BUFG_GT/O       | PBlock        |         408 |               0 |  407 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g54       | 8     | BUFG_GT/O       | PBlock        |         389 |               0 |  388 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g56       | 6     | BUFG_GT/O       | PBlock        |         404 |               0 |  403 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g74       | 0     | BUFGCE/O        | BUFGCE_X1Y48* |          28 |               0 |   27 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[0].u_ch/dmonitorclk_o           |
| g75       | 1     | BUFGCE/O        | BUFGCE_X1Y49* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[1].u_ch/dmonitorclk_o           |
| g76       | 2     | BUFGCE/O        | BUFGCE_X1Y50* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[2].u_ch/dmonitorclk_o           |
| g77       | 3     | BUFGCE/O        | BUFGCE_X1Y51* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/CH[3].u_ch/dmonitorclk_o           |
| g18       | 14    | BUFG_GT/O       | PBlock        |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g20       | 12    | BUFG_GT/O       | PBlock        |           3 |               0 |    2 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g22       | 16    | BUFG_GT/O       | PBlock        |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g24       | 19    | BUFG_GT/O       | PBlock        |          21 |               0 |   20 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[3]  |
| g51       | 22    | BUFG_GT/O       | PBlock        |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g53       | 23    | BUFG_GT/O       | PBlock        |           8 |               0 |    7 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g55       | 4     | BUFG_GT/O       | PBlock        |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g57       | 7     | BUFG_GT/O       | PBlock        |          22 |               0 |   21 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[3]  |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


97. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 9     | BUFGCE/O        | None          |        3487 |               0 | 3425 |     46 |   16 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport20_o[1]                      |
| g25       | 14    | BUFG_GT/O       | PBlock        |         725 |               0 |  683 |     40 |    0 |   2 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g27       | 12    | BUFG_GT/O       | PBlock        |         697 |               0 |  656 |     40 |    0 |   1 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g29       | 20    | BUFG_GT/O       | PBlock        |         718 |               0 |  676 |     40 |    0 |   2 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g31       | 18    | BUFG_GT/O       | PBlock        |         719 |               0 |  677 |     40 |    0 |   2 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g33       | 10    | BUFGCE/O        | None          |          95 |               0 |   95 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                               |
| g62       | 8     | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g78+      | 0     | BUFGCE/O        | BUFGCE_X1Y72* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/dmonitorclk_o           |
| g79+      | 1     | BUFGCE/O        | BUFGCE_X1Y73* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/dmonitorclk_o           |
| g80+      | 2     | BUFGCE/O        | BUFGCE_X1Y74* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/dmonitorclk_o           |
| g81+      | 3     | BUFGCE/O        | BUFGCE_X1Y75* |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/dmonitorclk_o           |
| g26       | 15    | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g30       | 16    | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g32       | 19    | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[3]  |
| g63       | 4     | BUFG_GT/O       | PBlock        |          22 |               0 |   22 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk_o[2]  |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


98. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 9     | BUFGCE/O        | None          |        7009 |               0 | 7000 |      0 |    4 |   0 |  4 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport20_o[1]                      |
| g25       | 14    | BUFG_GT/O       | PBlock        |          23 |               0 |   22 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g27       | 12    | BUFG_GT/O       | PBlock        |          51 |               0 |   49 |      0 |    0 |   1 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g29       | 20    | BUFG_GT/O       | PBlock        |          30 |               0 |   29 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g31       | 18    | BUFG_GT/O       | PBlock        |          29 |               0 |   28 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g58       | 21    | BUFG_GT/O       | PBlock        |         408 |               0 |  407 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g60       | 17    | BUFG_GT/O       | PBlock        |         408 |               0 |  407 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g62       | 8     | BUFG_GT/O       | PBlock        |         386 |               0 |  385 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g64       | 6     | BUFG_GT/O       | PBlock        |         408 |               0 |  407 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g78       | 0     | BUFGCE/O        | BUFGCE_X1Y72* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[0].u_ch/dmonitorclk_o           |
| g79       | 1     | BUFGCE/O        | BUFGCE_X1Y73* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[1].u_ch/dmonitorclk_o           |
| g80       | 2     | BUFGCE/O        | BUFGCE_X1Y74* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[2].u_ch/dmonitorclk_o           |
| g81       | 3     | BUFGCE/O        | BUFGCE_X1Y75* |          45 |               0 |   43 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/CH[3].u_ch/dmonitorclk_o           |
| g26       | 15    | BUFG_GT/O       | PBlock        |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g28       | 13    | BUFG_GT/O       | PBlock        |          23 |               0 |   22 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g30       | 16    | BUFG_GT/O       | PBlock        |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g32       | 19    | BUFG_GT/O       | PBlock        |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/rxusrclk_o[3]  |
| g59       | 22    | BUFG_GT/O       | PBlock        |          23 |               0 |   22 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g61       | 23    | BUFG_GT/O       | PBlock        |          23 |               0 |   22 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g63       | 4     | BUFG_GT/O       | PBlock        |           1 |               0 |    0 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g65       | 7     | BUFG_GT/O       | PBlock        |          23 |               0 |   22 |      0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[3].u_q/u_common/u_clocking/txusrclk_o[3]  |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


