#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* isr */
isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr__INTC_MASK EQU 0x10000
isr__INTC_NUMBER EQU 16
isr__INTC_PRIOR_MASK EQU 0xC0
isr__INTC_PRIOR_NUM EQU 3
isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* xbee_rx */
xbee_rx__0__DM__MASK EQU 0x7000
xbee_rx__0__DM__SHIFT EQU 12
xbee_rx__0__DR EQU CYREG_PRT0_DR
xbee_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
xbee_rx__0__HSIOM_MASK EQU 0x000F0000
xbee_rx__0__HSIOM_SHIFT EQU 16
xbee_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
xbee_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
xbee_rx__0__MASK EQU 0x10
xbee_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
xbee_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
xbee_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
xbee_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
xbee_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
xbee_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
xbee_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
xbee_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
xbee_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
xbee_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
xbee_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
xbee_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
xbee_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
xbee_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
xbee_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
xbee_rx__0__PC EQU CYREG_PRT0_PC
xbee_rx__0__PC2 EQU CYREG_PRT0_PC2
xbee_rx__0__PORT EQU 0
xbee_rx__0__PS EQU CYREG_PRT0_PS
xbee_rx__0__SHIFT EQU 4
xbee_rx__DR EQU CYREG_PRT0_DR
xbee_rx__INTCFG EQU CYREG_PRT0_INTCFG
xbee_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
xbee_rx__MASK EQU 0x10
xbee_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
xbee_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
xbee_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
xbee_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
xbee_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
xbee_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
xbee_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
xbee_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
xbee_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
xbee_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
xbee_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
xbee_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
xbee_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
xbee_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
xbee_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
xbee_rx__PC EQU CYREG_PRT0_PC
xbee_rx__PC2 EQU CYREG_PRT0_PC2
xbee_rx__PORT EQU 0
xbee_rx__PS EQU CYREG_PRT0_PS
xbee_rx__SHIFT EQU 4

/* xbee_SCB */
xbee_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
xbee_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
xbee_SCB__CTRL EQU CYREG_SCB1_CTRL
xbee_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
xbee_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
xbee_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
xbee_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
xbee_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
xbee_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
xbee_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
xbee_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
xbee_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
xbee_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
xbee_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
xbee_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
xbee_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
xbee_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
xbee_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
xbee_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
xbee_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
xbee_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
xbee_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
xbee_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
xbee_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
xbee_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
xbee_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
xbee_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
xbee_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
xbee_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
xbee_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
xbee_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
xbee_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
xbee_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
xbee_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
xbee_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
xbee_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
xbee_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
xbee_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
xbee_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
xbee_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
xbee_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
xbee_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
xbee_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
xbee_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
xbee_SCB__INTR_M EQU CYREG_SCB1_INTR_M
xbee_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
xbee_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
xbee_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
xbee_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
xbee_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
xbee_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
xbee_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
xbee_SCB__INTR_S EQU CYREG_SCB1_INTR_S
xbee_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
xbee_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
xbee_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
xbee_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
xbee_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
xbee_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
xbee_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
xbee_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
xbee_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
xbee_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
xbee_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
xbee_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
xbee_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
xbee_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
xbee_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
xbee_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
xbee_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
xbee_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
xbee_SCB__SS0_POSISTION EQU 0
xbee_SCB__SS1_POSISTION EQU 1
xbee_SCB__SS2_POSISTION EQU 2
xbee_SCB__SS3_POSISTION EQU 3
xbee_SCB__STATUS EQU CYREG_SCB1_STATUS
xbee_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
xbee_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
xbee_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
xbee_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
xbee_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
xbee_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
xbee_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
xbee_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* xbee_SCBCLK */
xbee_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
xbee_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
xbee_SCBCLK__ENABLE_MASK EQU 0x80000000
xbee_SCBCLK__MASK EQU 0x80000000
xbee_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* xbee_tx */
xbee_tx__0__DM__MASK EQU 0x38000
xbee_tx__0__DM__SHIFT EQU 15
xbee_tx__0__DR EQU CYREG_PRT0_DR
xbee_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
xbee_tx__0__HSIOM_MASK EQU 0x00F00000
xbee_tx__0__HSIOM_SHIFT EQU 20
xbee_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
xbee_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
xbee_tx__0__MASK EQU 0x20
xbee_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
xbee_tx__0__OUT_SEL_SHIFT EQU 10
xbee_tx__0__OUT_SEL_VAL EQU -1
xbee_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
xbee_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
xbee_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
xbee_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
xbee_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
xbee_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
xbee_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
xbee_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
xbee_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
xbee_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
xbee_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
xbee_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
xbee_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
xbee_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
xbee_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
xbee_tx__0__PC EQU CYREG_PRT0_PC
xbee_tx__0__PC2 EQU CYREG_PRT0_PC2
xbee_tx__0__PORT EQU 0
xbee_tx__0__PS EQU CYREG_PRT0_PS
xbee_tx__0__SHIFT EQU 5
xbee_tx__DR EQU CYREG_PRT0_DR
xbee_tx__INTCFG EQU CYREG_PRT0_INTCFG
xbee_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
xbee_tx__MASK EQU 0x20
xbee_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
xbee_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
xbee_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
xbee_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
xbee_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
xbee_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
xbee_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
xbee_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
xbee_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
xbee_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
xbee_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
xbee_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
xbee_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
xbee_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
xbee_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
xbee_tx__PC EQU CYREG_PRT0_PC
xbee_tx__PC2 EQU CYREG_PRT0_PC2
xbee_tx__PORT EQU 0
xbee_tx__PS EQU CYREG_PRT0_PS
xbee_tx__SHIFT EQU 5

/* Clock */
Clock__DIVIDER_MASK EQU 0x0000FFFF
Clock__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock__ENABLE_MASK EQU 0x80000000
Clock__MASK EQU 0x80000000
Clock__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* start */
start__0__DM__MASK EQU 0xE00000
start__0__DM__SHIFT EQU 21
start__0__DR EQU CYREG_PRT0_DR
start__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
start__0__HSIOM_MASK EQU 0xF0000000
start__0__HSIOM_SHIFT EQU 28
start__0__INTCFG EQU CYREG_PRT0_INTCFG
start__0__INTSTAT EQU CYREG_PRT0_INTSTAT
start__0__MASK EQU 0x80
start__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
start__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
start__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
start__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
start__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
start__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
start__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
start__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
start__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
start__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
start__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
start__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
start__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
start__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
start__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
start__0__PC EQU CYREG_PRT0_PC
start__0__PC2 EQU CYREG_PRT0_PC2
start__0__PORT EQU 0
start__0__PS EQU CYREG_PRT0_PS
start__0__SHIFT EQU 7
start__DR EQU CYREG_PRT0_DR
start__INTCFG EQU CYREG_PRT0_INTCFG
start__INTSTAT EQU CYREG_PRT0_INTSTAT
start__MASK EQU 0x80
start__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
start__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
start__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
start__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
start__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
start__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
start__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
start__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
start__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
start__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
start__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
start__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
start__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
start__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
start__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
start__PC EQU CYREG_PRT0_PC
start__PC2 EQU CYREG_PRT0_PC2
start__PORT EQU 0
start__PS EQU CYREG_PRT0_PS
start__SHIFT EQU 7
start__SNAP EQU CYREG_PRT0_INTSTAT

/* timer_cy_m0s8_tcpwm_1 */
timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* wired */
wired__0__DM__MASK EQU 0xE00000
wired__0__DM__SHIFT EQU 21
wired__0__DR EQU CYREG_PRT2_DR
wired__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
wired__0__HSIOM_MASK EQU 0xF0000000
wired__0__HSIOM_SHIFT EQU 28
wired__0__INTCFG EQU CYREG_PRT2_INTCFG
wired__0__INTSTAT EQU CYREG_PRT2_INTSTAT
wired__0__MASK EQU 0x80
wired__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
wired__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
wired__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
wired__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
wired__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
wired__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
wired__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
wired__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
wired__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
wired__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
wired__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
wired__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
wired__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
wired__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
wired__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
wired__0__PC EQU CYREG_PRT2_PC
wired__0__PC2 EQU CYREG_PRT2_PC2
wired__0__PORT EQU 2
wired__0__PS EQU CYREG_PRT2_PS
wired__0__SHIFT EQU 7
wired__DR EQU CYREG_PRT2_DR
wired__INTCFG EQU CYREG_PRT2_INTCFG
wired__INTSTAT EQU CYREG_PRT2_INTSTAT
wired__MASK EQU 0x80
wired__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
wired__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
wired__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
wired__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
wired__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
wired__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
wired__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
wired__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
wired__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
wired__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
wired__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
wired__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
wired__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
wired__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
wired__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
wired__PC EQU CYREG_PRT2_PC
wired__PC2 EQU CYREG_PRT2_PC2
wired__PORT EQU 2
wired__PS EQU CYREG_PRT2_PS
wired__SHIFT EQU 7

/* cancel */
cancel__0__DM__MASK EQU 0xE00000
cancel__0__DM__SHIFT EQU 21
cancel__0__DR EQU CYREG_PRT3_DR
cancel__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
cancel__0__HSIOM_MASK EQU 0xF0000000
cancel__0__HSIOM_SHIFT EQU 28
cancel__0__INTCFG EQU CYREG_PRT3_INTCFG
cancel__0__INTSTAT EQU CYREG_PRT3_INTSTAT
cancel__0__MASK EQU 0x80
cancel__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
cancel__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
cancel__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
cancel__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
cancel__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
cancel__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
cancel__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
cancel__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
cancel__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
cancel__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
cancel__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
cancel__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
cancel__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
cancel__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
cancel__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
cancel__0__PC EQU CYREG_PRT3_PC
cancel__0__PC2 EQU CYREG_PRT3_PC2
cancel__0__PORT EQU 3
cancel__0__PS EQU CYREG_PRT3_PS
cancel__0__SHIFT EQU 7
cancel__DR EQU CYREG_PRT3_DR
cancel__INTCFG EQU CYREG_PRT3_INTCFG
cancel__INTSTAT EQU CYREG_PRT3_INTSTAT
cancel__MASK EQU 0x80
cancel__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
cancel__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
cancel__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
cancel__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
cancel__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
cancel__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
cancel__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
cancel__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
cancel__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
cancel__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
cancel__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
cancel__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
cancel__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
cancel__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
cancel__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
cancel__PC EQU CYREG_PRT3_PC
cancel__PC2 EQU CYREG_PRT3_PC2
cancel__PORT EQU 3
cancel__PS EQU CYREG_PRT3_PS
cancel__SHIFT EQU 7
cancel__SNAP EQU CYREG_PRT3_INTSTAT

/* display_LCDPort */
display_LCDPort__0__DM__MASK EQU 0x07
display_LCDPort__0__DM__SHIFT EQU 0
display_LCDPort__0__DR EQU CYREG_PRT2_DR
display_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
display_LCDPort__0__HSIOM_MASK EQU 0x0000000F
display_LCDPort__0__HSIOM_SHIFT EQU 0
display_LCDPort__0__INTCFG EQU CYREG_PRT2_INTCFG
display_LCDPort__0__INTSTAT EQU CYREG_PRT2_INTSTAT
display_LCDPort__0__MASK EQU 0x01
display_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
display_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
display_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
display_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
display_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
display_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
display_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
display_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
display_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
display_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
display_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
display_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
display_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
display_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
display_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
display_LCDPort__0__PC EQU CYREG_PRT2_PC
display_LCDPort__0__PC2 EQU CYREG_PRT2_PC2
display_LCDPort__0__PORT EQU 2
display_LCDPort__0__PS EQU CYREG_PRT2_PS
display_LCDPort__0__SHIFT EQU 0
display_LCDPort__1__DM__MASK EQU 0x38
display_LCDPort__1__DM__SHIFT EQU 3
display_LCDPort__1__DR EQU CYREG_PRT2_DR
display_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
display_LCDPort__1__HSIOM_MASK EQU 0x000000F0
display_LCDPort__1__HSIOM_SHIFT EQU 4
display_LCDPort__1__INTCFG EQU CYREG_PRT2_INTCFG
display_LCDPort__1__INTSTAT EQU CYREG_PRT2_INTSTAT
display_LCDPort__1__MASK EQU 0x02
display_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
display_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
display_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
display_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
display_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
display_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
display_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
display_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
display_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
display_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
display_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
display_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
display_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
display_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
display_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
display_LCDPort__1__PC EQU CYREG_PRT2_PC
display_LCDPort__1__PC2 EQU CYREG_PRT2_PC2
display_LCDPort__1__PORT EQU 2
display_LCDPort__1__PS EQU CYREG_PRT2_PS
display_LCDPort__1__SHIFT EQU 1
display_LCDPort__2__DM__MASK EQU 0x1C0
display_LCDPort__2__DM__SHIFT EQU 6
display_LCDPort__2__DR EQU CYREG_PRT2_DR
display_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
display_LCDPort__2__HSIOM_MASK EQU 0x00000F00
display_LCDPort__2__HSIOM_SHIFT EQU 8
display_LCDPort__2__INTCFG EQU CYREG_PRT2_INTCFG
display_LCDPort__2__INTSTAT EQU CYREG_PRT2_INTSTAT
display_LCDPort__2__MASK EQU 0x04
display_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
display_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
display_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
display_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
display_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
display_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
display_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
display_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
display_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
display_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
display_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
display_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
display_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
display_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
display_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
display_LCDPort__2__PC EQU CYREG_PRT2_PC
display_LCDPort__2__PC2 EQU CYREG_PRT2_PC2
display_LCDPort__2__PORT EQU 2
display_LCDPort__2__PS EQU CYREG_PRT2_PS
display_LCDPort__2__SHIFT EQU 2
display_LCDPort__3__DM__MASK EQU 0xE00
display_LCDPort__3__DM__SHIFT EQU 9
display_LCDPort__3__DR EQU CYREG_PRT2_DR
display_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
display_LCDPort__3__HSIOM_MASK EQU 0x0000F000
display_LCDPort__3__HSIOM_SHIFT EQU 12
display_LCDPort__3__INTCFG EQU CYREG_PRT2_INTCFG
display_LCDPort__3__INTSTAT EQU CYREG_PRT2_INTSTAT
display_LCDPort__3__MASK EQU 0x08
display_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
display_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
display_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
display_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
display_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
display_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
display_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
display_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
display_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
display_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
display_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
display_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
display_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
display_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
display_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
display_LCDPort__3__PC EQU CYREG_PRT2_PC
display_LCDPort__3__PC2 EQU CYREG_PRT2_PC2
display_LCDPort__3__PORT EQU 2
display_LCDPort__3__PS EQU CYREG_PRT2_PS
display_LCDPort__3__SHIFT EQU 3
display_LCDPort__4__DM__MASK EQU 0x7000
display_LCDPort__4__DM__SHIFT EQU 12
display_LCDPort__4__DR EQU CYREG_PRT2_DR
display_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
display_LCDPort__4__HSIOM_MASK EQU 0x000F0000
display_LCDPort__4__HSIOM_SHIFT EQU 16
display_LCDPort__4__INTCFG EQU CYREG_PRT2_INTCFG
display_LCDPort__4__INTSTAT EQU CYREG_PRT2_INTSTAT
display_LCDPort__4__MASK EQU 0x10
display_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
display_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
display_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
display_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
display_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
display_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
display_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
display_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
display_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
display_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
display_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
display_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
display_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
display_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
display_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
display_LCDPort__4__PC EQU CYREG_PRT2_PC
display_LCDPort__4__PC2 EQU CYREG_PRT2_PC2
display_LCDPort__4__PORT EQU 2
display_LCDPort__4__PS EQU CYREG_PRT2_PS
display_LCDPort__4__SHIFT EQU 4
display_LCDPort__5__DM__MASK EQU 0x38000
display_LCDPort__5__DM__SHIFT EQU 15
display_LCDPort__5__DR EQU CYREG_PRT2_DR
display_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
display_LCDPort__5__HSIOM_MASK EQU 0x00F00000
display_LCDPort__5__HSIOM_SHIFT EQU 20
display_LCDPort__5__INTCFG EQU CYREG_PRT2_INTCFG
display_LCDPort__5__INTSTAT EQU CYREG_PRT2_INTSTAT
display_LCDPort__5__MASK EQU 0x20
display_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
display_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
display_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
display_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
display_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
display_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
display_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
display_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
display_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
display_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
display_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
display_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
display_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
display_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
display_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
display_LCDPort__5__PC EQU CYREG_PRT2_PC
display_LCDPort__5__PC2 EQU CYREG_PRT2_PC2
display_LCDPort__5__PORT EQU 2
display_LCDPort__5__PS EQU CYREG_PRT2_PS
display_LCDPort__5__SHIFT EQU 5
display_LCDPort__6__DM__MASK EQU 0x1C0000
display_LCDPort__6__DM__SHIFT EQU 18
display_LCDPort__6__DR EQU CYREG_PRT2_DR
display_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
display_LCDPort__6__HSIOM_MASK EQU 0x0F000000
display_LCDPort__6__HSIOM_SHIFT EQU 24
display_LCDPort__6__INTCFG EQU CYREG_PRT2_INTCFG
display_LCDPort__6__INTSTAT EQU CYREG_PRT2_INTSTAT
display_LCDPort__6__MASK EQU 0x40
display_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
display_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
display_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
display_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
display_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
display_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
display_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
display_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
display_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
display_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
display_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
display_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
display_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
display_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
display_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
display_LCDPort__6__PC EQU CYREG_PRT2_PC
display_LCDPort__6__PC2 EQU CYREG_PRT2_PC2
display_LCDPort__6__PORT EQU 2
display_LCDPort__6__PS EQU CYREG_PRT2_PS
display_LCDPort__6__SHIFT EQU 6
display_LCDPort__DR EQU CYREG_PRT2_DR
display_LCDPort__INTCFG EQU CYREG_PRT2_INTCFG
display_LCDPort__INTSTAT EQU CYREG_PRT2_INTSTAT
display_LCDPort__MASK EQU 0x7F
display_LCDPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
display_LCDPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
display_LCDPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
display_LCDPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
display_LCDPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
display_LCDPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
display_LCDPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
display_LCDPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
display_LCDPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
display_LCDPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
display_LCDPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
display_LCDPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
display_LCDPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
display_LCDPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
display_LCDPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
display_LCDPort__PC EQU CYREG_PRT2_PC
display_LCDPort__PC2 EQU CYREG_PRT2_PC2
display_LCDPort__PORT EQU 2
display_LCDPort__PS EQU CYREG_PRT2_PS
display_LCDPort__SHIFT EQU 0

/* led_red */
led_red__0__DM__MASK EQU 0x1C0000
led_red__0__DM__SHIFT EQU 18
led_red__0__DR EQU CYREG_PRT1_DR
led_red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
led_red__0__HSIOM_MASK EQU 0x0F000000
led_red__0__HSIOM_SHIFT EQU 24
led_red__0__INTCFG EQU CYREG_PRT1_INTCFG
led_red__0__INTSTAT EQU CYREG_PRT1_INTSTAT
led_red__0__MASK EQU 0x40
led_red__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
led_red__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
led_red__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
led_red__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
led_red__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
led_red__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
led_red__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
led_red__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
led_red__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
led_red__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
led_red__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
led_red__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
led_red__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
led_red__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
led_red__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
led_red__0__PC EQU CYREG_PRT1_PC
led_red__0__PC2 EQU CYREG_PRT1_PC2
led_red__0__PORT EQU 1
led_red__0__PS EQU CYREG_PRT1_PS
led_red__0__SHIFT EQU 6
led_red__DR EQU CYREG_PRT1_DR
led_red__INTCFG EQU CYREG_PRT1_INTCFG
led_red__INTSTAT EQU CYREG_PRT1_INTSTAT
led_red__MASK EQU 0x40
led_red__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
led_red__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
led_red__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
led_red__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
led_red__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
led_red__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
led_red__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
led_red__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
led_red__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
led_red__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
led_red__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
led_red__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
led_red__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
led_red__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
led_red__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
led_red__PC EQU CYREG_PRT1_PC
led_red__PC2 EQU CYREG_PRT1_PC2
led_red__PORT EQU 1
led_red__PS EQU CYREG_PRT1_PS
led_red__SHIFT EQU 6

/* led_blue */
led_blue__0__DM__MASK EQU 0xE00
led_blue__0__DM__SHIFT EQU 9
led_blue__0__DR EQU CYREG_PRT0_DR
led_blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
led_blue__0__HSIOM_MASK EQU 0x0000F000
led_blue__0__HSIOM_SHIFT EQU 12
led_blue__0__INTCFG EQU CYREG_PRT0_INTCFG
led_blue__0__INTSTAT EQU CYREG_PRT0_INTSTAT
led_blue__0__MASK EQU 0x08
led_blue__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
led_blue__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
led_blue__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
led_blue__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
led_blue__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
led_blue__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
led_blue__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
led_blue__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
led_blue__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
led_blue__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
led_blue__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
led_blue__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
led_blue__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
led_blue__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
led_blue__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
led_blue__0__PC EQU CYREG_PRT0_PC
led_blue__0__PC2 EQU CYREG_PRT0_PC2
led_blue__0__PORT EQU 0
led_blue__0__PS EQU CYREG_PRT0_PS
led_blue__0__SHIFT EQU 3
led_blue__DR EQU CYREG_PRT0_DR
led_blue__INTCFG EQU CYREG_PRT0_INTCFG
led_blue__INTSTAT EQU CYREG_PRT0_INTSTAT
led_blue__MASK EQU 0x08
led_blue__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
led_blue__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
led_blue__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
led_blue__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
led_blue__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
led_blue__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
led_blue__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
led_blue__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
led_blue__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
led_blue__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
led_blue__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
led_blue__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
led_blue__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
led_blue__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
led_blue__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
led_blue__PC EQU CYREG_PRT0_PC
led_blue__PC2 EQU CYREG_PRT0_PC2
led_blue__PORT EQU 0
led_blue__PS EQU CYREG_PRT0_PS
led_blue__SHIFT EQU 3

/* int_start */
int_start__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
int_start__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
int_start__INTC_MASK EQU 0x01
int_start__INTC_NUMBER EQU 0
int_start__INTC_PRIOR_MASK EQU 0xC0
int_start__INTC_PRIOR_NUM EQU 3
int_start__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
int_start__INTC_SET_EN_REG EQU CYREG_CM0_ISER
int_start__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* int_cancel */
int_cancel__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
int_cancel__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
int_cancel__INTC_MASK EQU 0x08
int_cancel__INTC_NUMBER EQU 3
int_cancel__INTC_PRIOR_MASK EQU 0xC0000000
int_cancel__INTC_PRIOR_NUM EQU 3
int_cancel__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
int_cancel__INTC_SET_EN_REG EQU CYREG_CM0_ISER
int_cancel__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
