# Single_Cycle_RISCV_Core
A single cycle 5-stage RISCV core 


### Brief about the project
This project is about the implementation of a single cycle RISCV core.

The core has 5 stages,
- Instruction Fetch
- instruction Decode
- Execute
- Memory Access
- Write back

The Datapath is as follows,


<img width="385" alt="image" src="https://github.com/CinnamonSandwich/Single_Cycle_RISCV_Core/assets/92498341/a1a2957d-806d-4086-8df2-cba0459f3c9f">






This project contains both design and test bench files for all stages individually and is implemented using System Verilog.
