
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d34  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000ef8  08000ef8  00002014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000ef8  08000ef8  00002014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000ef8  08000ef8  00002014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000ef8  08000ef8  00002014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000ef8  08000ef8  00001ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000efc  08000efc  00001efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08000f00  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  20000014  08000f14  00002014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000005c  08000f14  0000205c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000013dc  00000000  00000000  00002044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000004d4  00000000  00000000  00003420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000168  00000000  00000000  000038f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000106  00000000  00000000  00003a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002302  00000000  00000000  00003b66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001bf4  00000000  00000000  00005e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000097e6  00000000  00000000  00007a5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00011242  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000500  00000000  00000000  00011288  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00011788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000014 	.word	0x20000014
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000ee0 	.word	0x08000ee0

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000018 	.word	0x20000018
 8000200:	08000ee0 	.word	0x08000ee0

08000204 <delay>:
#define MY_ADDR			0x61U
#define SLAVE_ADDR  	0x68U

//Delay function
void delay(void)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i< 250000 ; i++);
 800020a:	2300      	movs	r3, #0
 800020c:	607b      	str	r3, [r7, #4]
 800020e:	e002      	b.n	8000216 <delay+0x12>
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	3301      	adds	r3, #1
 8000214:	607b      	str	r3, [r7, #4]
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	4a04      	ldr	r2, [pc, #16]	@ (800022c <delay+0x28>)
 800021a:	4293      	cmp	r3, r2
 800021c:	d9f8      	bls.n	8000210 <delay+0xc>
}
 800021e:	bf00      	nop
 8000220:	bf00      	nop
 8000222:	370c      	adds	r7, #12
 8000224:	46bd      	mov	sp, r7
 8000226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800022a:	4770      	bx	lr
 800022c:	0003d08f 	.word	0x0003d08f

08000230 <I2C1_GPIOInits>:
 * PB7 --> SDA

 */

void I2C1_GPIOInits(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b084      	sub	sp, #16
 8000234:	af00      	add	r7, sp, #0
	GPIO_Handle_t I2CPins;

	I2CPins.pGPIOx = GPIOB;
 8000236:	4b0e      	ldr	r3, [pc, #56]	@ (8000270 <I2C1_GPIOInits+0x40>)
 8000238:	607b      	str	r3, [r7, #4]
	I2CPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800023a:	2302      	movs	r3, #2
 800023c:	727b      	strb	r3, [r7, #9]
	I2CPins.GPIO_PinConfig.GPIO_PinAltFunMode = 4;
 800023e:	2304      	movs	r3, #4
 8000240:	737b      	strb	r3, [r7, #13]
	I2CPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 8000242:	2301      	movs	r3, #1
 8000244:	733b      	strb	r3, [r7, #12]
	I2CPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000246:	2301      	movs	r3, #1
 8000248:	72fb      	strb	r3, [r7, #11]
	I2CPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800024a:	2302      	movs	r3, #2
 800024c:	72bb      	strb	r3, [r7, #10]

	//SCL
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 800024e:	2306      	movs	r3, #6
 8000250:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000252:	1d3b      	adds	r3, r7, #4
 8000254:	4618      	mov	r0, r3
 8000256:	f000 f985 	bl	8000564 <GPIO_Init>

	//SDA
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 800025a:	2307      	movs	r3, #7
 800025c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	4618      	mov	r0, r3
 8000262:	f000 f97f 	bl	8000564 <GPIO_Init>

}
 8000266:	bf00      	nop
 8000268:	3710      	adds	r7, #16
 800026a:	46bd      	mov	sp, r7
 800026c:	bd80      	pop	{r7, pc}
 800026e:	bf00      	nop
 8000270:	40020400 	.word	0x40020400

08000274 <I2C1_Inits>:

void I2C1_Inits(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
	I2C1Handle.pI2Cx = I2C1;
 8000278:	4b09      	ldr	r3, [pc, #36]	@ (80002a0 <I2C1_Inits+0x2c>)
 800027a:	4a0a      	ldr	r2, [pc, #40]	@ (80002a4 <I2C1_Inits+0x30>)
 800027c:	601a      	str	r2, [r3, #0]
	I2C1Handle.I2C_Config.I2C_ACKControl = I2C_ACK_ENABLE;
 800027e:	4b08      	ldr	r3, [pc, #32]	@ (80002a0 <I2C1_Inits+0x2c>)
 8000280:	2201      	movs	r2, #1
 8000282:	725a      	strb	r2, [r3, #9]
	I2C1Handle.I2C_Config.I2C_DeviceAddress = MY_ADDR;
 8000284:	4b06      	ldr	r3, [pc, #24]	@ (80002a0 <I2C1_Inits+0x2c>)
 8000286:	2261      	movs	r2, #97	@ 0x61
 8000288:	721a      	strb	r2, [r3, #8]
	I2C1Handle.I2C_Config.I2C_FMDutyCycle = I2C_FM_DUTY_2;
 800028a:	4b05      	ldr	r3, [pc, #20]	@ (80002a0 <I2C1_Inits+0x2c>)
 800028c:	2200      	movs	r2, #0
 800028e:	815a      	strh	r2, [r3, #10]
	I2C1Handle.I2C_Config.I2C_SCLSpeed = I2C_SCL_SPEED_SM;
 8000290:	4b03      	ldr	r3, [pc, #12]	@ (80002a0 <I2C1_Inits+0x2c>)
 8000292:	4a05      	ldr	r2, [pc, #20]	@ (80002a8 <I2C1_Inits+0x34>)
 8000294:	605a      	str	r2, [r3, #4]
	I2C_Init(&I2C1Handle);
 8000296:	4802      	ldr	r0, [pc, #8]	@ (80002a0 <I2C1_Inits+0x2c>)
 8000298:	f000 fb7c 	bl	8000994 <I2C_Init>
}
 800029c:	bf00      	nop
 800029e:	bd80      	pop	{r7, pc}
 80002a0:	20000030 	.word	0x20000030
 80002a4:	40005400 	.word	0x40005400
 80002a8:	000186a0 	.word	0x000186a0

080002ac <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIObtn;
	GPIObtn.pGPIOx = GPIOC;
 80002b2:	4b09      	ldr	r3, [pc, #36]	@ (80002d8 <GPIO_ButtonInit+0x2c>)
 80002b4:	607b      	str	r3, [r7, #4]
	GPIObtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 80002b6:	230d      	movs	r3, #13
 80002b8:	723b      	strb	r3, [r7, #8]
	GPIObtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 80002ba:	2300      	movs	r3, #0
 80002bc:	727b      	strb	r3, [r7, #9]
	GPIObtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002be:	2302      	movs	r3, #2
 80002c0:	72bb      	strb	r3, [r7, #10]
	GPIObtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002c2:	2300      	movs	r3, #0
 80002c4:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIObtn);
 80002c6:	1d3b      	adds	r3, r7, #4
 80002c8:	4618      	mov	r0, r3
 80002ca:	f000 f94b 	bl	8000564 <GPIO_Init>
}
 80002ce:	bf00      	nop
 80002d0:	3710      	adds	r7, #16
 80002d2:	46bd      	mov	sp, r7
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop
 80002d8:	40020800 	.word	0x40020800

080002dc <main>:

int main(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b084      	sub	sp, #16
 80002e0:	af02      	add	r7, sp, #8
	uint8_t commandcode;
	uint8_t length;
	GPIO_ButtonInit();
 80002e2:	f7ff ffe3 	bl	80002ac <GPIO_ButtonInit>

	//Configure the pins
	I2C1_GPIOInits();
 80002e6:	f7ff ffa3 	bl	8000230 <I2C1_GPIOInits>

	//Initialize the I2C peripheral
	I2C1_Inits();
 80002ea:	f7ff ffc3 	bl	8000274 <I2C1_Inits>

	//Enable the peripheral
	I2C_PeripheralControl(I2C1,ENABLE);
 80002ee:	2101      	movs	r1, #1
 80002f0:	481b      	ldr	r0, [pc, #108]	@ (8000360 <main+0x84>)
 80002f2:	f000 fdb4 	bl	8000e5e <I2C_PeripheralControl>

	//Enable ACK
	I2C1->CR1 |= (1 << 10);
 80002f6:	4b1a      	ldr	r3, [pc, #104]	@ (8000360 <main+0x84>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	4a19      	ldr	r2, [pc, #100]	@ (8000360 <main+0x84>)
 80002fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000300:	6013      	str	r3, [r2, #0]
	while(1)
	{
		//Wait for button press
		while((GPIO_ReadFromInputPin(GPIOC,GPIO_PIN_NO_13)));
 8000302:	bf00      	nop
 8000304:	210d      	movs	r1, #13
 8000306:	4817      	ldr	r0, [pc, #92]	@ (8000364 <main+0x88>)
 8000308:	f000 face 	bl	80008a8 <GPIO_ReadFromInputPin>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d1f8      	bne.n	8000304 <main+0x28>
		delay();
 8000312:	f7ff ff77 	bl	8000204 <delay>
		//Send 0x51 to slave
		commandcode = 0x51;
 8000316:	2351      	movs	r3, #81	@ 0x51
 8000318:	71fb      	strb	r3, [r7, #7]
		I2C_MasterSendData(&I2C1Handle,&commandcode,1,SLAVE_ADDR,I2C_SR);
 800031a:	1df9      	adds	r1, r7, #7
 800031c:	2301      	movs	r3, #1
 800031e:	9300      	str	r3, [sp, #0]
 8000320:	2368      	movs	r3, #104	@ 0x68
 8000322:	2201      	movs	r2, #1
 8000324:	4810      	ldr	r0, [pc, #64]	@ (8000368 <main+0x8c>)
 8000326:	f000 fc9b 	bl	8000c60 <I2C_MasterSendData>

		//Read length of data from slave
		I2C_MasterReceiveData(&I2C1Handle,&length,1,SLAVE_ADDR,I2C_SR);
 800032a:	1db9      	adds	r1, r7, #6
 800032c:	2301      	movs	r3, #1
 800032e:	9300      	str	r3, [sp, #0]
 8000330:	2368      	movs	r3, #104	@ 0x68
 8000332:	2201      	movs	r2, #1
 8000334:	480c      	ldr	r0, [pc, #48]	@ (8000368 <main+0x8c>)
 8000336:	f000 fcfe 	bl	8000d36 <I2C_MasterReceiveData>

		//Send 0x52 to slave
		commandcode = 0x52;
 800033a:	2352      	movs	r3, #82	@ 0x52
 800033c:	71fb      	strb	r3, [r7, #7]
		I2C_MasterSendData(&I2C1Handle,&commandcode,1,SLAVE_ADDR,I2C_SR);
 800033e:	1df9      	adds	r1, r7, #7
 8000340:	2301      	movs	r3, #1
 8000342:	9300      	str	r3, [sp, #0]
 8000344:	2368      	movs	r3, #104	@ 0x68
 8000346:	2201      	movs	r2, #1
 8000348:	4807      	ldr	r0, [pc, #28]	@ (8000368 <main+0x8c>)
 800034a:	f000 fc89 	bl	8000c60 <I2C_MasterSendData>

		//Read data from slave
		I2C_MasterReceiveData(&I2C1Handle,rcv_buff,length,SLAVE_ADDR,I2C_NO_SR);
 800034e:	79ba      	ldrb	r2, [r7, #6]
 8000350:	2300      	movs	r3, #0
 8000352:	9300      	str	r3, [sp, #0]
 8000354:	2368      	movs	r3, #104	@ 0x68
 8000356:	4905      	ldr	r1, [pc, #20]	@ (800036c <main+0x90>)
 8000358:	4803      	ldr	r0, [pc, #12]	@ (8000368 <main+0x8c>)
 800035a:	f000 fcec 	bl	8000d36 <I2C_MasterReceiveData>
		while((GPIO_ReadFromInputPin(GPIOC,GPIO_PIN_NO_13)));
 800035e:	e7d0      	b.n	8000302 <main+0x26>
 8000360:	40005400 	.word	0x40005400
 8000364:	40020800 	.word	0x40020800
 8000368:	20000030 	.word	0x20000030
 800036c:	2000003c 	.word	0x2000003c

08000370 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000370:	480d      	ldr	r0, [pc, #52]	@ (80003a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000372:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000374:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000378:	480c      	ldr	r0, [pc, #48]	@ (80003ac <LoopForever+0x6>)
  ldr r1, =_edata
 800037a:	490d      	ldr	r1, [pc, #52]	@ (80003b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800037c:	4a0d      	ldr	r2, [pc, #52]	@ (80003b4 <LoopForever+0xe>)
  movs r3, #0
 800037e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000380:	e002      	b.n	8000388 <LoopCopyDataInit>

08000382 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000382:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000384:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000386:	3304      	adds	r3, #4

08000388 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000388:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800038a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800038c:	d3f9      	bcc.n	8000382 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800038e:	4a0a      	ldr	r2, [pc, #40]	@ (80003b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000390:	4c0a      	ldr	r4, [pc, #40]	@ (80003bc <LoopForever+0x16>)
  movs r3, #0
 8000392:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000394:	e001      	b.n	800039a <LoopFillZerobss>

08000396 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000396:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000398:	3204      	adds	r2, #4

0800039a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800039a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800039c:	d3fb      	bcc.n	8000396 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800039e:	f000 fd7b 	bl	8000e98 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80003a2:	f7ff ff9b 	bl	80002dc <main>

080003a6 <LoopForever>:

LoopForever:
  b LoopForever
 80003a6:	e7fe      	b.n	80003a6 <LoopForever>
  ldr   r0, =_estack
 80003a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003b0:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80003b4:	08000f00 	.word	0x08000f00
  ldr r2, =_sbss
 80003b8:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80003bc:	2000005c 	.word	0x2000005c

080003c0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003c0:	e7fe      	b.n	80003c0 <ADC_IRQHandler>
	...

080003c4 <GPIO_PeriClockControl>:

#include "stm32f446xx_gpio_driver.h"


void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx , uint8_t EnorDi)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b083      	sub	sp, #12
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
 80003cc:	460b      	mov	r3, r1
 80003ce:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80003d0:	78fb      	ldrb	r3, [r7, #3]
 80003d2:	2b01      	cmp	r3, #1
 80003d4:	d157      	bne.n	8000486 <GPIO_PeriClockControl+0xc2>
	{
		if(pGPIOx == GPIOA)
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	4a59      	ldr	r2, [pc, #356]	@ (8000540 <GPIO_PeriClockControl+0x17c>)
 80003da:	4293      	cmp	r3, r2
 80003dc:	d106      	bne.n	80003ec <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80003de:	4b59      	ldr	r3, [pc, #356]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 80003e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003e2:	4a58      	ldr	r2, [pc, #352]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 80003e4:	f043 0301 	orr.w	r3, r3, #1
 80003e8:	6313      	str	r3, [r2, #48]	@ 0x30
	}




}
 80003ea:	e0a3      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB)
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	4a56      	ldr	r2, [pc, #344]	@ (8000548 <GPIO_PeriClockControl+0x184>)
 80003f0:	4293      	cmp	r3, r2
 80003f2:	d106      	bne.n	8000402 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003f4:	4b53      	ldr	r3, [pc, #332]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 80003f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003f8:	4a52      	ldr	r2, [pc, #328]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 80003fa:	f043 0302 	orr.w	r3, r3, #2
 80003fe:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000400:	e098      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC)
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	4a51      	ldr	r2, [pc, #324]	@ (800054c <GPIO_PeriClockControl+0x188>)
 8000406:	4293      	cmp	r3, r2
 8000408:	d106      	bne.n	8000418 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800040a:	4b4e      	ldr	r3, [pc, #312]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 800040c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800040e:	4a4d      	ldr	r2, [pc, #308]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 8000410:	f043 0304 	orr.w	r3, r3, #4
 8000414:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000416:	e08d      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD)
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	4a4d      	ldr	r2, [pc, #308]	@ (8000550 <GPIO_PeriClockControl+0x18c>)
 800041c:	4293      	cmp	r3, r2
 800041e:	d106      	bne.n	800042e <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000420:	4b48      	ldr	r3, [pc, #288]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 8000422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000424:	4a47      	ldr	r2, [pc, #284]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 8000426:	f043 0308 	orr.w	r3, r3, #8
 800042a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800042c:	e082      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	4a48      	ldr	r2, [pc, #288]	@ (8000554 <GPIO_PeriClockControl+0x190>)
 8000432:	4293      	cmp	r3, r2
 8000434:	d106      	bne.n	8000444 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000436:	4b43      	ldr	r3, [pc, #268]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 8000438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800043a:	4a42      	ldr	r2, [pc, #264]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 800043c:	f043 0310 	orr.w	r3, r3, #16
 8000440:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000442:	e077      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF)
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	4a44      	ldr	r2, [pc, #272]	@ (8000558 <GPIO_PeriClockControl+0x194>)
 8000448:	4293      	cmp	r3, r2
 800044a:	d106      	bne.n	800045a <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 800044c:	4b3d      	ldr	r3, [pc, #244]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 800044e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000450:	4a3c      	ldr	r2, [pc, #240]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 8000452:	f043 0320 	orr.w	r3, r3, #32
 8000456:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000458:	e06c      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	4a3f      	ldr	r2, [pc, #252]	@ (800055c <GPIO_PeriClockControl+0x198>)
 800045e:	4293      	cmp	r3, r2
 8000460:	d106      	bne.n	8000470 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000462:	4b38      	ldr	r3, [pc, #224]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 8000464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000466:	4a37      	ldr	r2, [pc, #220]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 8000468:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800046c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800046e:	e061      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH)
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	4a3b      	ldr	r2, [pc, #236]	@ (8000560 <GPIO_PeriClockControl+0x19c>)
 8000474:	4293      	cmp	r3, r2
 8000476:	d15d      	bne.n	8000534 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 8000478:	4b32      	ldr	r3, [pc, #200]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 800047a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800047c:	4a31      	ldr	r2, [pc, #196]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 800047e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000482:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000484:	e056      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA)
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	4a2d      	ldr	r2, [pc, #180]	@ (8000540 <GPIO_PeriClockControl+0x17c>)
 800048a:	4293      	cmp	r3, r2
 800048c:	d106      	bne.n	800049c <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 800048e:	4b2d      	ldr	r3, [pc, #180]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 8000490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000492:	4a2c      	ldr	r2, [pc, #176]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 8000494:	f023 0301 	bic.w	r3, r3, #1
 8000498:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800049a:	e04b      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB)
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	4a2a      	ldr	r2, [pc, #168]	@ (8000548 <GPIO_PeriClockControl+0x184>)
 80004a0:	4293      	cmp	r3, r2
 80004a2:	d106      	bne.n	80004b2 <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 80004a4:	4b27      	ldr	r3, [pc, #156]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 80004a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004a8:	4a26      	ldr	r2, [pc, #152]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 80004aa:	f023 0302 	bic.w	r3, r3, #2
 80004ae:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004b0:	e040      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC)
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	4a25      	ldr	r2, [pc, #148]	@ (800054c <GPIO_PeriClockControl+0x188>)
 80004b6:	4293      	cmp	r3, r2
 80004b8:	d106      	bne.n	80004c8 <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 80004ba:	4b22      	ldr	r3, [pc, #136]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 80004bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004be:	4a21      	ldr	r2, [pc, #132]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 80004c0:	f023 0304 	bic.w	r3, r3, #4
 80004c4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004c6:	e035      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD)
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	4a21      	ldr	r2, [pc, #132]	@ (8000550 <GPIO_PeriClockControl+0x18c>)
 80004cc:	4293      	cmp	r3, r2
 80004ce:	d106      	bne.n	80004de <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 80004d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 80004d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004d4:	4a1b      	ldr	r2, [pc, #108]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 80004d6:	f023 0308 	bic.w	r3, r3, #8
 80004da:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004dc:	e02a      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	4a1c      	ldr	r2, [pc, #112]	@ (8000554 <GPIO_PeriClockControl+0x190>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d106      	bne.n	80004f4 <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 80004e6:	4b17      	ldr	r3, [pc, #92]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 80004e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ea:	4a16      	ldr	r2, [pc, #88]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 80004ec:	f023 0310 	bic.w	r3, r3, #16
 80004f0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004f2:	e01f      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF)
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	4a18      	ldr	r2, [pc, #96]	@ (8000558 <GPIO_PeriClockControl+0x194>)
 80004f8:	4293      	cmp	r3, r2
 80004fa:	d106      	bne.n	800050a <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 80004fc:	4b11      	ldr	r3, [pc, #68]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 80004fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000500:	4a10      	ldr	r2, [pc, #64]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 8000502:	f023 0320 	bic.w	r3, r3, #32
 8000506:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000508:	e014      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG)
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	4a13      	ldr	r2, [pc, #76]	@ (800055c <GPIO_PeriClockControl+0x198>)
 800050e:	4293      	cmp	r3, r2
 8000510:	d106      	bne.n	8000520 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 8000512:	4b0c      	ldr	r3, [pc, #48]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 8000514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000516:	4a0b      	ldr	r2, [pc, #44]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 8000518:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800051c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800051e:	e009      	b.n	8000534 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH)
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	4a0f      	ldr	r2, [pc, #60]	@ (8000560 <GPIO_PeriClockControl+0x19c>)
 8000524:	4293      	cmp	r3, r2
 8000526:	d105      	bne.n	8000534 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 8000528:	4b06      	ldr	r3, [pc, #24]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 800052a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800052c:	4a05      	ldr	r2, [pc, #20]	@ (8000544 <GPIO_PeriClockControl+0x180>)
 800052e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000532:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000534:	bf00      	nop
 8000536:	370c      	adds	r7, #12
 8000538:	46bd      	mov	sp, r7
 800053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053e:	4770      	bx	lr
 8000540:	40020000 	.word	0x40020000
 8000544:	40023800 	.word	0x40023800
 8000548:	40020400 	.word	0x40020400
 800054c:	40020800 	.word	0x40020800
 8000550:	40020c00 	.word	0x40020c00
 8000554:	40021000 	.word	0x40021000
 8000558:	40021400 	.word	0x40021400
 800055c:	40021800 	.word	0x40021800
 8000560:	40021c00 	.word	0x40021c00

08000564 <GPIO_Init>:

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b086      	sub	sp, #24
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 800056c:	2300      	movs	r3, #0
 800056e:	617b      	str	r3, [r7, #20]

	//Enable peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx , ENABLE);
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2101      	movs	r1, #1
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff ff24 	bl	80003c4 <GPIO_PeriClockControl>

	//configure mode

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	795b      	ldrb	r3, [r3, #5]
 8000580:	2b03      	cmp	r3, #3
 8000582:	d81f      	bhi.n	80005c4 <GPIO_Init+0x60>
	{
		//non interrupt
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	795b      	ldrb	r3, [r3, #5]
 8000588:	461a      	mov	r2, r3
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	791b      	ldrb	r3, [r3, #4]
 800058e:	005b      	lsls	r3, r3, #1
 8000590:	fa02 f303 	lsl.w	r3, r2, r3
 8000594:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	681a      	ldr	r2, [r3, #0]
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	791b      	ldrb	r3, [r3, #4]
 80005a0:	4619      	mov	r1, r3
 80005a2:	2303      	movs	r3, #3
 80005a4:	408b      	lsls	r3, r1
 80005a6:	43db      	mvns	r3, r3
 80005a8:	4619      	mov	r1, r3
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	400a      	ands	r2, r1
 80005b0:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	6819      	ldr	r1, [r3, #0]
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	697a      	ldr	r2, [r7, #20]
 80005be:	430a      	orrs	r2, r1
 80005c0:	601a      	str	r2, [r3, #0]
 80005c2:	e0c9      	b.n	8000758 <GPIO_Init+0x1f4>
	}else
	{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	795b      	ldrb	r3, [r3, #5]
 80005c8:	2b04      	cmp	r3, #4
 80005ca:	d117      	bne.n	80005fc <GPIO_Init+0x98>
		{
			//1.Configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005cc:	4b47      	ldr	r3, [pc, #284]	@ (80006ec <GPIO_Init+0x188>)
 80005ce:	68db      	ldr	r3, [r3, #12]
 80005d0:	687a      	ldr	r2, [r7, #4]
 80005d2:	7912      	ldrb	r2, [r2, #4]
 80005d4:	4611      	mov	r1, r2
 80005d6:	2201      	movs	r2, #1
 80005d8:	408a      	lsls	r2, r1
 80005da:	4611      	mov	r1, r2
 80005dc:	4a43      	ldr	r2, [pc, #268]	@ (80006ec <GPIO_Init+0x188>)
 80005de:	430b      	orrs	r3, r1
 80005e0:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//Clearing RTSR bit for as it might be 1
 80005e2:	4b42      	ldr	r3, [pc, #264]	@ (80006ec <GPIO_Init+0x188>)
 80005e4:	689b      	ldr	r3, [r3, #8]
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	7912      	ldrb	r2, [r2, #4]
 80005ea:	4611      	mov	r1, r2
 80005ec:	2201      	movs	r2, #1
 80005ee:	408a      	lsls	r2, r1
 80005f0:	43d2      	mvns	r2, r2
 80005f2:	4611      	mov	r1, r2
 80005f4:	4a3d      	ldr	r2, [pc, #244]	@ (80006ec <GPIO_Init+0x188>)
 80005f6:	400b      	ands	r3, r1
 80005f8:	6093      	str	r3, [r2, #8]
 80005fa:	e035      	b.n	8000668 <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	795b      	ldrb	r3, [r3, #5]
 8000600:	2b05      	cmp	r3, #5
 8000602:	d117      	bne.n	8000634 <GPIO_Init+0xd0>
		{
			//1.Configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000604:	4b39      	ldr	r3, [pc, #228]	@ (80006ec <GPIO_Init+0x188>)
 8000606:	689b      	ldr	r3, [r3, #8]
 8000608:	687a      	ldr	r2, [r7, #4]
 800060a:	7912      	ldrb	r2, [r2, #4]
 800060c:	4611      	mov	r1, r2
 800060e:	2201      	movs	r2, #1
 8000610:	408a      	lsls	r2, r1
 8000612:	4611      	mov	r1, r2
 8000614:	4a35      	ldr	r2, [pc, #212]	@ (80006ec <GPIO_Init+0x188>)
 8000616:	430b      	orrs	r3, r1
 8000618:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//Clearing FTSR bit for as it might be 1
 800061a:	4b34      	ldr	r3, [pc, #208]	@ (80006ec <GPIO_Init+0x188>)
 800061c:	68db      	ldr	r3, [r3, #12]
 800061e:	687a      	ldr	r2, [r7, #4]
 8000620:	7912      	ldrb	r2, [r2, #4]
 8000622:	4611      	mov	r1, r2
 8000624:	2201      	movs	r2, #1
 8000626:	408a      	lsls	r2, r1
 8000628:	43d2      	mvns	r2, r2
 800062a:	4611      	mov	r1, r2
 800062c:	4a2f      	ldr	r2, [pc, #188]	@ (80006ec <GPIO_Init+0x188>)
 800062e:	400b      	ands	r3, r1
 8000630:	60d3      	str	r3, [r2, #12]
 8000632:	e019      	b.n	8000668 <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	795b      	ldrb	r3, [r3, #5]
 8000638:	2b06      	cmp	r3, #6
 800063a:	d115      	bne.n	8000668 <GPIO_Init+0x104>
		{
			//1.Configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800063c:	4b2b      	ldr	r3, [pc, #172]	@ (80006ec <GPIO_Init+0x188>)
 800063e:	689b      	ldr	r3, [r3, #8]
 8000640:	687a      	ldr	r2, [r7, #4]
 8000642:	7912      	ldrb	r2, [r2, #4]
 8000644:	4611      	mov	r1, r2
 8000646:	2201      	movs	r2, #1
 8000648:	408a      	lsls	r2, r1
 800064a:	4611      	mov	r1, r2
 800064c:	4a27      	ldr	r2, [pc, #156]	@ (80006ec <GPIO_Init+0x188>)
 800064e:	430b      	orrs	r3, r1
 8000650:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000652:	4b26      	ldr	r3, [pc, #152]	@ (80006ec <GPIO_Init+0x188>)
 8000654:	68db      	ldr	r3, [r3, #12]
 8000656:	687a      	ldr	r2, [r7, #4]
 8000658:	7912      	ldrb	r2, [r2, #4]
 800065a:	4611      	mov	r1, r2
 800065c:	2201      	movs	r2, #1
 800065e:	408a      	lsls	r2, r1
 8000660:	4611      	mov	r1, r2
 8000662:	4a22      	ldr	r2, [pc, #136]	@ (80006ec <GPIO_Init+0x188>)
 8000664:	430b      	orrs	r3, r1
 8000666:	60d3      	str	r3, [r2, #12]
		}

		//2.Configure the GPIO port selection in the SYSCFG_EXTICR
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	791b      	ldrb	r3, [r3, #4]
 800066c:	089b      	lsrs	r3, r3, #2
 800066e:	74fb      	strb	r3, [r7, #19]
		temp2 =pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	791b      	ldrb	r3, [r3, #4]
 8000674:	f003 0303 	and.w	r3, r3, #3
 8000678:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a1c      	ldr	r2, [pc, #112]	@ (80006f0 <GPIO_Init+0x18c>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d045      	beq.n	8000710 <GPIO_Init+0x1ac>
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a1a      	ldr	r2, [pc, #104]	@ (80006f4 <GPIO_Init+0x190>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d02b      	beq.n	80006e6 <GPIO_Init+0x182>
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4a19      	ldr	r2, [pc, #100]	@ (80006f8 <GPIO_Init+0x194>)
 8000694:	4293      	cmp	r3, r2
 8000696:	d024      	beq.n	80006e2 <GPIO_Init+0x17e>
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a17      	ldr	r2, [pc, #92]	@ (80006fc <GPIO_Init+0x198>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d01d      	beq.n	80006de <GPIO_Init+0x17a>
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	4a16      	ldr	r2, [pc, #88]	@ (8000700 <GPIO_Init+0x19c>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	d016      	beq.n	80006da <GPIO_Init+0x176>
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a14      	ldr	r2, [pc, #80]	@ (8000704 <GPIO_Init+0x1a0>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d00f      	beq.n	80006d6 <GPIO_Init+0x172>
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4a13      	ldr	r2, [pc, #76]	@ (8000708 <GPIO_Init+0x1a4>)
 80006bc:	4293      	cmp	r3, r2
 80006be:	d008      	beq.n	80006d2 <GPIO_Init+0x16e>
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a11      	ldr	r2, [pc, #68]	@ (800070c <GPIO_Init+0x1a8>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d101      	bne.n	80006ce <GPIO_Init+0x16a>
 80006ca:	2307      	movs	r3, #7
 80006cc:	e021      	b.n	8000712 <GPIO_Init+0x1ae>
 80006ce:	2300      	movs	r3, #0
 80006d0:	e01f      	b.n	8000712 <GPIO_Init+0x1ae>
 80006d2:	2306      	movs	r3, #6
 80006d4:	e01d      	b.n	8000712 <GPIO_Init+0x1ae>
 80006d6:	2305      	movs	r3, #5
 80006d8:	e01b      	b.n	8000712 <GPIO_Init+0x1ae>
 80006da:	2304      	movs	r3, #4
 80006dc:	e019      	b.n	8000712 <GPIO_Init+0x1ae>
 80006de:	2303      	movs	r3, #3
 80006e0:	e017      	b.n	8000712 <GPIO_Init+0x1ae>
 80006e2:	2302      	movs	r3, #2
 80006e4:	e015      	b.n	8000712 <GPIO_Init+0x1ae>
 80006e6:	2301      	movs	r3, #1
 80006e8:	e013      	b.n	8000712 <GPIO_Init+0x1ae>
 80006ea:	bf00      	nop
 80006ec:	40013c00 	.word	0x40013c00
 80006f0:	40020000 	.word	0x40020000
 80006f4:	40020400 	.word	0x40020400
 80006f8:	40020800 	.word	0x40020800
 80006fc:	40020c00 	.word	0x40020c00
 8000700:	40021000 	.word	0x40021000
 8000704:	40021400 	.word	0x40021400
 8000708:	40021800 	.word	0x40021800
 800070c:	40021c00 	.word	0x40021c00
 8000710:	2300      	movs	r3, #0
 8000712:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000714:	4b61      	ldr	r3, [pc, #388]	@ (800089c <GPIO_Init+0x338>)
 8000716:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000718:	4a60      	ldr	r2, [pc, #384]	@ (800089c <GPIO_Init+0x338>)
 800071a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800071e:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] |= portcode << ( temp2 * 4);
 8000720:	4a5f      	ldr	r2, [pc, #380]	@ (80008a0 <GPIO_Init+0x33c>)
 8000722:	7cfb      	ldrb	r3, [r7, #19]
 8000724:	3302      	adds	r3, #2
 8000726:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800072a:	7c79      	ldrb	r1, [r7, #17]
 800072c:	7cbb      	ldrb	r3, [r7, #18]
 800072e:	009b      	lsls	r3, r3, #2
 8000730:	fa01 f303 	lsl.w	r3, r1, r3
 8000734:	4618      	mov	r0, r3
 8000736:	495a      	ldr	r1, [pc, #360]	@ (80008a0 <GPIO_Init+0x33c>)
 8000738:	7cfb      	ldrb	r3, [r7, #19]
 800073a:	4302      	orrs	r2, r0
 800073c:	3302      	adds	r3, #2
 800073e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


		//3. Enable the EXTI    interrupt delivery using IMR
		EXTI->IMR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000742:	4b58      	ldr	r3, [pc, #352]	@ (80008a4 <GPIO_Init+0x340>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	7912      	ldrb	r2, [r2, #4]
 800074a:	4611      	mov	r1, r2
 800074c:	2201      	movs	r2, #1
 800074e:	408a      	lsls	r2, r1
 8000750:	4611      	mov	r1, r2
 8000752:	4a54      	ldr	r2, [pc, #336]	@ (80008a4 <GPIO_Init+0x340>)
 8000754:	430b      	orrs	r3, r1
 8000756:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 8000758:	2300      	movs	r3, #0
 800075a:	617b      	str	r3, [r7, #20]

	//configure speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	799b      	ldrb	r3, [r3, #6]
 8000760:	461a      	mov	r2, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	791b      	ldrb	r3, [r3, #4]
 8000766:	005b      	lsls	r3, r3, #1
 8000768:	fa02 f303 	lsl.w	r3, r2, r3
 800076c:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	689a      	ldr	r2, [r3, #8]
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	791b      	ldrb	r3, [r3, #4]
 8000778:	4619      	mov	r1, r3
 800077a:	2303      	movs	r3, #3
 800077c:	408b      	lsls	r3, r1
 800077e:	43db      	mvns	r3, r3
 8000780:	4619      	mov	r1, r3
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	400a      	ands	r2, r1
 8000788:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDER |= temp;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	6899      	ldr	r1, [r3, #8]
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	697a      	ldr	r2, [r7, #20]
 8000796:	430a      	orrs	r2, r1
 8000798:	609a      	str	r2, [r3, #8]

	temp = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]

	//configure pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	79db      	ldrb	r3, [r3, #7]
 80007a2:	461a      	mov	r2, r3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	791b      	ldrb	r3, [r3, #4]
 80007a8:	005b      	lsls	r3, r3, #1
 80007aa:	fa02 f303 	lsl.w	r3, r2, r3
 80007ae:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	68da      	ldr	r2, [r3, #12]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	791b      	ldrb	r3, [r3, #4]
 80007ba:	4619      	mov	r1, r3
 80007bc:	2303      	movs	r3, #3
 80007be:	408b      	lsls	r3, r1
 80007c0:	43db      	mvns	r3, r3
 80007c2:	4619      	mov	r1, r3
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	400a      	ands	r2, r1
 80007ca:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	68d9      	ldr	r1, [r3, #12]
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	697a      	ldr	r2, [r7, #20]
 80007d8:	430a      	orrs	r2, r1
 80007da:	60da      	str	r2, [r3, #12]

	temp=0;
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUT)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	795b      	ldrb	r3, [r3, #5]
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d11f      	bne.n	8000828 <GPIO_Init+0x2c4>
	{
	//configure optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	7a1b      	ldrb	r3, [r3, #8]
 80007ec:	461a      	mov	r2, r3
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	791b      	ldrb	r3, [r3, #4]
 80007f2:	fa02 f303 	lsl.w	r3, r2, r3
 80007f6:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	685a      	ldr	r2, [r3, #4]
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	791b      	ldrb	r3, [r3, #4]
 8000802:	4619      	mov	r1, r3
 8000804:	2301      	movs	r3, #1
 8000806:	408b      	lsls	r3, r1
 8000808:	43db      	mvns	r3, r3
 800080a:	4619      	mov	r1, r3
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	400a      	ands	r2, r1
 8000812:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	6859      	ldr	r1, [r3, #4]
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	697a      	ldr	r2, [r7, #20]
 8000820:	430a      	orrs	r2, r1
 8000822:	605a      	str	r2, [r3, #4]

	temp = 0;
 8000824:	2300      	movs	r3, #0
 8000826:	617b      	str	r3, [r7, #20]
	}
	//configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	795b      	ldrb	r3, [r3, #5]
 800082c:	2b02      	cmp	r3, #2
 800082e:	d131      	bne.n	8000894 <GPIO_Init+0x330>
	{
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	791b      	ldrb	r3, [r3, #4]
 8000834:	08db      	lsrs	r3, r3, #3
 8000836:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	791b      	ldrb	r3, [r3, #4]
 800083c:	f003 0307 	and.w	r3, r3, #7
 8000840:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 *  temp2 ) );
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	7c3a      	ldrb	r2, [r7, #16]
 8000848:	3208      	adds	r2, #8
 800084a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800084e:	7bfb      	ldrb	r3, [r7, #15]
 8000850:	009b      	lsls	r3, r3, #2
 8000852:	220f      	movs	r2, #15
 8000854:	fa02 f303 	lsl.w	r3, r2, r3
 8000858:	43db      	mvns	r3, r3
 800085a:	4618      	mov	r0, r3
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	7c3a      	ldrb	r2, [r7, #16]
 8000862:	4001      	ands	r1, r0
 8000864:	3208      	adds	r2, #8
 8000866:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= ( pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode <<( 4 *  temp2 ) );
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	7c3a      	ldrb	r2, [r7, #16]
 8000870:	3208      	adds	r2, #8
 8000872:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	7a5b      	ldrb	r3, [r3, #9]
 800087a:	461a      	mov	r2, r3
 800087c:	7bfb      	ldrb	r3, [r7, #15]
 800087e:	009b      	lsls	r3, r3, #2
 8000880:	fa02 f303 	lsl.w	r3, r2, r3
 8000884:	4618      	mov	r0, r3
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	7c3a      	ldrb	r2, [r7, #16]
 800088c:	4301      	orrs	r1, r0
 800088e:	3208      	adds	r2, #8
 8000890:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}




}
 8000894:	bf00      	nop
 8000896:	3718      	adds	r7, #24
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	40023800 	.word	0x40023800
 80008a0:	40013800 	.word	0x40013800
 80008a4:	40013c00 	.word	0x40013c00

080008a8 <GPIO_ReadFromInputPin>:
	}

}

uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx , uint8_t PinNumber)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	460b      	mov	r3, r1
 80008b2:	70fb      	strb	r3, [r7, #3]

	return (uint8_t)( (pGPIOx->IDR >> PinNumber) & 0x00000001 );
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	691a      	ldr	r2, [r3, #16]
 80008b8:	78fb      	ldrb	r3, [r7, #3]
 80008ba:	fa22 f303 	lsr.w	r3, r2, r3
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	f003 0301 	and.w	r3, r3, #1
 80008c4:	b2db      	uxtb	r3, r3
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	370c      	adds	r7, #12
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr

080008d2 <RCC_GetPLLOutputClock>:

uint16_t AHB_PreScalar[8]={2,4,8,16,64,128,256,512};
uint8_t APB1_PreScalar[4]={2,4,8,16};

uint32_t RCC_GetPLLOutputClock()
{
 80008d2:	b480      	push	{r7}
 80008d4:	af00      	add	r7, sp, #0
	return 0;
 80008d6:	2300      	movs	r3, #0
}
 80008d8:	4618      	mov	r0, r3
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
	...

080008e4 <RCC_GetPCLK1Value>:




uint32_t RCC_GetPCLK1Value(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b084      	sub	sp, #16
 80008e8:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;
	uint8_t clksource,temp,ahbp,apb1p;
	clksource = ((RCC->CFGR >> 2) & 0x3);
 80008ea:	4b25      	ldr	r3, [pc, #148]	@ (8000980 <RCC_GetPCLK1Value+0x9c>)
 80008ec:	689b      	ldr	r3, [r3, #8]
 80008ee:	089b      	lsrs	r3, r3, #2
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	f003 0303 	and.w	r3, r3, #3
 80008f6:	727b      	strb	r3, [r7, #9]
	if(clksource == 0)
 80008f8:	7a7b      	ldrb	r3, [r7, #9]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d102      	bne.n	8000904 <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;
 80008fe:	4b21      	ldr	r3, [pc, #132]	@ (8000984 <RCC_GetPCLK1Value+0xa0>)
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	e004      	b.n	800090e <RCC_GetPCLK1Value+0x2a>
	}else if(clksource == 1)
 8000904:	7a7b      	ldrb	r3, [r7, #9]
 8000906:	2b01      	cmp	r3, #1
 8000908:	d101      	bne.n	800090e <RCC_GetPCLK1Value+0x2a>
	{
		SystemClk = 8000000;
 800090a:	4b1f      	ldr	r3, [pc, #124]	@ (8000988 <RCC_GetPCLK1Value+0xa4>)
 800090c:	60fb      	str	r3, [r7, #12]
	}if(clksource == 2)
 800090e:	7a7b      	ldrb	r3, [r7, #9]
 8000910:	2b02      	cmp	r3, #2
 8000912:	d102      	bne.n	800091a <RCC_GetPCLK1Value+0x36>
	{
		SystemClk = RCC_GetPLLOutputClock();
 8000914:	f7ff ffdd 	bl	80008d2 <RCC_GetPLLOutputClock>
 8000918:	60f8      	str	r0, [r7, #12]
	}
	temp = ((RCC->CFGR >> 4) & 0xF);
 800091a:	4b19      	ldr	r3, [pc, #100]	@ (8000980 <RCC_GetPCLK1Value+0x9c>)
 800091c:	689b      	ldr	r3, [r3, #8]
 800091e:	091b      	lsrs	r3, r3, #4
 8000920:	b2db      	uxtb	r3, r3
 8000922:	f003 030f 	and.w	r3, r3, #15
 8000926:	723b      	strb	r3, [r7, #8]
	if(temp < 8)
 8000928:	7a3b      	ldrb	r3, [r7, #8]
 800092a:	2b07      	cmp	r3, #7
 800092c:	d802      	bhi.n	8000934 <RCC_GetPCLK1Value+0x50>
	{
		ahbp =1;
 800092e:	2301      	movs	r3, #1
 8000930:	72fb      	strb	r3, [r7, #11]
 8000932:	e005      	b.n	8000940 <RCC_GetPCLK1Value+0x5c>
	}else
	{
		ahbp = AHB_PreScalar[temp-8];
 8000934:	7a3b      	ldrb	r3, [r7, #8]
 8000936:	3b08      	subs	r3, #8
 8000938:	4a14      	ldr	r2, [pc, #80]	@ (800098c <RCC_GetPCLK1Value+0xa8>)
 800093a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800093e:	72fb      	strb	r3, [r7, #11]
	}

	temp = ((RCC->CFGR >> 10) & 0x7);
 8000940:	4b0f      	ldr	r3, [pc, #60]	@ (8000980 <RCC_GetPCLK1Value+0x9c>)
 8000942:	689b      	ldr	r3, [r3, #8]
 8000944:	0a9b      	lsrs	r3, r3, #10
 8000946:	b2db      	uxtb	r3, r3
 8000948:	f003 0307 	and.w	r3, r3, #7
 800094c:	723b      	strb	r3, [r7, #8]
	if(temp < 4)
 800094e:	7a3b      	ldrb	r3, [r7, #8]
 8000950:	2b03      	cmp	r3, #3
 8000952:	d802      	bhi.n	800095a <RCC_GetPCLK1Value+0x76>
	{
		apb1p =1;
 8000954:	2301      	movs	r3, #1
 8000956:	72bb      	strb	r3, [r7, #10]
 8000958:	e004      	b.n	8000964 <RCC_GetPCLK1Value+0x80>
	}else
	{
		apb1p = APB1_PreScalar[temp-4];
 800095a:	7a3b      	ldrb	r3, [r7, #8]
 800095c:	3b04      	subs	r3, #4
 800095e:	4a0c      	ldr	r2, [pc, #48]	@ (8000990 <RCC_GetPCLK1Value+0xac>)
 8000960:	5cd3      	ldrb	r3, [r2, r3]
 8000962:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 = (SystemClk/ahbp)/apb1p;
 8000964:	7afb      	ldrb	r3, [r7, #11]
 8000966:	68fa      	ldr	r2, [r7, #12]
 8000968:	fbb2 f2f3 	udiv	r2, r2, r3
 800096c:	7abb      	ldrb	r3, [r7, #10]
 800096e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000972:	607b      	str	r3, [r7, #4]
	return pclk1;
 8000974:	687b      	ldr	r3, [r7, #4]
}
 8000976:	4618      	mov	r0, r3
 8000978:	3710      	adds	r7, #16
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40023800 	.word	0x40023800
 8000984:	00f42400 	.word	0x00f42400
 8000988:	007a1200 	.word	0x007a1200
 800098c:	20000000 	.word	0x20000000
 8000990:	20000010 	.word	0x20000010

08000994 <I2C_Init>:

void I2C_Init(I2C_Handle_t *pI2CHandle)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	uint32_t tempreg=0;
 800099c:	2300      	movs	r3, #0
 800099e:	60fb      	str	r3, [r7, #12]

	//enable the clock
	I2C_PeriClockControl(pI2CHandle->pI2Cx,ENABLE);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	2101      	movs	r1, #1
 80009a6:	4618      	mov	r0, r3
 80009a8:	f000 f8a6 	bl	8000af8 <I2C_PeriClockControl>

	//ACK Control bit
	tempreg |= pI2CHandle->I2C_Config.I2C_ACKControl << 10;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	7a5b      	ldrb	r3, [r3, #9]
 80009b0:	029b      	lsls	r3, r3, #10
 80009b2:	68fa      	ldr	r2, [r7, #12]
 80009b4:	4313      	orrs	r3, r2
 80009b6:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR1 = tempreg;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	68fa      	ldr	r2, [r7, #12]
 80009be:	601a      	str	r2, [r3, #0]

	//Configure the FREQ field of CR2
	tempreg=0;
 80009c0:	2300      	movs	r3, #0
 80009c2:	60fb      	str	r3, [r7, #12]
	tempreg |= (RCC_GetPCLK1Value()/1000000U);
 80009c4:	f7ff ff8e 	bl	80008e4 <RCC_GetPCLK1Value>
 80009c8:	4603      	mov	r3, r0
 80009ca:	4a48      	ldr	r2, [pc, #288]	@ (8000aec <I2C_Init+0x158>)
 80009cc:	fba2 2303 	umull	r2, r3, r2, r3
 80009d0:	0c9b      	lsrs	r3, r3, #18
 80009d2:	68fa      	ldr	r2, [r7, #12]
 80009d4:	4313      	orrs	r3, r2
 80009d6:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR2 = (tempreg & 0x3F);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	68fa      	ldr	r2, [r7, #12]
 80009de:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80009e2:	605a      	str	r2, [r3, #4]

	//program device own address(7 bit address mode)
	tempreg |= pI2CHandle->I2C_Config.I2C_DeviceAddress << 1;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	7a1b      	ldrb	r3, [r3, #8]
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	68fa      	ldr	r2, [r7, #12]
 80009ec:	4313      	orrs	r3, r2
 80009ee:	60fb      	str	r3, [r7, #12]
	tempreg &= ~(1 << 15); // to select 7 bit addressing mode
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80009f6:	60fb      	str	r3, [r7, #12]
	tempreg |= (1 << 14); // 14 bit should always be 1
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009fe:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->OAR1 = tempreg;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	68fa      	ldr	r2, [r7, #12]
 8000a06:	609a      	str	r2, [r3, #8]

	//CCR Calculations
	uint16_t ccr_value = 0;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	817b      	strh	r3, [r7, #10]
	tempreg = 0;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	60fb      	str	r3, [r7, #12]
	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	4a36      	ldr	r2, [pc, #216]	@ (8000af0 <I2C_Init+0x15c>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d80f      	bhi.n	8000a3a <I2C_Init+0xa6>
	{
		//Mode is Standard Mode
		ccr_value = (RCC_GetPCLK1Value()/(2 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000a1a:	f7ff ff63 	bl	80008e4 <RCC_GetPCLK1Value>
 8000a1e:	4602      	mov	r2, r0
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a2a:	817b      	strh	r3, [r7, #10]
		tempreg |= (ccr_value & 0xFFF);
 8000a2c:	897b      	ldrh	r3, [r7, #10]
 8000a2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a32:	68fa      	ldr	r2, [r7, #12]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	60fb      	str	r3, [r7, #12]
 8000a38:	e02c      	b.n	8000a94 <I2C_Init+0x100>
	}else
	{
		//Mode is Fast Mode
		//Set Bit 15(fast mode)
		tempreg |= (1 << 15);
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a40:	60fb      	str	r3, [r7, #12]
		tempreg |= (pI2CHandle->I2C_Config.I2C_FMDutyCycle << 14);//Set duty cycle
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	895b      	ldrh	r3, [r3, #10]
 8000a46:	039b      	lsls	r3, r3, #14
 8000a48:	68fa      	ldr	r2, [r7, #12]
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	60fb      	str	r3, [r7, #12]
		if(pI2CHandle->I2C_Config.I2C_FMDutyCycle == I2C_FM_DUTY_2)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	895b      	ldrh	r3, [r3, #10]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d10b      	bne.n	8000a6e <I2C_Init+0xda>
		{
			ccr_value = (RCC_GetPCLK1Value()/(3 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000a56:	f7ff ff45 	bl	80008e4 <RCC_GetPCLK1Value>
 8000a5a:	4601      	mov	r1, r0
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	685a      	ldr	r2, [r3, #4]
 8000a60:	4613      	mov	r3, r2
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	4413      	add	r3, r2
 8000a66:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a6a:	817b      	strh	r3, [r7, #10]
 8000a6c:	e00c      	b.n	8000a88 <I2C_Init+0xf4>
		}else
		{
			ccr_value = (RCC_GetPCLK1Value()/(25 * pI2CHandle->I2C_Config.I2C_SCLSpeed));
 8000a6e:	f7ff ff39 	bl	80008e4 <RCC_GetPCLK1Value>
 8000a72:	4601      	mov	r1, r0
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	685a      	ldr	r2, [r3, #4]
 8000a78:	4613      	mov	r3, r2
 8000a7a:	009b      	lsls	r3, r3, #2
 8000a7c:	4413      	add	r3, r2
 8000a7e:	009a      	lsls	r2, r3, #2
 8000a80:	4413      	add	r3, r2
 8000a82:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a86:	817b      	strh	r3, [r7, #10]
		}
		tempreg |= (ccr_value & 0xFFF);
 8000a88:	897b      	ldrh	r3, [r7, #10]
 8000a8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a8e:	68fa      	ldr	r2, [r7, #12]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	60fb      	str	r3, [r7, #12]
	}
	pI2CHandle->pI2Cx->CCR = tempreg;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	68fa      	ldr	r2, [r7, #12]
 8000a9a:	61da      	str	r2, [r3, #28]

	//Trise config
	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	4a13      	ldr	r2, [pc, #76]	@ (8000af0 <I2C_Init+0x15c>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d809      	bhi.n	8000aba <I2C_Init+0x126>
	{
		//Mode is Standard Mode
		tempreg = (RCC_GetPCLK1Value()/1000000U) + 1;
 8000aa6:	f7ff ff1d 	bl	80008e4 <RCC_GetPCLK1Value>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	4a0f      	ldr	r2, [pc, #60]	@ (8000aec <I2C_Init+0x158>)
 8000aae:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab2:	0c9b      	lsrs	r3, r3, #18
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	60fb      	str	r3, [r7, #12]
 8000ab8:	e00d      	b.n	8000ad6 <I2C_Init+0x142>
	}else
	{
		//Mode is Fast mode
		tempreg = ((RCC_GetPCLK1Value()*300)/1000000000U ) + 1;
 8000aba:	f7ff ff13 	bl	80008e4 <RCC_GetPCLK1Value>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000ac4:	fb02 f303 	mul.w	r3, r2, r3
 8000ac8:	0a5b      	lsrs	r3, r3, #9
 8000aca:	4a0a      	ldr	r2, [pc, #40]	@ (8000af4 <I2C_Init+0x160>)
 8000acc:	fba2 2303 	umull	r2, r3, r2, r3
 8000ad0:	09db      	lsrs	r3, r3, #7
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	60fb      	str	r3, [r7, #12]
	}
	pI2CHandle->pI2Cx->TRISE = (tempreg & 0x3F);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	68fa      	ldr	r2, [r7, #12]
 8000adc:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000ae0:	621a      	str	r2, [r3, #32]

}
 8000ae2:	bf00      	nop
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	431bde83 	.word	0x431bde83
 8000af0:	000186a0 	.word	0x000186a0
 8000af4:	00044b83 	.word	0x00044b83

08000af8 <I2C_PeriClockControl>:
void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx , uint8_t EnorDi)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	460b      	mov	r3, r1
 8000b02:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000b04:	78fb      	ldrb	r3, [r7, #3]
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d120      	bne.n	8000b4c <I2C_PeriClockControl+0x54>
		{
			if(pI2Cx == I2C1)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4a22      	ldr	r2, [pc, #136]	@ (8000b98 <I2C_PeriClockControl+0xa0>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d106      	bne.n	8000b20 <I2C_PeriClockControl+0x28>
			{
				I2C1_PCLK_EN();
 8000b12:	4b22      	ldr	r3, [pc, #136]	@ (8000b9c <I2C_PeriClockControl+0xa4>)
 8000b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b16:	4a21      	ldr	r2, [pc, #132]	@ (8000b9c <I2C_PeriClockControl+0xa4>)
 8000b18:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b1c:	6413      	str	r3, [r2, #64]	@ 0x40
			}else if(pI2Cx == I2C3)
			{
				I2C3_PCLK_DI();
			}
		}
}
 8000b1e:	e035      	b.n	8000b8c <I2C_PeriClockControl+0x94>
			}else if(pI2Cx == I2C2)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	4a1f      	ldr	r2, [pc, #124]	@ (8000ba0 <I2C_PeriClockControl+0xa8>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d106      	bne.n	8000b36 <I2C_PeriClockControl+0x3e>
				I2C2_PCLK_EN();
 8000b28:	4b1c      	ldr	r3, [pc, #112]	@ (8000b9c <I2C_PeriClockControl+0xa4>)
 8000b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2c:	4a1b      	ldr	r2, [pc, #108]	@ (8000b9c <I2C_PeriClockControl+0xa4>)
 8000b2e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b32:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000b34:	e02a      	b.n	8000b8c <I2C_PeriClockControl+0x94>
			}else if(pI2Cx == I2C3)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	4a1a      	ldr	r2, [pc, #104]	@ (8000ba4 <I2C_PeriClockControl+0xac>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d126      	bne.n	8000b8c <I2C_PeriClockControl+0x94>
				I2C3_PCLK_EN();
 8000b3e:	4b17      	ldr	r3, [pc, #92]	@ (8000b9c <I2C_PeriClockControl+0xa4>)
 8000b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b42:	4a16      	ldr	r2, [pc, #88]	@ (8000b9c <I2C_PeriClockControl+0xa4>)
 8000b44:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000b48:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000b4a:	e01f      	b.n	8000b8c <I2C_PeriClockControl+0x94>
			if(pI2Cx == I2C1)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	4a12      	ldr	r2, [pc, #72]	@ (8000b98 <I2C_PeriClockControl+0xa0>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d106      	bne.n	8000b62 <I2C_PeriClockControl+0x6a>
				I2C1_PCLK_DI();
 8000b54:	4b11      	ldr	r3, [pc, #68]	@ (8000b9c <I2C_PeriClockControl+0xa4>)
 8000b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b58:	4a10      	ldr	r2, [pc, #64]	@ (8000b9c <I2C_PeriClockControl+0xa4>)
 8000b5a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000b5e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000b60:	e014      	b.n	8000b8c <I2C_PeriClockControl+0x94>
			}else if(pI2Cx == I2C2)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4a0e      	ldr	r2, [pc, #56]	@ (8000ba0 <I2C_PeriClockControl+0xa8>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d106      	bne.n	8000b78 <I2C_PeriClockControl+0x80>
				I2C2_PCLK_DI();
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b9c <I2C_PeriClockControl+0xa4>)
 8000b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b6e:	4a0b      	ldr	r2, [pc, #44]	@ (8000b9c <I2C_PeriClockControl+0xa4>)
 8000b70:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000b74:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000b76:	e009      	b.n	8000b8c <I2C_PeriClockControl+0x94>
			}else if(pI2Cx == I2C3)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba4 <I2C_PeriClockControl+0xac>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d105      	bne.n	8000b8c <I2C_PeriClockControl+0x94>
				I2C3_PCLK_DI();
 8000b80:	4b06      	ldr	r3, [pc, #24]	@ (8000b9c <I2C_PeriClockControl+0xa4>)
 8000b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b84:	4a05      	ldr	r2, [pc, #20]	@ (8000b9c <I2C_PeriClockControl+0xa4>)
 8000b86:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000b8a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000b8c:	bf00      	nop
 8000b8e:	370c      	adds	r7, #12
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr
 8000b98:	40005400 	.word	0x40005400
 8000b9c:	40023800 	.word	0x40023800
 8000ba0:	40005800 	.word	0x40005800
 8000ba4:	40005c00 	.word	0x40005c00

08000ba8 <I2C_GenerateStartCondition>:
	{
		I2C3_REG_RESET();
	}
}
static void I2C_GenerateStartCondition(I2C_RegDef_t *pI2Cx)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= (1 << I2C_CR1_START);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	601a      	str	r2, [r3, #0]
}
 8000bbc:	bf00      	nop
 8000bbe:	370c      	adds	r7, #12
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr

08000bc8 <I2C_GenerateStopCondition>:

static void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= (1 << I2C_CR1_STOP);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	601a      	str	r2, [r3, #0]
}
 8000bdc:	bf00      	nop
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <I2C_ExecuteAddressPhase>:
static void I2C_ExecuteAddressPhase(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr << 1;
 8000bf4:	78fb      	ldrb	r3, [r7, #3]
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	70fb      	strb	r3, [r7, #3]
	SlaveAddr &= ~(1);//(7 bit address + 1 R/W bit)
 8000bfa:	78fb      	ldrb	r3, [r7, #3]
 8000bfc:	f023 0301 	bic.w	r3, r3, #1
 8000c00:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = SlaveAddr;
 8000c02:	78fa      	ldrb	r2, [r7, #3]
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	611a      	str	r2, [r3, #16]
}
 8000c08:	bf00      	nop
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <I2C_ExecuteReceiveAddressPhase>:

static void I2C_ExecuteReceiveAddressPhase(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr << 1;
 8000c20:	78fb      	ldrb	r3, [r7, #3]
 8000c22:	005b      	lsls	r3, r3, #1
 8000c24:	70fb      	strb	r3, [r7, #3]
	SlaveAddr |= 1;//(7 bit address + 1 R/W bit)
 8000c26:	78fb      	ldrb	r3, [r7, #3]
 8000c28:	f043 0301 	orr.w	r3, r3, #1
 8000c2c:	70fb      	strb	r3, [r7, #3]
	pI2Cx->DR = SlaveAddr;
 8000c2e:	78fa      	ldrb	r2, [r7, #3]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	611a      	str	r2, [r3, #16]
}
 8000c34:	bf00      	nop
 8000c36:	370c      	adds	r7, #12
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <I2C_ClearADDRFlag>:
static void I2C_ClearADDRFlag(I2C_RegDef_t *pI2Cx)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
	uint32_t dummyread = pI2Cx->SR1;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	695b      	ldr	r3, [r3, #20]
 8000c4c:	60fb      	str	r3, [r7, #12]
	dummyread = pI2Cx->SR2;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	699b      	ldr	r3, [r3, #24]
 8000c52:	60fb      	str	r3, [r7, #12]
	(void)dummyread;
}
 8000c54:	bf00      	nop
 8000c56:	3714      	adds	r7, #20
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr

08000c60 <I2C_MasterSendData>:
void I2C_MasterSendData(I2C_Handle_t *pI2CHandle,uint8_t *pTXBuffer,uint8_t Len, uint8_t SlaveAddr,uint8_t Sr)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	60f8      	str	r0, [r7, #12]
 8000c68:	60b9      	str	r1, [r7, #8]
 8000c6a:	4611      	mov	r1, r2
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	460b      	mov	r3, r1
 8000c70:	71fb      	strb	r3, [r7, #7]
 8000c72:	4613      	mov	r3, r2
 8000c74:	71bb      	strb	r3, [r7, #6]
	//Generate the Start Condition
	I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff ff94 	bl	8000ba8 <I2C_GenerateStartCondition>

	//Confirm that start generation is completed by checking the SB flag in SR1
	//Until SB is cleared the SCL will be stretched(pulled to low)
	while(!(pI2CHandle->pI2Cx->SR1 & 0x01));
 8000c80:	bf00      	nop
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	695b      	ldr	r3, [r3, #20]
 8000c88:	f003 0301 	and.w	r3, r3, #1
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d0f8      	beq.n	8000c82 <I2C_MasterSendData+0x22>

	//Send Address of the slave with R/W bit set to 0(7 bit address + 1 R/W bit)
	I2C_ExecuteAddressPhase(pI2CHandle->pI2Cx, SlaveAddr);
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	79ba      	ldrb	r2, [r7, #6]
 8000c96:	4611      	mov	r1, r2
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff ffa5 	bl	8000be8 <I2C_ExecuteAddressPhase>

	//Confirm the address phase is completed by checking the ADDR flag in the SR1
	while(!(pI2CHandle->pI2Cx->SR1 & 0x02));
 8000c9e:	bf00      	nop
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	695b      	ldr	r3, [r3, #20]
 8000ca6:	f003 0302 	and.w	r3, r3, #2
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d0f8      	beq.n	8000ca0 <I2C_MasterSendData+0x40>

	//Clear the ADDR Flag
	I2C_ClearADDRFlag(pI2CHandle->pI2Cx);
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff ffc4 	bl	8000c40 <I2C_ClearADDRFlag>

	//Send data until the length becomes 0
	while(Len > 0)
 8000cb8:	e012      	b.n	8000ce0 <I2C_MasterSendData+0x80>
	{
		while(!(pI2CHandle->pI2Cx->SR1 & (1 << 7)));
 8000cba:	bf00      	nop
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	695b      	ldr	r3, [r3, #20]
 8000cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d0f8      	beq.n	8000cbc <I2C_MasterSendData+0x5c>
		pI2CHandle->pI2Cx->DR = *pTXBuffer;
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	781a      	ldrb	r2, [r3, #0]
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	611a      	str	r2, [r3, #16]
		pTXBuffer++;
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	60bb      	str	r3, [r7, #8]
		Len--;
 8000cda:	79fb      	ldrb	r3, [r7, #7]
 8000cdc:	3b01      	subs	r3, #1
 8000cde:	71fb      	strb	r3, [r7, #7]
	while(Len > 0)
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d1e9      	bne.n	8000cba <I2C_MasterSendData+0x5a>
	}
	//When Len becomes 0 wait for TxE=1 and BTF = 1 before generating the stop condition
	//NOTE: TXE=1, BTF=1 ,means that both SR and DR are Empty and next transmission should begin
	//when BTF=1 SCL will be stretched(pulled to LOW)
	while(!(pI2CHandle->pI2Cx->SR1 & (1 << 7)));//TXE is Set
 8000ce6:	bf00      	nop
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	695b      	ldr	r3, [r3, #20]
 8000cee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d0f8      	beq.n	8000ce8 <I2C_MasterSendData+0x88>
	while(!(pI2CHandle->pI2Cx->SR1 & (1 << 2)));//BTF is Set
 8000cf6:	bf00      	nop
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	695b      	ldr	r3, [r3, #20]
 8000cfe:	f003 0304 	and.w	r3, r3, #4
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d0f8      	beq.n	8000cf8 <I2C_MasterSendData+0x98>

	//Generate the STOP condition and master need to wait for the completion of stop condition
	//Note: generating STOP, automatically clears the BTF
	if(Sr == I2C_NO_SR)
 8000d06:	7e3b      	ldrb	r3, [r7, #24]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d104      	bne.n	8000d16 <I2C_MasterSendData+0xb6>
	{
	I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff ff59 	bl	8000bc8 <I2C_GenerateStopCondition>
	}

	//Re-enable acking
	if(pI2CHandle->I2C_Config.I2C_ACKControl == I2C_ACK_ENABLE)
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	7a5b      	ldrb	r3, [r3, #9]
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d107      	bne.n	8000d2e <I2C_MasterSendData+0xce>
	{
	pI2CHandle->pI2Cx->CR1 |= (1 << 10);
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000d2c:	601a      	str	r2, [r3, #0]
	}

}
 8000d2e:	bf00      	nop
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <I2C_MasterReceiveData>:

void I2C_MasterReceiveData(I2C_Handle_t *pI2CHandle,uint8_t *pRXBuffer,uint8_t Len, uint8_t SlaveAddr,uint8_t Sr)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b086      	sub	sp, #24
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	60f8      	str	r0, [r7, #12]
 8000d3e:	60b9      	str	r1, [r7, #8]
 8000d40:	4611      	mov	r1, r2
 8000d42:	461a      	mov	r2, r3
 8000d44:	460b      	mov	r3, r1
 8000d46:	71fb      	strb	r3, [r7, #7]
 8000d48:	4613      	mov	r3, r2
 8000d4a:	71bb      	strb	r3, [r7, #6]
	//Generate the START condition
	I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff ff29 	bl	8000ba8 <I2C_GenerateStartCondition>

	//Confirm that the start generation is completed by checking the SB flag in the SR1
	//Until SB is cleared the SCL will be stretched(pulled to low)
	while(!(pI2CHandle->pI2Cx->SR1 & 0x01));
 8000d56:	bf00      	nop
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	695b      	ldr	r3, [r3, #20]
 8000d5e:	f003 0301 	and.w	r3, r3, #1
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d0f8      	beq.n	8000d58 <I2C_MasterReceiveData+0x22>

	//Send the address of the slave with r/w =1
	I2C_ExecuteReceiveAddressPhase(pI2CHandle->pI2Cx, SlaveAddr);
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	79ba      	ldrb	r2, [r7, #6]
 8000d6c:	4611      	mov	r1, r2
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f7ff ff50 	bl	8000c14 <I2C_ExecuteReceiveAddressPhase>

	//wait till address phase is completed by checking the ADDR flag in the SR1
	while(!(pI2CHandle->pI2Cx->SR1 & 0x02));
 8000d74:	bf00      	nop
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	695b      	ldr	r3, [r3, #20]
 8000d7c:	f003 0302 	and.w	r3, r3, #2
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d0f8      	beq.n	8000d76 <I2C_MasterReceiveData+0x40>

	if(Len == 1)//To read 1 byte of data from slave
 8000d84:	79fb      	ldrb	r3, [r7, #7]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d123      	bne.n	8000dd2 <I2C_MasterReceiveData+0x9c>
	{
		//Clear the ACK bit
		pI2CHandle->pI2Cx->CR1 &= ~(1 << 10);
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000d98:	601a      	str	r2, [r3, #0]

		//Clear the ADDR flag
		I2C_ClearADDRFlag(pI2CHandle->pI2Cx);
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff ff4e 	bl	8000c40 <I2C_ClearADDRFlag>

		//Wait until RXNE becomes 1
		while(!(pI2CHandle->pI2Cx->SR1 & (1 << 6)));
 8000da4:	bf00      	nop
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	695b      	ldr	r3, [r3, #20]
 8000dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d0f8      	beq.n	8000da6 <I2C_MasterReceiveData+0x70>

		//generate STOP condition
		if(Sr == I2C_NO_SR)
 8000db4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d104      	bne.n	8000dc6 <I2C_MasterReceiveData+0x90>
		{
			I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff ff01 	bl	8000bc8 <I2C_GenerateStopCondition>
		}

		//Read data in to buffer
		*pRXBuffer = pI2CHandle->pI2Cx->DR ;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	691b      	ldr	r3, [r3, #16]
 8000dcc:	b2da      	uxtb	r2, r3
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	701a      	strb	r2, [r3, #0]

	}

	//Procedure to read data from slave when len > 1
	if(Len > 1)
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d932      	bls.n	8000e3e <I2C_MasterReceiveData+0x108>
	{
		//Clear the ADDR flag
		I2C_ClearADDRFlag(pI2CHandle->pI2Cx);
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff ff2f 	bl	8000c40 <I2C_ClearADDRFlag>

		//read data until LEN becomes zero
		for(uint32_t i = Len; i>0 ; i--)
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	617b      	str	r3, [r7, #20]
 8000de6:	e027      	b.n	8000e38 <I2C_MasterReceiveData+0x102>
		{
			//Wait until RxNE becomes 1
			while(!(pI2CHandle->pI2Cx->SR1 & (1 << 6)));
 8000de8:	bf00      	nop
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	695b      	ldr	r3, [r3, #20]
 8000df0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d0f8      	beq.n	8000dea <I2C_MasterReceiveData+0xb4>

			if(i == 2)
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	2b02      	cmp	r3, #2
 8000dfc:	d110      	bne.n	8000e20 <I2C_MasterReceiveData+0xea>
			{
				//Clear the ACK bit
				pI2CHandle->pI2Cx->CR1 &= ~(1 << 10);
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000e0c:	601a      	str	r2, [r3, #0]

				//Generate the STOP Condition
				if(Sr == I2C_NO_SR)
 8000e0e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d104      	bne.n	8000e20 <I2C_MasterReceiveData+0xea>
				{
					I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff fed4 	bl	8000bc8 <I2C_GenerateStopCondition>
				}
			}

			//read data from data register in to the buffer
			*pRXBuffer = pI2CHandle->pI2Cx->DR ;
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	691b      	ldr	r3, [r3, #16]
 8000e26:	b2da      	uxtb	r2, r3
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	701a      	strb	r2, [r3, #0]

			//increment the buffer address
			pRXBuffer++;
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	60bb      	str	r3, [r7, #8]
		for(uint32_t i = Len; i>0 ; i--)
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	3b01      	subs	r3, #1
 8000e36:	617b      	str	r3, [r7, #20]
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d1d4      	bne.n	8000de8 <I2C_MasterReceiveData+0xb2>

		}
	}

	//Re-enable acking
	if(pI2CHandle->I2C_Config.I2C_ACKControl == I2C_ACK_ENABLE)
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	7a5b      	ldrb	r3, [r3, #9]
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d107      	bne.n	8000e56 <I2C_MasterReceiveData+0x120>
	{
	pI2CHandle->pI2Cx->CR1 |= (1 << 10);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000e54:	601a      	str	r2, [r3, #0]
	}


}
 8000e56:	bf00      	nop
 8000e58:	3718      	adds	r7, #24
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <I2C_PeripheralControl>:
void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx , uint8_t EnorDi)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	b083      	sub	sp, #12
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	6078      	str	r0, [r7, #4]
 8000e66:	460b      	mov	r3, r1
 8000e68:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000e6a:	78fb      	ldrb	r3, [r7, #3]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d106      	bne.n	8000e7e <I2C_PeripheralControl+0x20>
	{
		pI2Cx->CR1 |= ( 1 << 0);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f043 0201 	orr.w	r2, r3, #1
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	601a      	str	r2, [r3, #0]
	}else
	{
		pI2Cx->CR1 &= ~( 1 << 0);
	}
}
 8000e7c:	e005      	b.n	8000e8a <I2C_PeripheralControl+0x2c>
		pI2Cx->CR1 &= ~( 1 << 0);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f023 0201 	bic.w	r2, r3, #1
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	601a      	str	r2, [r3, #0]
}
 8000e8a:	bf00      	nop
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
	...

08000e98 <__libc_init_array>:
 8000e98:	b570      	push	{r4, r5, r6, lr}
 8000e9a:	4d0d      	ldr	r5, [pc, #52]	@ (8000ed0 <__libc_init_array+0x38>)
 8000e9c:	4c0d      	ldr	r4, [pc, #52]	@ (8000ed4 <__libc_init_array+0x3c>)
 8000e9e:	1b64      	subs	r4, r4, r5
 8000ea0:	10a4      	asrs	r4, r4, #2
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	42a6      	cmp	r6, r4
 8000ea6:	d109      	bne.n	8000ebc <__libc_init_array+0x24>
 8000ea8:	4d0b      	ldr	r5, [pc, #44]	@ (8000ed8 <__libc_init_array+0x40>)
 8000eaa:	4c0c      	ldr	r4, [pc, #48]	@ (8000edc <__libc_init_array+0x44>)
 8000eac:	f000 f818 	bl	8000ee0 <_init>
 8000eb0:	1b64      	subs	r4, r4, r5
 8000eb2:	10a4      	asrs	r4, r4, #2
 8000eb4:	2600      	movs	r6, #0
 8000eb6:	42a6      	cmp	r6, r4
 8000eb8:	d105      	bne.n	8000ec6 <__libc_init_array+0x2e>
 8000eba:	bd70      	pop	{r4, r5, r6, pc}
 8000ebc:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ec0:	4798      	blx	r3
 8000ec2:	3601      	adds	r6, #1
 8000ec4:	e7ee      	b.n	8000ea4 <__libc_init_array+0xc>
 8000ec6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000eca:	4798      	blx	r3
 8000ecc:	3601      	adds	r6, #1
 8000ece:	e7f2      	b.n	8000eb6 <__libc_init_array+0x1e>
 8000ed0:	08000ef8 	.word	0x08000ef8
 8000ed4:	08000ef8 	.word	0x08000ef8
 8000ed8:	08000ef8 	.word	0x08000ef8
 8000edc:	08000efc 	.word	0x08000efc

08000ee0 <_init>:
 8000ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ee2:	bf00      	nop
 8000ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ee6:	bc08      	pop	{r3}
 8000ee8:	469e      	mov	lr, r3
 8000eea:	4770      	bx	lr

08000eec <_fini>:
 8000eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eee:	bf00      	nop
 8000ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ef2:	bc08      	pop	{r3}
 8000ef4:	469e      	mov	lr, r3
 8000ef6:	4770      	bx	lr
