
UCSD-Embedded-HW-Interfacing-I2C-Nathan-Bunnell.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e8  08008488  08008488  00018488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b70  08008b70  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08008b70  08008b70  00018b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b78  08008b78  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b78  08008b78  00018b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b7c  08008b7c  00018b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008b80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000734  20000074  08008bf4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007a8  08008bf4  000207a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a026  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000310f  00000000  00000000  0003a0ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001628  00000000  00000000  0003d1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014f0  00000000  00000000  0003e808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000282cc  00000000  00000000  0003fcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017db5  00000000  00000000  00067fc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3b5f  00000000  00000000  0007fd79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001738d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006290  00000000  00000000  0017392c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008470 	.word	0x08008470

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08008470 	.word	0x08008470

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <HST221_pwr_en>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void HST221_pwr_en(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b09e      	sub	sp, #120	; 0x78
 800057c:	af02      	add	r7, sp, #8
    // Large-ish char buffer for strings sent over the console
    char buffer[100] = {0};
 800057e:	2300      	movs	r3, #0
 8000580:	60bb      	str	r3, [r7, #8]
 8000582:	f107 030c 	add.w	r3, r7, #12
 8000586:	2260      	movs	r2, #96	; 0x60
 8000588:	2100      	movs	r1, #0
 800058a:	4618      	mov	r0, r3
 800058c:	f007 fb26 	bl	8007bdc <memset>

	// Configure control register 1 (CTRL_REG1, 0x20) bit 7 to enable one-shot
    uint8_t ctrlReg1 = 0x20;
 8000590:	2320      	movs	r3, #32
 8000592:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    uint8_t ctrlData[] = {ctrlReg1, (1 << 7)};
 8000596:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800059a:	713b      	strb	r3, [r7, #4]
 800059c:	2380      	movs	r3, #128	; 0x80
 800059e:	717b      	strb	r3, [r7, #5]

    // Send the target register to the device and get status back
    HAL_StatusTypeDef status;
    status = HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, ctrlData, sizeof(ctrlData), 1000);
 80005a0:	1d3a      	adds	r2, r7, #4
 80005a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005a6:	9300      	str	r3, [sp, #0]
 80005a8:	2302      	movs	r3, #2
 80005aa:	21be      	movs	r1, #190	; 0xbe
 80005ac:	4822      	ldr	r0, [pc, #136]	; (8000638 <HST221_pwr_en+0xc0>)
 80005ae:	f002 fb9f 	bl	8002cf0 <HAL_I2C_Master_Transmit>
 80005b2:	4603      	mov	r3, r0
 80005b4:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

    // Print status results over UART1 to console session
    snprintf(buffer, sizeof(buffer), "\n(HST221 Power-Down Control) HAL_I2C_Master_Transmit: status %u\n", status);
 80005b8:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80005bc:	f107 0008 	add.w	r0, r7, #8
 80005c0:	4a1e      	ldr	r2, [pc, #120]	; (800063c <HST221_pwr_en+0xc4>)
 80005c2:	2164      	movs	r1, #100	; 0x64
 80005c4:	f007 fb12 	bl	8007bec <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 80005c8:	f107 0308 	add.w	r3, r7, #8
 80005cc:	4618      	mov	r0, r3
 80005ce:	f7ff fdff 	bl	80001d0 <strlen>
 80005d2:	4603      	mov	r3, r0
 80005d4:	b29a      	uxth	r2, r3
 80005d6:	f107 0108 	add.w	r1, r7, #8
 80005da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005de:	4818      	ldr	r0, [pc, #96]	; (8000640 <HST221_pwr_en+0xc8>)
 80005e0:	f006 fb13 	bl	8006c0a <HAL_UART_Transmit>

    // Read response back to get value of WHO_AM_I register
	uint8_t mode = 0xff;    // Default value should be 0 according to datasheet, target is 1 for enabled
 80005e4:	23ff      	movs	r3, #255	; 0xff
 80005e6:	70fb      	strb	r3, [r7, #3]
	status = HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, &mode, sizeof(mode), 1000);
 80005e8:	1cfa      	adds	r2, r7, #3
 80005ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ee:	9300      	str	r3, [sp, #0]
 80005f0:	2301      	movs	r3, #1
 80005f2:	21bf      	movs	r1, #191	; 0xbf
 80005f4:	4810      	ldr	r0, [pc, #64]	; (8000638 <HST221_pwr_en+0xc0>)
 80005f6:	f002 fc6f 	bl	8002ed8 <HAL_I2C_Master_Receive>
 80005fa:	4603      	mov	r3, r0
 80005fc:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

	// Print status results and response value over UART1 to console session
	snprintf(buffer, sizeof(buffer), "(HST221 Power-Down Control) HAL_I2C_Master_Receive status: %u; mode: 0x%x\n", status, mode);
 8000600:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8000604:	78fa      	ldrb	r2, [r7, #3]
 8000606:	f107 0008 	add.w	r0, r7, #8
 800060a:	9200      	str	r2, [sp, #0]
 800060c:	4a0d      	ldr	r2, [pc, #52]	; (8000644 <HST221_pwr_en+0xcc>)
 800060e:	2164      	movs	r1, #100	; 0x64
 8000610:	f007 faec 	bl	8007bec <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000614:	f107 0308 	add.w	r3, r7, #8
 8000618:	4618      	mov	r0, r3
 800061a:	f7ff fdd9 	bl	80001d0 <strlen>
 800061e:	4603      	mov	r3, r0
 8000620:	b29a      	uxth	r2, r3
 8000622:	f107 0108 	add.w	r1, r7, #8
 8000626:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800062a:	4805      	ldr	r0, [pc, #20]	; (8000640 <HST221_pwr_en+0xc8>)
 800062c:	f006 faed 	bl	8006c0a <HAL_UART_Transmit>
}
 8000630:	bf00      	nop
 8000632:	3770      	adds	r7, #112	; 0x70
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	2000058c 	.word	0x2000058c
 800063c:	08008488 	.word	0x08008488
 8000640:	200006cc 	.word	0x200006cc
 8000644:	080084cc 	.word	0x080084cc

08000648 <do_who_am_i>:

static void do_who_am_i(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b09e      	sub	sp, #120	; 0x78
 800064c:	af02      	add	r7, sp, #8
    // Declare address of the device's WHO_AM_I register
    uint8_t whoAmIReg = 0xf;
 800064e:	230f      	movs	r3, #15
 8000650:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

    // Send the target register to the device and get status back
    HAL_StatusTypeDef status;
    status = HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, &whoAmIReg, sizeof(whoAmIReg), 1000);
 8000654:	f107 026e 	add.w	r2, r7, #110	; 0x6e
 8000658:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800065c:	9300      	str	r3, [sp, #0]
 800065e:	2301      	movs	r3, #1
 8000660:	21be      	movs	r1, #190	; 0xbe
 8000662:	4827      	ldr	r0, [pc, #156]	; (8000700 <do_who_am_i+0xb8>)
 8000664:	f002 fb44 	bl	8002cf0 <HAL_I2C_Master_Transmit>
 8000668:	4603      	mov	r3, r0
 800066a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

    // Print status results over UART1 to console session
    char buffer[100] = {0};
 800066e:	2300      	movs	r3, #0
 8000670:	60bb      	str	r3, [r7, #8]
 8000672:	f107 030c 	add.w	r3, r7, #12
 8000676:	2260      	movs	r2, #96	; 0x60
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f007 faae 	bl	8007bdc <memset>
    snprintf(buffer, sizeof(buffer), "\tHAL_I2C_Master_Transmit status: %u\n", status);
 8000680:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000684:	f107 0008 	add.w	r0, r7, #8
 8000688:	4a1e      	ldr	r2, [pc, #120]	; (8000704 <do_who_am_i+0xbc>)
 800068a:	2164      	movs	r1, #100	; 0x64
 800068c:	f007 faae 	bl	8007bec <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000690:	f107 0308 	add.w	r3, r7, #8
 8000694:	4618      	mov	r0, r3
 8000696:	f7ff fd9b 	bl	80001d0 <strlen>
 800069a:	4603      	mov	r3, r0
 800069c:	b29a      	uxth	r2, r3
 800069e:	f107 0108 	add.w	r1, r7, #8
 80006a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006a6:	4818      	ldr	r0, [pc, #96]	; (8000708 <do_who_am_i+0xc0>)
 80006a8:	f006 faaf 	bl	8006c0a <HAL_UART_Transmit>

    // Read response back to get value of WHO_AM_I register
    uint8_t data = 0xff;    // Default value should be 0xbc according to datasheet
 80006ac:	23ff      	movs	r3, #255	; 0xff
 80006ae:	71fb      	strb	r3, [r7, #7]
    status = HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, &data, sizeof(data), 1000);
 80006b0:	1dfa      	adds	r2, r7, #7
 80006b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006b6:	9300      	str	r3, [sp, #0]
 80006b8:	2301      	movs	r3, #1
 80006ba:	21bf      	movs	r1, #191	; 0xbf
 80006bc:	4810      	ldr	r0, [pc, #64]	; (8000700 <do_who_am_i+0xb8>)
 80006be:	f002 fc0b 	bl	8002ed8 <HAL_I2C_Master_Receive>
 80006c2:	4603      	mov	r3, r0
 80006c4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

    // Print status results and response value over UART1 to console session
    snprintf(buffer, sizeof(buffer), "\tHAL_I2C_Master_Receive status: %u; data: 0x%x\n\n", status, data);
 80006c8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80006cc:	79fa      	ldrb	r2, [r7, #7]
 80006ce:	f107 0008 	add.w	r0, r7, #8
 80006d2:	9200      	str	r2, [sp, #0]
 80006d4:	4a0d      	ldr	r2, [pc, #52]	; (800070c <do_who_am_i+0xc4>)
 80006d6:	2164      	movs	r1, #100	; 0x64
 80006d8:	f007 fa88 	bl	8007bec <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 80006dc:	f107 0308 	add.w	r3, r7, #8
 80006e0:	4618      	mov	r0, r3
 80006e2:	f7ff fd75 	bl	80001d0 <strlen>
 80006e6:	4603      	mov	r3, r0
 80006e8:	b29a      	uxth	r2, r3
 80006ea:	f107 0108 	add.w	r1, r7, #8
 80006ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006f2:	4805      	ldr	r0, [pc, #20]	; (8000708 <do_who_am_i+0xc0>)
 80006f4:	f006 fa89 	bl	8006c0a <HAL_UART_Transmit>
}
 80006f8:	bf00      	nop
 80006fa:	3770      	adds	r7, #112	; 0x70
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	2000058c 	.word	0x2000058c
 8000704:	08008518 	.word	0x08008518
 8000708:	200006cc 	.word	0x200006cc
 800070c:	08008540 	.word	0x08008540

08000710 <do_temp_polling>:


static void do_temp_polling(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b0a0      	sub	sp, #128	; 0x80
 8000714:	af02      	add	r7, sp, #8
    // Large-ish char buffer for strings sent over the console
    char buffer[100] = {0};
 8000716:	2300      	movs	r3, #0
 8000718:	613b      	str	r3, [r7, #16]
 800071a:	f107 0314 	add.w	r3, r7, #20
 800071e:	2260      	movs	r2, #96	; 0x60
 8000720:	2100      	movs	r1, #0
 8000722:	4618      	mov	r0, r3
 8000724:	f007 fa5a 	bl	8007bdc <memset>

	// Configure control register 2 (CTRL_REG2, 0x21) bit 0 to enable one-shot
    uint8_t ctrlReg2 = 0x21;
 8000728:	2321      	movs	r3, #33	; 0x21
 800072a:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
    uint8_t ctrlData[] = {ctrlReg2, (1 << 0)};
 800072e:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8000732:	733b      	strb	r3, [r7, #12]
 8000734:	2301      	movs	r3, #1
 8000736:	737b      	strb	r3, [r7, #13]

    // Send the target register to the device and get status back
    HAL_StatusTypeDef status;
    status = HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, ctrlData, sizeof(ctrlData), 1000);
 8000738:	f107 020c 	add.w	r2, r7, #12
 800073c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000740:	9300      	str	r3, [sp, #0]
 8000742:	2302      	movs	r3, #2
 8000744:	21be      	movs	r1, #190	; 0xbe
 8000746:	48c2      	ldr	r0, [pc, #776]	; (8000a50 <do_temp_polling+0x340>)
 8000748:	f002 fad2 	bl	8002cf0 <HAL_I2C_Master_Transmit>
 800074c:	4603      	mov	r3, r0
 800074e:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75

    // Print status results over UART1 to console session
    snprintf(buffer, sizeof(buffer), "\t(One-shot enabled): HAL_I2C_Master_Transmit: status %u\n", status);
 8000752:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8000756:	f107 0010 	add.w	r0, r7, #16
 800075a:	4abe      	ldr	r2, [pc, #760]	; (8000a54 <do_temp_polling+0x344>)
 800075c:	2164      	movs	r1, #100	; 0x64
 800075e:	f007 fa45 	bl	8007bec <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000762:	f107 0310 	add.w	r3, r7, #16
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff fd32 	bl	80001d0 <strlen>
 800076c:	4603      	mov	r3, r0
 800076e:	b29a      	uxth	r2, r3
 8000770:	f107 0110 	add.w	r1, r7, #16
 8000774:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000778:	48b7      	ldr	r0, [pc, #732]	; (8000a58 <do_temp_polling+0x348>)
 800077a:	f006 fa46 	bl	8006c0a <HAL_UART_Transmit>

    // Define status register (STATUS_REG2, 0x27) bit 0 to monitor for new sample available
    uint8_t statusReg = 0x27;
 800077e:	2327      	movs	r3, #39	; 0x27
 8000780:	72fb      	strb	r3, [r7, #11]
    uint8_t sampleReady = 0;
 8000782:	2300      	movs	r3, #0
 8000784:	72bb      	strb	r3, [r7, #10]

    // Loiter for a bit to allow time for conversion to complete and be made available
    uint8_t count = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    while (count < 10)  // 10 is an arbitrary "long enough" value, this wouldn't always be great real-world practice
 800078c:	e06b      	b.n	8000866 <do_temp_polling+0x156>
    {
        // Send the address of the status register and report it over the console
        status = HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, &statusReg, sizeof(statusReg), 1000);
 800078e:	f107 020b 	add.w	r2, r7, #11
 8000792:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000796:	9300      	str	r3, [sp, #0]
 8000798:	2301      	movs	r3, #1
 800079a:	21be      	movs	r1, #190	; 0xbe
 800079c:	48ac      	ldr	r0, [pc, #688]	; (8000a50 <do_temp_polling+0x340>)
 800079e:	f002 faa7 	bl	8002cf0 <HAL_I2C_Master_Transmit>
 80007a2:	4603      	mov	r3, r0
 80007a4:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
        snprintf(buffer, sizeof(buffer), "\t[%d] (status register): HAL_I2C_Master_Transmit: status %u\n", count, status);
 80007a8:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 80007ac:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 80007b0:	f107 0010 	add.w	r0, r7, #16
 80007b4:	9300      	str	r3, [sp, #0]
 80007b6:	4613      	mov	r3, r2
 80007b8:	4aa8      	ldr	r2, [pc, #672]	; (8000a5c <do_temp_polling+0x34c>)
 80007ba:	2164      	movs	r1, #100	; 0x64
 80007bc:	f007 fa16 	bl	8007bec <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 80007c0:	f107 0310 	add.w	r3, r7, #16
 80007c4:	4618      	mov	r0, r3
 80007c6:	f7ff fd03 	bl	80001d0 <strlen>
 80007ca:	4603      	mov	r3, r0
 80007cc:	b29a      	uxth	r2, r3
 80007ce:	f107 0110 	add.w	r1, r7, #16
 80007d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007d6:	48a0      	ldr	r0, [pc, #640]	; (8000a58 <do_temp_polling+0x348>)
 80007d8:	f006 fa17 	bl	8006c0a <HAL_UART_Transmit>

        // Read back the value of the status register and report it over the console
        status = HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&sampleReady, sizeof(sampleReady), 1000);
 80007dc:	f107 020a 	add.w	r2, r7, #10
 80007e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007e4:	9300      	str	r3, [sp, #0]
 80007e6:	2301      	movs	r3, #1
 80007e8:	21bf      	movs	r1, #191	; 0xbf
 80007ea:	4899      	ldr	r0, [pc, #612]	; (8000a50 <do_temp_polling+0x340>)
 80007ec:	f002 fb74 	bl	8002ed8 <HAL_I2C_Master_Receive>
 80007f0:	4603      	mov	r3, r0
 80007f2:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
        snprintf(buffer, sizeof(buffer), "\tStatus register: 0x%02x\n", sampleReady);
 80007f6:	7abb      	ldrb	r3, [r7, #10]
 80007f8:	f107 0010 	add.w	r0, r7, #16
 80007fc:	4a98      	ldr	r2, [pc, #608]	; (8000a60 <do_temp_polling+0x350>)
 80007fe:	2164      	movs	r1, #100	; 0x64
 8000800:	f007 f9f4 	bl	8007bec <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000804:	f107 0310 	add.w	r3, r7, #16
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff fce1 	bl	80001d0 <strlen>
 800080e:	4603      	mov	r3, r0
 8000810:	b29a      	uxth	r2, r3
 8000812:	f107 0110 	add.w	r1, r7, #16
 8000816:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800081a:	488f      	ldr	r0, [pc, #572]	; (8000a58 <do_temp_polling+0x348>)
 800081c:	f006 f9f5 	bl	8006c0a <HAL_UART_Transmit>

        // If the new sample is ready, report it to the console and break out of while-loop...
        if (sampleReady & 0x01)
 8000820:	7abb      	ldrb	r3, [r7, #10]
 8000822:	f003 0301 	and.w	r3, r3, #1
 8000826:	2b00      	cmp	r3, #0
 8000828:	d015      	beq.n	8000856 <do_temp_polling+0x146>
        {
            snprintf(buffer, sizeof(buffer), "\tNew Temperature Sample Available!\n");
 800082a:	f107 0310 	add.w	r3, r7, #16
 800082e:	4a8d      	ldr	r2, [pc, #564]	; (8000a64 <do_temp_polling+0x354>)
 8000830:	2164      	movs	r1, #100	; 0x64
 8000832:	4618      	mov	r0, r3
 8000834:	f007 f9da 	bl	8007bec <sniprintf>
            HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000838:	f107 0310 	add.w	r3, r7, #16
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff fcc7 	bl	80001d0 <strlen>
 8000842:	4603      	mov	r3, r0
 8000844:	b29a      	uxth	r2, r3
 8000846:	f107 0110 	add.w	r1, r7, #16
 800084a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800084e:	4882      	ldr	r0, [pc, #520]	; (8000a58 <do_temp_polling+0x348>)
 8000850:	f006 f9db 	bl	8006c0a <HAL_UART_Transmit>
            break;
 8000854:	e00b      	b.n	800086e <do_temp_polling+0x15e>
        }

        // Else wait for a bit, increment the counter, and keep looping
        HAL_Delay(100);
 8000856:	2064      	movs	r0, #100	; 0x64
 8000858:	f001 fb34 	bl	8001ec4 <HAL_Delay>
        count++;
 800085c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8000860:	3301      	adds	r3, #1
 8000862:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    while (count < 10)  // 10 is an arbitrary "long enough" value, this wouldn't always be great real-world practice
 8000866:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800086a:	2b09      	cmp	r3, #9
 800086c:	d98f      	bls.n	800078e <do_temp_polling+0x7e>

    // With new sample ready, practice solutions implemented with reading sequentially from
    //  the LSB and MSB registers (0x2a and 0x2b) as well as via auto-increment
    static uint8_t toggle = 1;

    if (toggle)
 800086e:	4b7e      	ldr	r3, [pc, #504]	; (8000a68 <do_temp_polling+0x358>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	f000 809a 	beq.w	80009ac <do_temp_polling+0x29c>
    {
        toggle = 0;
 8000878:	4b7b      	ldr	r3, [pc, #492]	; (8000a68 <do_temp_polling+0x358>)
 800087a:	2200      	movs	r2, #0
 800087c:	701a      	strb	r2, [r3, #0]

        // Reading the lower half of the temperature register
        // Send target address
        uint8_t tempRegLSB = 0x2a;
 800087e:	232a      	movs	r3, #42	; 0x2a
 8000880:	727b      	strb	r3, [r7, #9]
        status = HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, &tempRegLSB, sizeof(tempRegLSB), 1000);
 8000882:	f107 0209 	add.w	r2, r7, #9
 8000886:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800088a:	9300      	str	r3, [sp, #0]
 800088c:	2301      	movs	r3, #1
 800088e:	21be      	movs	r1, #190	; 0xbe
 8000890:	486f      	ldr	r0, [pc, #444]	; (8000a50 <do_temp_polling+0x340>)
 8000892:	f002 fa2d 	bl	8002cf0 <HAL_I2C_Master_Transmit>
 8000896:	4603      	mov	r3, r0
 8000898:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
        snprintf(buffer, sizeof(buffer), "\t(LSB): HAL_I2C_Master_Transmit: status: %u\n", status);
 800089c:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 80008a0:	f107 0010 	add.w	r0, r7, #16
 80008a4:	4a71      	ldr	r2, [pc, #452]	; (8000a6c <do_temp_polling+0x35c>)
 80008a6:	2164      	movs	r1, #100	; 0x64
 80008a8:	f007 f9a0 	bl	8007bec <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 80008ac:	f107 0310 	add.w	r3, r7, #16
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff fc8d 	bl	80001d0 <strlen>
 80008b6:	4603      	mov	r3, r0
 80008b8:	b29a      	uxth	r2, r3
 80008ba:	f107 0110 	add.w	r1, r7, #16
 80008be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008c2:	4865      	ldr	r0, [pc, #404]	; (8000a58 <do_temp_polling+0x348>)
 80008c4:	f006 f9a1 	bl	8006c0a <HAL_UART_Transmit>

        // Read response back and print over console
        uint8_t tempDataLSB = 0xff; // Junk default value
 80008c8:	23ff      	movs	r3, #255	; 0xff
 80008ca:	723b      	strb	r3, [r7, #8]
        status = HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&tempDataLSB, sizeof(tempDataLSB), 1000);
 80008cc:	f107 0208 	add.w	r2, r7, #8
 80008d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008d4:	9300      	str	r3, [sp, #0]
 80008d6:	2301      	movs	r3, #1
 80008d8:	21bf      	movs	r1, #191	; 0xbf
 80008da:	485d      	ldr	r0, [pc, #372]	; (8000a50 <do_temp_polling+0x340>)
 80008dc:	f002 fafc 	bl	8002ed8 <HAL_I2C_Master_Receive>
 80008e0:	4603      	mov	r3, r0
 80008e2:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
        snprintf(buffer, sizeof(buffer), "\t(LSB): HAL_I2C_Master_Receive: status: %u; LSB data: 0x%02x\n", status, tempDataLSB);
 80008e6:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 80008ea:	7a3a      	ldrb	r2, [r7, #8]
 80008ec:	f107 0010 	add.w	r0, r7, #16
 80008f0:	9200      	str	r2, [sp, #0]
 80008f2:	4a5f      	ldr	r2, [pc, #380]	; (8000a70 <do_temp_polling+0x360>)
 80008f4:	2164      	movs	r1, #100	; 0x64
 80008f6:	f007 f979 	bl	8007bec <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 80008fa:	f107 0310 	add.w	r3, r7, #16
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff fc66 	bl	80001d0 <strlen>
 8000904:	4603      	mov	r3, r0
 8000906:	b29a      	uxth	r2, r3
 8000908:	f107 0110 	add.w	r1, r7, #16
 800090c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000910:	4851      	ldr	r0, [pc, #324]	; (8000a58 <do_temp_polling+0x348>)
 8000912:	f006 f97a 	bl	8006c0a <HAL_UART_Transmit>

        // Reading the upper half of the temperature register
        // Send target address
        uint8_t tempRegMSB = 0x2b;
 8000916:	232b      	movs	r3, #43	; 0x2b
 8000918:	71fb      	strb	r3, [r7, #7]
        status = HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, &tempRegMSB, sizeof(tempRegMSB), 1000);
 800091a:	1dfa      	adds	r2, r7, #7
 800091c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000920:	9300      	str	r3, [sp, #0]
 8000922:	2301      	movs	r3, #1
 8000924:	21be      	movs	r1, #190	; 0xbe
 8000926:	484a      	ldr	r0, [pc, #296]	; (8000a50 <do_temp_polling+0x340>)
 8000928:	f002 f9e2 	bl	8002cf0 <HAL_I2C_Master_Transmit>
 800092c:	4603      	mov	r3, r0
 800092e:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
        snprintf(buffer, sizeof(buffer), "\t(MSB): HAL_I2C_Master_Transmit: status: %u\n", status);
 8000932:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8000936:	f107 0010 	add.w	r0, r7, #16
 800093a:	4a4e      	ldr	r2, [pc, #312]	; (8000a74 <do_temp_polling+0x364>)
 800093c:	2164      	movs	r1, #100	; 0x64
 800093e:	f007 f955 	bl	8007bec <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000942:	f107 0310 	add.w	r3, r7, #16
 8000946:	4618      	mov	r0, r3
 8000948:	f7ff fc42 	bl	80001d0 <strlen>
 800094c:	4603      	mov	r3, r0
 800094e:	b29a      	uxth	r2, r3
 8000950:	f107 0110 	add.w	r1, r7, #16
 8000954:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000958:	483f      	ldr	r0, [pc, #252]	; (8000a58 <do_temp_polling+0x348>)
 800095a:	f006 f956 	bl	8006c0a <HAL_UART_Transmit>

        // Read response back and print over console
        uint8_t tempDataMSB = 0xff; // Junk default value
 800095e:	23ff      	movs	r3, #255	; 0xff
 8000960:	71bb      	strb	r3, [r7, #6]
        status = HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&tempDataMSB, sizeof(tempDataMSB), 1000);
 8000962:	1dba      	adds	r2, r7, #6
 8000964:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000968:	9300      	str	r3, [sp, #0]
 800096a:	2301      	movs	r3, #1
 800096c:	21bf      	movs	r1, #191	; 0xbf
 800096e:	4838      	ldr	r0, [pc, #224]	; (8000a50 <do_temp_polling+0x340>)
 8000970:	f002 fab2 	bl	8002ed8 <HAL_I2C_Master_Receive>
 8000974:	4603      	mov	r3, r0
 8000976:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
        snprintf(buffer, sizeof(buffer), "\t(MSB): HAL_I2C_Master_Receive: status: %u; MSB data: 0x%02x\n\n", status, tempDataMSB);
 800097a:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 800097e:	79ba      	ldrb	r2, [r7, #6]
 8000980:	f107 0010 	add.w	r0, r7, #16
 8000984:	9200      	str	r2, [sp, #0]
 8000986:	4a3c      	ldr	r2, [pc, #240]	; (8000a78 <do_temp_polling+0x368>)
 8000988:	2164      	movs	r1, #100	; 0x64
 800098a:	f007 f92f 	bl	8007bec <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 800098e:	f107 0310 	add.w	r3, r7, #16
 8000992:	4618      	mov	r0, r3
 8000994:	f7ff fc1c 	bl	80001d0 <strlen>
 8000998:	4603      	mov	r3, r0
 800099a:	b29a      	uxth	r2, r3
 800099c:	f107 0110 	add.w	r1, r7, #16
 80009a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009a4:	482c      	ldr	r0, [pc, #176]	; (8000a58 <do_temp_polling+0x348>)
 80009a6:	f006 f930 	bl	8006c0a <HAL_UART_Transmit>
        status = HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&tempData, sizeof(tempData), 1000);
        snprintf(buffer, sizeof(buffer), "\t(Auto-increment): HAL_I2C_Master_Receive: status: %u; temperature data: 0x%04x\n\n", status, tempData);
        HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
    }

}
 80009aa:	e04d      	b.n	8000a48 <do_temp_polling+0x338>
        toggle = 1;
 80009ac:	4b2e      	ldr	r3, [pc, #184]	; (8000a68 <do_temp_polling+0x358>)
 80009ae:	2201      	movs	r2, #1
 80009b0:	701a      	strb	r2, [r3, #0]
        uint8_t tempRegLSB = 0x2a | 0x80;
 80009b2:	23aa      	movs	r3, #170	; 0xaa
 80009b4:	717b      	strb	r3, [r7, #5]
        status = HAL_I2C_Master_Transmit(&hi2c2, HST221_WRITE_ADDRESS, &tempRegLSB, sizeof(tempRegLSB), 1000);
 80009b6:	1d7a      	adds	r2, r7, #5
 80009b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009bc:	9300      	str	r3, [sp, #0]
 80009be:	2301      	movs	r3, #1
 80009c0:	21be      	movs	r1, #190	; 0xbe
 80009c2:	4823      	ldr	r0, [pc, #140]	; (8000a50 <do_temp_polling+0x340>)
 80009c4:	f002 f994 	bl	8002cf0 <HAL_I2C_Master_Transmit>
 80009c8:	4603      	mov	r3, r0
 80009ca:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
        snprintf(buffer, sizeof(buffer), "\t(Auto-increment): HAL_I2C_Master_Transmit: status: %u\n", status);
 80009ce:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 80009d2:	f107 0010 	add.w	r0, r7, #16
 80009d6:	4a29      	ldr	r2, [pc, #164]	; (8000a7c <do_temp_polling+0x36c>)
 80009d8:	2164      	movs	r1, #100	; 0x64
 80009da:	f007 f907 	bl	8007bec <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 80009de:	f107 0310 	add.w	r3, r7, #16
 80009e2:	4618      	mov	r0, r3
 80009e4:	f7ff fbf4 	bl	80001d0 <strlen>
 80009e8:	4603      	mov	r3, r0
 80009ea:	b29a      	uxth	r2, r3
 80009ec:	f107 0110 	add.w	r1, r7, #16
 80009f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009f4:	4818      	ldr	r0, [pc, #96]	; (8000a58 <do_temp_polling+0x348>)
 80009f6:	f006 f908 	bl	8006c0a <HAL_UART_Transmit>
        uint16_t tempData = 0xbeef; // Junk default value (ALSO REALLY HOT!)
 80009fa:	f64b 63ef 	movw	r3, #48879	; 0xbeef
 80009fe:	807b      	strh	r3, [r7, #2]
        status = HAL_I2C_Master_Receive(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&tempData, sizeof(tempData), 1000);
 8000a00:	1cba      	adds	r2, r7, #2
 8000a02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a06:	9300      	str	r3, [sp, #0]
 8000a08:	2302      	movs	r3, #2
 8000a0a:	21bf      	movs	r1, #191	; 0xbf
 8000a0c:	4810      	ldr	r0, [pc, #64]	; (8000a50 <do_temp_polling+0x340>)
 8000a0e:	f002 fa63 	bl	8002ed8 <HAL_I2C_Master_Receive>
 8000a12:	4603      	mov	r3, r0
 8000a14:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
        snprintf(buffer, sizeof(buffer), "\t(Auto-increment): HAL_I2C_Master_Receive: status: %u; temperature data: 0x%04x\n\n", status, tempData);
 8000a18:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8000a1c:	887a      	ldrh	r2, [r7, #2]
 8000a1e:	f107 0010 	add.w	r0, r7, #16
 8000a22:	9200      	str	r2, [sp, #0]
 8000a24:	4a16      	ldr	r2, [pc, #88]	; (8000a80 <do_temp_polling+0x370>)
 8000a26:	2164      	movs	r1, #100	; 0x64
 8000a28:	f007 f8e0 	bl	8007bec <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000a2c:	f107 0310 	add.w	r3, r7, #16
 8000a30:	4618      	mov	r0, r3
 8000a32:	f7ff fbcd 	bl	80001d0 <strlen>
 8000a36:	4603      	mov	r3, r0
 8000a38:	b29a      	uxth	r2, r3
 8000a3a:	f107 0110 	add.w	r1, r7, #16
 8000a3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a42:	4805      	ldr	r0, [pc, #20]	; (8000a58 <do_temp_polling+0x348>)
 8000a44:	f006 f8e1 	bl	8006c0a <HAL_UART_Transmit>
}
 8000a48:	bf00      	nop
 8000a4a:	3778      	adds	r7, #120	; 0x78
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	2000058c 	.word	0x2000058c
 8000a54:	08008574 	.word	0x08008574
 8000a58:	200006cc 	.word	0x200006cc
 8000a5c:	080085b0 	.word	0x080085b0
 8000a60:	080085f0 	.word	0x080085f0
 8000a64:	0800860c 	.word	0x0800860c
 8000a68:	20000002 	.word	0x20000002
 8000a6c:	08008630 	.word	0x08008630
 8000a70:	08008660 	.word	0x08008660
 8000a74:	080086a0 	.word	0x080086a0
 8000a78:	080086d0 	.word	0x080086d0
 8000a7c:	08008710 	.word	0x08008710
 8000a80:	08008748 	.word	0x08008748

08000a84 <HAL_I2C_MasterTxCpltCallback>:

// Used for IT/DMA access
uint16_t tempData = 0xffff; // Junk default value (ALSO REALLY HOT!)

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
    // Indicate something on the board
    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8000a8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a90:	4804      	ldr	r0, [pc, #16]	; (8000aa4 <HAL_I2C_MasterTxCpltCallback+0x20>)
 8000a92:	f002 f861 	bl	8002b58 <HAL_GPIO_TogglePin>

    // Set status flag
    irqCompleteTX = 1;
 8000a96:	4b04      	ldr	r3, [pc, #16]	; (8000aa8 <HAL_I2C_MasterTxCpltCallback+0x24>)
 8000a98:	2201      	movs	r2, #1
 8000a9a:	701a      	strb	r2, [r3, #0]
}
 8000a9c:	bf00      	nop
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	48000400 	.word	0x48000400
 8000aa8:	20000090 	.word	0x20000090

08000aac <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
    // Indicate something on the board
    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8000ab4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ab8:	4804      	ldr	r0, [pc, #16]	; (8000acc <HAL_I2C_MasterRxCpltCallback+0x20>)
 8000aba:	f002 f84d 	bl	8002b58 <HAL_GPIO_TogglePin>

    // Set status flag
    irqCompleteRX = 1;
 8000abe:	4b04      	ldr	r3, [pc, #16]	; (8000ad0 <HAL_I2C_MasterRxCpltCallback+0x24>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	701a      	strb	r2, [r3, #0]
}
 8000ac4:	bf00      	nop
 8000ac6:	3708      	adds	r7, #8
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	48000400 	.word	0x48000400
 8000ad0:	20000091 	.word	0x20000091

08000ad4 <do_temp_interrupt>:

static void do_temp_interrupt(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b09e      	sub	sp, #120	; 0x78
 8000ad8:	af02      	add	r7, sp, #8
	// Clear flags
	irqCompleteTX = 0;
 8000ada:	4b49      	ldr	r3, [pc, #292]	; (8000c00 <do_temp_interrupt+0x12c>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	701a      	strb	r2, [r3, #0]
	irqCompleteRX = 0;
 8000ae0:	4b48      	ldr	r3, [pc, #288]	; (8000c04 <do_temp_interrupt+0x130>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]

    // Large-ish char buffer for strings sent over the console
    char buffer[100] = {0};
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	60bb      	str	r3, [r7, #8]
 8000aea:	f107 030c 	add.w	r3, r7, #12
 8000aee:	2260      	movs	r2, #96	; 0x60
 8000af0:	2100      	movs	r1, #0
 8000af2:	4618      	mov	r0, r3
 8000af4:	f007 f872 	bl	8007bdc <memset>

	// Configure control register 2 (CTRL_REG2, 0x21) bit 0 to enable one-shot
    uint8_t ctrlReg2 = 0x21;
 8000af8:	2321      	movs	r3, #33	; 0x21
 8000afa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    uint8_t ctrlData[] = {ctrlReg2, 0x01};
 8000afe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000b02:	713b      	strb	r3, [r7, #4]
 8000b04:	2301      	movs	r3, #1
 8000b06:	717b      	strb	r3, [r7, #5]

    // Send the target register to the device and get status back using the *_IT function
    HAL_StatusTypeDef status;
    status = HAL_I2C_Master_Transmit_IT(&hi2c2, HST221_WRITE_ADDRESS, ctrlData, sizeof(ctrlData));
 8000b08:	1d3a      	adds	r2, r7, #4
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	21be      	movs	r1, #190	; 0xbe
 8000b0e:	483e      	ldr	r0, [pc, #248]	; (8000c08 <do_temp_interrupt+0x134>)
 8000b10:	f002 fad8 	bl	80030c4 <HAL_I2C_Master_Transmit_IT>
 8000b14:	4603      	mov	r3, r0
 8000b16:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

    // Print status results over UART1 to console session
    snprintf(buffer, sizeof(buffer), "\t(One-shot enabled): HAL_I2C_Master_Transmit_IT: status %u\n", status);
 8000b1a:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8000b1e:	f107 0008 	add.w	r0, r7, #8
 8000b22:	4a3a      	ldr	r2, [pc, #232]	; (8000c0c <do_temp_interrupt+0x138>)
 8000b24:	2164      	movs	r1, #100	; 0x64
 8000b26:	f007 f861 	bl	8007bec <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000b2a:	f107 0308 	add.w	r3, r7, #8
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f7ff fb4e 	bl	80001d0 <strlen>
 8000b34:	4603      	mov	r3, r0
 8000b36:	b29a      	uxth	r2, r3
 8000b38:	f107 0108 	add.w	r1, r7, #8
 8000b3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b40:	4833      	ldr	r0, [pc, #204]	; (8000c10 <do_temp_interrupt+0x13c>)
 8000b42:	f006 f862 	bl	8006c0a <HAL_UART_Transmit>

    // Wait for interrupt to complete
	while (irqCompleteTX == 0)
 8000b46:	e003      	b.n	8000b50 <do_temp_interrupt+0x7c>
	{
		HAL_Delay(1000);
 8000b48:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b4c:	f001 f9ba 	bl	8001ec4 <HAL_Delay>
	while (irqCompleteTX == 0)
 8000b50:	4b2b      	ldr	r3, [pc, #172]	; (8000c00 <do_temp_interrupt+0x12c>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d0f7      	beq.n	8000b48 <do_temp_interrupt+0x74>
	}

	// Clear flag
	irqCompleteTX = 0;
 8000b58:	4b29      	ldr	r3, [pc, #164]	; (8000c00 <do_temp_interrupt+0x12c>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	701a      	strb	r2, [r3, #0]

    // Reading the lower half of the temperature register with auto-increment enabled
	// Send target address (OR'ing with 0x80 enables auto-inc)
	uint8_t tempRegLSB = 0x2a | 0x80;
 8000b5e:	23aa      	movs	r3, #170	; 0xaa
 8000b60:	70fb      	strb	r3, [r7, #3]
	status = HAL_I2C_Master_Transmit_IT(&hi2c2, HST221_WRITE_ADDRESS, &tempRegLSB, sizeof(tempRegLSB));
 8000b62:	1cfa      	adds	r2, r7, #3
 8000b64:	2301      	movs	r3, #1
 8000b66:	21be      	movs	r1, #190	; 0xbe
 8000b68:	4827      	ldr	r0, [pc, #156]	; (8000c08 <do_temp_interrupt+0x134>)
 8000b6a:	f002 faab 	bl	80030c4 <HAL_I2C_Master_Transmit_IT>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	snprintf(buffer, sizeof(buffer), "\t(Auto-increment): HAL_I2C_Master_Transmit_IT: status: %u\n", status);
 8000b74:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8000b78:	f107 0008 	add.w	r0, r7, #8
 8000b7c:	4a25      	ldr	r2, [pc, #148]	; (8000c14 <do_temp_interrupt+0x140>)
 8000b7e:	2164      	movs	r1, #100	; 0x64
 8000b80:	f007 f834 	bl	8007bec <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000b84:	f107 0308 	add.w	r3, r7, #8
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff fb21 	bl	80001d0 <strlen>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	b29a      	uxth	r2, r3
 8000b92:	f107 0108 	add.w	r1, r7, #8
 8000b96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b9a:	481d      	ldr	r0, [pc, #116]	; (8000c10 <do_temp_interrupt+0x13c>)
 8000b9c:	f006 f835 	bl	8006c0a <HAL_UART_Transmit>

    // Wait for interrupt to complete
	while (irqCompleteTX == 0)
 8000ba0:	e003      	b.n	8000baa <do_temp_interrupt+0xd6>
	{
		HAL_Delay(1000);
 8000ba2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ba6:	f001 f98d 	bl	8001ec4 <HAL_Delay>
	while (irqCompleteTX == 0)
 8000baa:	4b15      	ldr	r3, [pc, #84]	; (8000c00 <do_temp_interrupt+0x12c>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d0f7      	beq.n	8000ba2 <do_temp_interrupt+0xce>
	}

	// Read response back for both registers and print over console
	status = HAL_I2C_Master_Receive_IT(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&tempData, sizeof(tempData));
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	4a18      	ldr	r2, [pc, #96]	; (8000c18 <do_temp_interrupt+0x144>)
 8000bb6:	21bf      	movs	r1, #191	; 0xbf
 8000bb8:	4813      	ldr	r0, [pc, #76]	; (8000c08 <do_temp_interrupt+0x134>)
 8000bba:	f002 faf3 	bl	80031a4 <HAL_I2C_Master_Receive_IT>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	snprintf(buffer, sizeof(buffer), "\t(Auto-increment): HAL_I2C_Master_Receive_IT: status: %u; temperature data: 0x%04x\n\n", status, tempData);
 8000bc4:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8000bc8:	4a13      	ldr	r2, [pc, #76]	; (8000c18 <do_temp_interrupt+0x144>)
 8000bca:	8812      	ldrh	r2, [r2, #0]
 8000bcc:	f107 0008 	add.w	r0, r7, #8
 8000bd0:	9200      	str	r2, [sp, #0]
 8000bd2:	4a12      	ldr	r2, [pc, #72]	; (8000c1c <do_temp_interrupt+0x148>)
 8000bd4:	2164      	movs	r1, #100	; 0x64
 8000bd6:	f007 f809 	bl	8007bec <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000bda:	f107 0308 	add.w	r3, r7, #8
 8000bde:	4618      	mov	r0, r3
 8000be0:	f7ff faf6 	bl	80001d0 <strlen>
 8000be4:	4603      	mov	r3, r0
 8000be6:	b29a      	uxth	r2, r3
 8000be8:	f107 0108 	add.w	r1, r7, #8
 8000bec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bf0:	4807      	ldr	r0, [pc, #28]	; (8000c10 <do_temp_interrupt+0x13c>)
 8000bf2:	f006 f80a 	bl	8006c0a <HAL_UART_Transmit>
}
 8000bf6:	bf00      	nop
 8000bf8:	3770      	adds	r7, #112	; 0x70
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000090 	.word	0x20000090
 8000c04:	20000091 	.word	0x20000091
 8000c08:	2000058c 	.word	0x2000058c
 8000c0c:	0800879c 	.word	0x0800879c
 8000c10:	200006cc 	.word	0x200006cc
 8000c14:	080087d8 	.word	0x080087d8
 8000c18:	20000000 	.word	0x20000000
 8000c1c:	08008814 	.word	0x08008814

08000c20 <do_temp_dma>:

static void do_temp_dma(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b09e      	sub	sp, #120	; 0x78
 8000c24:	af02      	add	r7, sp, #8
	// Clear flags
    irqCompleteTX = 0;
 8000c26:	4b48      	ldr	r3, [pc, #288]	; (8000d48 <do_temp_dma+0x128>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	701a      	strb	r2, [r3, #0]
    irqCompleteRX = 0;
 8000c2c:	4b47      	ldr	r3, [pc, #284]	; (8000d4c <do_temp_dma+0x12c>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	701a      	strb	r2, [r3, #0]

    // Large-ish char buffer for strings sent over the console
    char buffer[100] = {0};
 8000c32:	2300      	movs	r3, #0
 8000c34:	60bb      	str	r3, [r7, #8]
 8000c36:	f107 030c 	add.w	r3, r7, #12
 8000c3a:	2260      	movs	r2, #96	; 0x60
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f006 ffcc 	bl	8007bdc <memset>

	// Configure control register 2 (CTRL_REG2, 0x21) bit 0 to enable one-shot
    uint8_t ctrlReg2 = 0x21;
 8000c44:	2321      	movs	r3, #33	; 0x21
 8000c46:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    uint8_t ctrlData[] = {ctrlReg2, 0x01};
 8000c4a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000c4e:	713b      	strb	r3, [r7, #4]
 8000c50:	2301      	movs	r3, #1
 8000c52:	717b      	strb	r3, [r7, #5]

    // Send the target register to the device and get status back using the *_DMA function
    HAL_StatusTypeDef status;
    status = HAL_I2C_Master_Transmit_DMA(&hi2c2, HST221_WRITE_ADDRESS, ctrlData, sizeof(ctrlData));
 8000c54:	1d3a      	adds	r2, r7, #4
 8000c56:	2302      	movs	r3, #2
 8000c58:	21be      	movs	r1, #190	; 0xbe
 8000c5a:	483d      	ldr	r0, [pc, #244]	; (8000d50 <do_temp_dma+0x130>)
 8000c5c:	f002 fb12 	bl	8003284 <HAL_I2C_Master_Transmit_DMA>
 8000c60:	4603      	mov	r3, r0
 8000c62:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

    // Print status results over UART1 to console session
    snprintf(buffer, sizeof(buffer), "\t(One-shot enabled): HAL_I2C_Master_Transmit_DMA: status %u\n", status);
 8000c66:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8000c6a:	f107 0008 	add.w	r0, r7, #8
 8000c6e:	4a39      	ldr	r2, [pc, #228]	; (8000d54 <do_temp_dma+0x134>)
 8000c70:	2164      	movs	r1, #100	; 0x64
 8000c72:	f006 ffbb 	bl	8007bec <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000c76:	f107 0308 	add.w	r3, r7, #8
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff faa8 	bl	80001d0 <strlen>
 8000c80:	4603      	mov	r3, r0
 8000c82:	b29a      	uxth	r2, r3
 8000c84:	f107 0108 	add.w	r1, r7, #8
 8000c88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c8c:	4832      	ldr	r0, [pc, #200]	; (8000d58 <do_temp_dma+0x138>)
 8000c8e:	f005 ffbc 	bl	8006c0a <HAL_UART_Transmit>

    // Wait for interrupt to complete
	while (irqCompleteTX == 0)
 8000c92:	e002      	b.n	8000c9a <do_temp_dma+0x7a>
	{
		HAL_Delay(100);
 8000c94:	2064      	movs	r0, #100	; 0x64
 8000c96:	f001 f915 	bl	8001ec4 <HAL_Delay>
	while (irqCompleteTX == 0)
 8000c9a:	4b2b      	ldr	r3, [pc, #172]	; (8000d48 <do_temp_dma+0x128>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d0f8      	beq.n	8000c94 <do_temp_dma+0x74>
	}

	// Clear flag
	irqCompleteTX = 0;
 8000ca2:	4b29      	ldr	r3, [pc, #164]	; (8000d48 <do_temp_dma+0x128>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	701a      	strb	r2, [r3, #0]

    // Reading the lower half of the temperature register with auto-increment enabled
	// Send target address (OR'ing with 0x80 enables auto-inc)
	uint8_t tempRegLSB = 0x2a | 0x80;
 8000ca8:	23aa      	movs	r3, #170	; 0xaa
 8000caa:	70fb      	strb	r3, [r7, #3]
	status = HAL_I2C_Master_Transmit_DMA(&hi2c2, HST221_WRITE_ADDRESS, &tempRegLSB, sizeof(tempRegLSB));
 8000cac:	1cfa      	adds	r2, r7, #3
 8000cae:	2301      	movs	r3, #1
 8000cb0:	21be      	movs	r1, #190	; 0xbe
 8000cb2:	4827      	ldr	r0, [pc, #156]	; (8000d50 <do_temp_dma+0x130>)
 8000cb4:	f002 fae6 	bl	8003284 <HAL_I2C_Master_Transmit_DMA>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	snprintf(buffer, sizeof(buffer), "\t(Auto-increment): HAL_I2C_Master_Transmit_DMA: status: %u\n", status);
 8000cbe:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8000cc2:	f107 0008 	add.w	r0, r7, #8
 8000cc6:	4a25      	ldr	r2, [pc, #148]	; (8000d5c <do_temp_dma+0x13c>)
 8000cc8:	2164      	movs	r1, #100	; 0x64
 8000cca:	f006 ff8f 	bl	8007bec <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000cce:	f107 0308 	add.w	r3, r7, #8
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff fa7c 	bl	80001d0 <strlen>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	b29a      	uxth	r2, r3
 8000cdc:	f107 0108 	add.w	r1, r7, #8
 8000ce0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ce4:	481c      	ldr	r0, [pc, #112]	; (8000d58 <do_temp_dma+0x138>)
 8000ce6:	f005 ff90 	bl	8006c0a <HAL_UART_Transmit>

    // Wait for interrupt to complete
    while (irqCompleteTX == 0)
 8000cea:	e002      	b.n	8000cf2 <do_temp_dma+0xd2>
    {
        HAL_Delay(100);
 8000cec:	2064      	movs	r0, #100	; 0x64
 8000cee:	f001 f8e9 	bl	8001ec4 <HAL_Delay>
    while (irqCompleteTX == 0)
 8000cf2:	4b15      	ldr	r3, [pc, #84]	; (8000d48 <do_temp_dma+0x128>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d0f8      	beq.n	8000cec <do_temp_dma+0xcc>
    }

    // Read response back for both registers and print over console
	status = HAL_I2C_Master_Receive_DMA(&hi2c2, HST221_READ_ADDRESS, (uint8_t *)&tempData, sizeof(tempData));
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	4a18      	ldr	r2, [pc, #96]	; (8000d60 <do_temp_dma+0x140>)
 8000cfe:	21bf      	movs	r1, #191	; 0xbf
 8000d00:	4813      	ldr	r0, [pc, #76]	; (8000d50 <do_temp_dma+0x130>)
 8000d02:	f002 fbaf 	bl	8003464 <HAL_I2C_Master_Receive_DMA>
 8000d06:	4603      	mov	r3, r0
 8000d08:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	snprintf(buffer, sizeof(buffer), "\t(Auto-increment): HAL_I2C_Master_Receive_DMA: status: %u; temperature data: 0x%04x\n\n", status, tempData);
 8000d0c:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8000d10:	4a13      	ldr	r2, [pc, #76]	; (8000d60 <do_temp_dma+0x140>)
 8000d12:	8812      	ldrh	r2, [r2, #0]
 8000d14:	f107 0008 	add.w	r0, r7, #8
 8000d18:	9200      	str	r2, [sp, #0]
 8000d1a:	4a12      	ldr	r2, [pc, #72]	; (8000d64 <do_temp_dma+0x144>)
 8000d1c:	2164      	movs	r1, #100	; 0x64
 8000d1e:	f006 ff65 	bl	8007bec <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8000d22:	f107 0308 	add.w	r3, r7, #8
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff fa52 	bl	80001d0 <strlen>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	b29a      	uxth	r2, r3
 8000d30:	f107 0108 	add.w	r1, r7, #8
 8000d34:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d38:	4807      	ldr	r0, [pc, #28]	; (8000d58 <do_temp_dma+0x138>)
 8000d3a:	f005 ff66 	bl	8006c0a <HAL_UART_Transmit>
}
 8000d3e:	bf00      	nop
 8000d40:	3770      	adds	r7, #112	; 0x70
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000090 	.word	0x20000090
 8000d4c:	20000091 	.word	0x20000091
 8000d50:	2000058c 	.word	0x2000058c
 8000d54:	0800886c 	.word	0x0800886c
 8000d58:	200006cc 	.word	0x200006cc
 8000d5c:	080088ac 	.word	0x080088ac
 8000d60:	20000000 	.word	0x20000000
 8000d64:	080088e8 	.word	0x080088e8

08000d68 <do_temp_interrupt_EXTI>:

static void do_temp_interrupt_EXTI(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
    ; // TO DO
}
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
	...

08000d78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d7e:	f001 f82c 	bl	8001dda <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d82:	f000 f8bf 	bl	8000f04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d86:	f000 faf1 	bl	800136c <MX_GPIO_Init>
  MX_DMA_Init();
 8000d8a:	f000 fac9 	bl	8001320 <MX_DMA_Init>
  MX_DFSDM1_Init();
 8000d8e:	f000 f95d 	bl	800104c <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8000d92:	f000 f993 	bl	80010bc <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000d96:	f000 f9d1 	bl	800113c <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000d9a:	f000 f9f5 	bl	8001188 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000d9e:	f000 fa31 	bl	8001204 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000da2:	f000 fa5f 	bl	8001264 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000da6:	f000 fa8d 	bl	80012c4 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  	// Enable the HST221 PD bit in CR1 to allow collection of samples
    HST221_pwr_en();
 8000daa:	f7ff fbe5 	bl	8000578 <HST221_pwr_en>

    // Header info for CLI
    char* cliHeader = "\nsimpleCLI Interface v0.2\n------------------------------\n";
 8000dae:	4b4c      	ldr	r3, [pc, #304]	; (8000ee0 <main+0x168>)
 8000db0:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart1, (uint8_t*) cliHeader, strlen(cliHeader), 1000);
 8000db2:	68f8      	ldr	r0, [r7, #12]
 8000db4:	f7ff fa0c 	bl	80001d0 <strlen>
 8000db8:	4603      	mov	r3, r0
 8000dba:	b29a      	uxth	r2, r3
 8000dbc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dc0:	68f9      	ldr	r1, [r7, #12]
 8000dc2:	4848      	ldr	r0, [pc, #288]	; (8000ee4 <main+0x16c>)
 8000dc4:	f005 ff21 	bl	8006c0a <HAL_UART_Transmit>
        *   sensor over the I2C bus
  	    *
  	    ***********************************/

  	  // Define strings to structure prompt around
  	  char* cliPrompt = "Options:\n\t1: \"WHO AM I\" read\n\t2: Temperature read (polling mode)\n\t3: Temperature read (interrupt mode)\n\t4: Temperature read (DMA mode)\n\t5: *TODO* Temperature read (EXTI mode) *TODO*\r\n$> ";
 8000dc8:	4b47      	ldr	r3, [pc, #284]	; (8000ee8 <main+0x170>)
 8000dca:	60bb      	str	r3, [r7, #8]
  	  char* cliResponse = "Invalid input!\r\n";
 8000dcc:	4b47      	ldr	r3, [pc, #284]	; (8000eec <main+0x174>)
 8000dce:	607b      	str	r3, [r7, #4]

  	  // Issue prompt
  	  HAL_UART_Transmit(&huart1, (uint8_t*) cliPrompt, strlen(cliPrompt), 1000);
 8000dd0:	68b8      	ldr	r0, [r7, #8]
 8000dd2:	f7ff f9fd 	bl	80001d0 <strlen>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	b29a      	uxth	r2, r3
 8000dda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dde:	68b9      	ldr	r1, [r7, #8]
 8000de0:	4840      	ldr	r0, [pc, #256]	; (8000ee4 <main+0x16c>)
 8000de2:	f005 ff12 	bl	8006c0a <HAL_UART_Transmit>

  	  // Get the user selection and echo it on the terminal
  	  char cliInput;
  	  HAL_UART_Receive(&huart1, (uint8_t*) &cliInput, 1, HAL_MAX_DELAY);
 8000de6:	1cf9      	adds	r1, r7, #3
 8000de8:	f04f 33ff 	mov.w	r3, #4294967295
 8000dec:	2201      	movs	r2, #1
 8000dee:	483d      	ldr	r0, [pc, #244]	; (8000ee4 <main+0x16c>)
 8000df0:	f005 ff9f 	bl	8006d32 <HAL_UART_Receive>
  	  HAL_UART_Transmit(&huart1, (uint8_t*) &cliInput, 1, 1000);
 8000df4:	1cf9      	adds	r1, r7, #3
 8000df6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	4839      	ldr	r0, [pc, #228]	; (8000ee4 <main+0x16c>)
 8000dfe:	f005 ff04 	bl	8006c0a <HAL_UART_Transmit>

  	  // Evaluate input
  	  switch (cliInput)
 8000e02:	78fb      	ldrb	r3, [r7, #3]
 8000e04:	3b31      	subs	r3, #49	; 0x31
 8000e06:	2b04      	cmp	r3, #4
 8000e08:	d85c      	bhi.n	8000ec4 <main+0x14c>
 8000e0a:	a201      	add	r2, pc, #4	; (adr r2, 8000e10 <main+0x98>)
 8000e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e10:	08000e25 	.word	0x08000e25
 8000e14:	08000e45 	.word	0x08000e45
 8000e18:	08000e65 	.word	0x08000e65
 8000e1c:	08000e85 	.word	0x08000e85
 8000e20:	08000ea5 	.word	0x08000ea5
  	  {
          case '1':
              cliResponse = "\r\n\"WHO AM I\" request:\n";
 8000e24:	4b32      	ldr	r3, [pc, #200]	; (8000ef0 <main+0x178>)
 8000e26:	607b      	str	r3, [r7, #4]
              HAL_UART_Transmit(&huart1, (uint8_t*) cliResponse, strlen(cliResponse), 1000);
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f7ff f9d1 	bl	80001d0 <strlen>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	b29a      	uxth	r2, r3
 8000e32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e36:	6879      	ldr	r1, [r7, #4]
 8000e38:	482a      	ldr	r0, [pc, #168]	; (8000ee4 <main+0x16c>)
 8000e3a:	f005 fee6 	bl	8006c0a <HAL_UART_Transmit>
              do_who_am_i();
 8000e3e:	f7ff fc03 	bl	8000648 <do_who_am_i>
              break;
 8000e42:	e04b      	b.n	8000edc <main+0x164>

          case '2':
              cliResponse = "\r\nTemperature read (poll) request:\n";
 8000e44:	4b2b      	ldr	r3, [pc, #172]	; (8000ef4 <main+0x17c>)
 8000e46:	607b      	str	r3, [r7, #4]
              HAL_UART_Transmit(&huart1, (uint8_t*) cliResponse, strlen(cliResponse), 1000);
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f7ff f9c1 	bl	80001d0 <strlen>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	b29a      	uxth	r2, r3
 8000e52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e56:	6879      	ldr	r1, [r7, #4]
 8000e58:	4822      	ldr	r0, [pc, #136]	; (8000ee4 <main+0x16c>)
 8000e5a:	f005 fed6 	bl	8006c0a <HAL_UART_Transmit>
              do_temp_polling();
 8000e5e:	f7ff fc57 	bl	8000710 <do_temp_polling>
              break;
 8000e62:	e03b      	b.n	8000edc <main+0x164>

          case '3':
              cliResponse = "\r\nTemperature read (IT) request:\n";
 8000e64:	4b24      	ldr	r3, [pc, #144]	; (8000ef8 <main+0x180>)
 8000e66:	607b      	str	r3, [r7, #4]
              HAL_UART_Transmit(&huart1, (uint8_t*) cliResponse, strlen(cliResponse), 1000);
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f7ff f9b1 	bl	80001d0 <strlen>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	b29a      	uxth	r2, r3
 8000e72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e76:	6879      	ldr	r1, [r7, #4]
 8000e78:	481a      	ldr	r0, [pc, #104]	; (8000ee4 <main+0x16c>)
 8000e7a:	f005 fec6 	bl	8006c0a <HAL_UART_Transmit>
              do_temp_interrupt();
 8000e7e:	f7ff fe29 	bl	8000ad4 <do_temp_interrupt>
              break;
 8000e82:	e02b      	b.n	8000edc <main+0x164>

          case '4':
              cliResponse = "\r\nTemperature read (DMA) request:\n";
 8000e84:	4b1d      	ldr	r3, [pc, #116]	; (8000efc <main+0x184>)
 8000e86:	607b      	str	r3, [r7, #4]
              HAL_UART_Transmit(&huart1, (uint8_t*) cliResponse, strlen(cliResponse), 1000);
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f7ff f9a1 	bl	80001d0 <strlen>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	b29a      	uxth	r2, r3
 8000e92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e96:	6879      	ldr	r1, [r7, #4]
 8000e98:	4812      	ldr	r0, [pc, #72]	; (8000ee4 <main+0x16c>)
 8000e9a:	f005 feb6 	bl	8006c0a <HAL_UART_Transmit>
              do_temp_dma();
 8000e9e:	f7ff febf 	bl	8000c20 <do_temp_dma>
              break;
 8000ea2:	e01b      	b.n	8000edc <main+0x164>

          case '5':
              cliResponse = "\r\nTemperature read (EXTI) request:\n";
 8000ea4:	4b16      	ldr	r3, [pc, #88]	; (8000f00 <main+0x188>)
 8000ea6:	607b      	str	r3, [r7, #4]
              HAL_UART_Transmit(&huart1, (uint8_t*) cliResponse, strlen(cliResponse), 1000);
 8000ea8:	6878      	ldr	r0, [r7, #4]
 8000eaa:	f7ff f991 	bl	80001d0 <strlen>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	b29a      	uxth	r2, r3
 8000eb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eb6:	6879      	ldr	r1, [r7, #4]
 8000eb8:	480a      	ldr	r0, [pc, #40]	; (8000ee4 <main+0x16c>)
 8000eba:	f005 fea6 	bl	8006c0a <HAL_UART_Transmit>
              do_temp_interrupt_EXTI();
 8000ebe:	f7ff ff53 	bl	8000d68 <do_temp_interrupt_EXTI>
              break;
 8000ec2:	e00b      	b.n	8000edc <main+0x164>

          default:
              HAL_UART_Transmit(&huart1, (uint8_t*) cliResponse, strlen(cliResponse), 1000);
 8000ec4:	6878      	ldr	r0, [r7, #4]
 8000ec6:	f7ff f983 	bl	80001d0 <strlen>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	b29a      	uxth	r2, r3
 8000ece:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed2:	6879      	ldr	r1, [r7, #4]
 8000ed4:	4803      	ldr	r0, [pc, #12]	; (8000ee4 <main+0x16c>)
 8000ed6:	f005 fe98 	bl	8006c0a <HAL_UART_Transmit>
              break;
 8000eda:	bf00      	nop
    {
 8000edc:	e774      	b.n	8000dc8 <main+0x50>
 8000ede:	bf00      	nop
 8000ee0:	08008940 	.word	0x08008940
 8000ee4:	200006cc 	.word	0x200006cc
 8000ee8:	0800897c 	.word	0x0800897c
 8000eec:	08008a38 	.word	0x08008a38
 8000ef0:	08008a4c 	.word	0x08008a4c
 8000ef4:	08008a64 	.word	0x08008a64
 8000ef8:	08008a88 	.word	0x08008a88
 8000efc:	08008aac 	.word	0x08008aac
 8000f00:	08008ad0 	.word	0x08008ad0

08000f04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b0b8      	sub	sp, #224	; 0xe0
 8000f08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f0a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f0e:	2244      	movs	r2, #68	; 0x44
 8000f10:	2100      	movs	r1, #0
 8000f12:	4618      	mov	r0, r3
 8000f14:	f006 fe62 	bl	8007bdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f18:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f28:	463b      	mov	r3, r7
 8000f2a:	2288      	movs	r2, #136	; 0x88
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f006 fe54 	bl	8007bdc <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000f34:	f004 f980 	bl	8005238 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000f38:	4b42      	ldr	r3, [pc, #264]	; (8001044 <SystemClock_Config+0x140>)
 8000f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f3e:	4a41      	ldr	r2, [pc, #260]	; (8001044 <SystemClock_Config+0x140>)
 8000f40:	f023 0318 	bic.w	r3, r3, #24
 8000f44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000f48:	2314      	movs	r3, #20
 8000f4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000f54:	2301      	movs	r3, #1
 8000f56:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000f60:	2360      	movs	r3, #96	; 0x60
 8000f62:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f66:	2302      	movs	r3, #2
 8000f68:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f72:	2301      	movs	r3, #1
 8000f74:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000f78:	2328      	movs	r3, #40	; 0x28
 8000f7a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f7e:	2307      	movs	r3, #7
 8000f80:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f84:	2302      	movs	r3, #2
 8000f86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f90:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f94:	4618      	mov	r0, r3
 8000f96:	f004 fa8f 	bl	80054b8 <HAL_RCC_OscConfig>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000fa0:	f000 fb94 	bl	80016cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa4:	230f      	movs	r3, #15
 8000fa6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000faa:	2303      	movs	r3, #3
 8000fac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000fc2:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000fc6:	2104      	movs	r1, #4
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f004 fe5b 	bl	8005c84 <HAL_RCC_ClockConfig>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000fd4:	f000 fb7a 	bl	80016cc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 8000fd8:	4b1b      	ldr	r3, [pc, #108]	; (8001048 <SystemClock_Config+0x144>)
 8000fda:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_DFSDM1
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000fee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000ff2:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000ffc:	2318      	movs	r3, #24
 8000ffe:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001000:	2307      	movs	r3, #7
 8001002:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001004:	2302      	movs	r3, #2
 8001006:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001008:	2302      	movs	r3, #2
 800100a:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800100c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001010:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001012:	463b      	mov	r3, r7
 8001014:	4618      	mov	r0, r3
 8001016:	f005 f83b 	bl	8006090 <HAL_RCCEx_PeriphCLKConfig>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <SystemClock_Config+0x120>
  {
    Error_Handler();
 8001020:	f000 fb54 	bl	80016cc <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001024:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001028:	f004 f924 	bl	8005274 <HAL_PWREx_ControlVoltageScaling>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <SystemClock_Config+0x132>
  {
    Error_Handler();
 8001032:	f000 fb4b 	bl	80016cc <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001036:	f005 fb15 	bl	8006664 <HAL_RCCEx_EnableMSIPLLMode>
}
 800103a:	bf00      	nop
 800103c:	37e0      	adds	r7, #224	; 0xe0
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40021000 	.word	0x40021000
 8001048:	00012085 	.word	0x00012085

0800104c <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001050:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 8001052:	4a19      	ldr	r2, [pc, #100]	; (80010b8 <MX_DFSDM1_Init+0x6c>)
 8001054:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8001056:	4b17      	ldr	r3, [pc, #92]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 8001058:	2201      	movs	r2, #1
 800105a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800105c:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8001062:	4b14      	ldr	r3, [pc, #80]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 8001064:	2202      	movs	r2, #2
 8001066:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001068:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 800106a:	2200      	movs	r2, #0
 800106c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800106e:	4b11      	ldr	r3, [pc, #68]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 8001070:	2200      	movs	r2, #0
 8001072:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8001074:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 8001076:	f44f 7280 	mov.w	r2, #256	; 0x100
 800107a:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800107c:	4b0d      	ldr	r3, [pc, #52]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 800107e:	2200      	movs	r2, #0
 8001080:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001082:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 8001084:	2204      	movs	r2, #4
 8001086:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001088:	4b0a      	ldr	r3, [pc, #40]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 800108a:	2200      	movs	r2, #0
 800108c:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 800108e:	4b09      	ldr	r3, [pc, #36]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 8001090:	2201      	movs	r2, #1
 8001092:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8001094:	4b07      	ldr	r3, [pc, #28]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 8001096:	2200      	movs	r2, #0
 8001098:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800109a:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 800109c:	2200      	movs	r2, #0
 800109e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80010a0:	4804      	ldr	r0, [pc, #16]	; (80010b4 <MX_DFSDM1_Init+0x68>)
 80010a2:	f001 f845 	bl	8002130 <HAL_DFSDM_ChannelInit>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80010ac:	f000 fb0e 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80010b0:	bf00      	nop
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	200000c8 	.word	0x200000c8
 80010b8:	40016020 	.word	0x40016020

080010bc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80010c0:	4b1b      	ldr	r3, [pc, #108]	; (8001130 <MX_I2C2_Init+0x74>)
 80010c2:	4a1c      	ldr	r2, [pc, #112]	; (8001134 <MX_I2C2_Init+0x78>)
 80010c4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80010c6:	4b1a      	ldr	r3, [pc, #104]	; (8001130 <MX_I2C2_Init+0x74>)
 80010c8:	4a1b      	ldr	r2, [pc, #108]	; (8001138 <MX_I2C2_Init+0x7c>)
 80010ca:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80010cc:	4b18      	ldr	r3, [pc, #96]	; (8001130 <MX_I2C2_Init+0x74>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010d2:	4b17      	ldr	r3, [pc, #92]	; (8001130 <MX_I2C2_Init+0x74>)
 80010d4:	2201      	movs	r2, #1
 80010d6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010d8:	4b15      	ldr	r3, [pc, #84]	; (8001130 <MX_I2C2_Init+0x74>)
 80010da:	2200      	movs	r2, #0
 80010dc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80010de:	4b14      	ldr	r3, [pc, #80]	; (8001130 <MX_I2C2_Init+0x74>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010e4:	4b12      	ldr	r3, [pc, #72]	; (8001130 <MX_I2C2_Init+0x74>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010ea:	4b11      	ldr	r3, [pc, #68]	; (8001130 <MX_I2C2_Init+0x74>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010f0:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <MX_I2C2_Init+0x74>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80010f6:	480e      	ldr	r0, [pc, #56]	; (8001130 <MX_I2C2_Init+0x74>)
 80010f8:	f001 fd6b 	bl	8002bd2 <HAL_I2C_Init>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001102:	f000 fae3 	bl	80016cc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001106:	2100      	movs	r1, #0
 8001108:	4809      	ldr	r0, [pc, #36]	; (8001130 <MX_I2C2_Init+0x74>)
 800110a:	f003 feb5 	bl	8004e78 <HAL_I2CEx_ConfigAnalogFilter>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001114:	f000 fada 	bl	80016cc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001118:	2100      	movs	r1, #0
 800111a:	4805      	ldr	r0, [pc, #20]	; (8001130 <MX_I2C2_Init+0x74>)
 800111c:	f003 fef7 	bl	8004f0e <HAL_I2CEx_ConfigDigitalFilter>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001126:	f000 fad1 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	2000058c 	.word	0x2000058c
 8001134:	40005800 	.word	0x40005800
 8001138:	10909cec 	.word	0x10909cec

0800113c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001140:	4b0f      	ldr	r3, [pc, #60]	; (8001180 <MX_QUADSPI_Init+0x44>)
 8001142:	4a10      	ldr	r2, [pc, #64]	; (8001184 <MX_QUADSPI_Init+0x48>)
 8001144:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8001146:	4b0e      	ldr	r3, [pc, #56]	; (8001180 <MX_QUADSPI_Init+0x44>)
 8001148:	2202      	movs	r2, #2
 800114a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 800114c:	4b0c      	ldr	r3, [pc, #48]	; (8001180 <MX_QUADSPI_Init+0x44>)
 800114e:	2204      	movs	r2, #4
 8001150:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001152:	4b0b      	ldr	r3, [pc, #44]	; (8001180 <MX_QUADSPI_Init+0x44>)
 8001154:	2210      	movs	r2, #16
 8001156:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8001158:	4b09      	ldr	r3, [pc, #36]	; (8001180 <MX_QUADSPI_Init+0x44>)
 800115a:	2217      	movs	r2, #23
 800115c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800115e:	4b08      	ldr	r3, [pc, #32]	; (8001180 <MX_QUADSPI_Init+0x44>)
 8001160:	2200      	movs	r2, #0
 8001162:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001164:	4b06      	ldr	r3, [pc, #24]	; (8001180 <MX_QUADSPI_Init+0x44>)
 8001166:	2200      	movs	r2, #0
 8001168:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800116a:	4805      	ldr	r0, [pc, #20]	; (8001180 <MX_QUADSPI_Init+0x44>)
 800116c:	f004 f8e8 	bl	8005340 <HAL_QSPI_Init>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001176:	f000 faa9 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	20000750 	.word	0x20000750
 8001184:	a0001000 	.word	0xa0001000

08001188 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800118c:	4b1b      	ldr	r3, [pc, #108]	; (80011fc <MX_SPI3_Init+0x74>)
 800118e:	4a1c      	ldr	r2, [pc, #112]	; (8001200 <MX_SPI3_Init+0x78>)
 8001190:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001192:	4b1a      	ldr	r3, [pc, #104]	; (80011fc <MX_SPI3_Init+0x74>)
 8001194:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001198:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800119a:	4b18      	ldr	r3, [pc, #96]	; (80011fc <MX_SPI3_Init+0x74>)
 800119c:	2200      	movs	r2, #0
 800119e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80011a0:	4b16      	ldr	r3, [pc, #88]	; (80011fc <MX_SPI3_Init+0x74>)
 80011a2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80011a6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011a8:	4b14      	ldr	r3, [pc, #80]	; (80011fc <MX_SPI3_Init+0x74>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011ae:	4b13      	ldr	r3, [pc, #76]	; (80011fc <MX_SPI3_Init+0x74>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80011b4:	4b11      	ldr	r3, [pc, #68]	; (80011fc <MX_SPI3_Init+0x74>)
 80011b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011ba:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011bc:	4b0f      	ldr	r3, [pc, #60]	; (80011fc <MX_SPI3_Init+0x74>)
 80011be:	2200      	movs	r2, #0
 80011c0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011c2:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <MX_SPI3_Init+0x74>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80011c8:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <MX_SPI3_Init+0x74>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011ce:	4b0b      	ldr	r3, [pc, #44]	; (80011fc <MX_SPI3_Init+0x74>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80011d4:	4b09      	ldr	r3, [pc, #36]	; (80011fc <MX_SPI3_Init+0x74>)
 80011d6:	2207      	movs	r2, #7
 80011d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011da:	4b08      	ldr	r3, [pc, #32]	; (80011fc <MX_SPI3_Init+0x74>)
 80011dc:	2200      	movs	r2, #0
 80011de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80011e0:	4b06      	ldr	r3, [pc, #24]	; (80011fc <MX_SPI3_Init+0x74>)
 80011e2:	2208      	movs	r2, #8
 80011e4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80011e6:	4805      	ldr	r0, [pc, #20]	; (80011fc <MX_SPI3_Init+0x74>)
 80011e8:	f005 fc1e 	bl	8006a28 <HAL_SPI_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80011f2:	f000 fa6b 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200005d8 	.word	0x200005d8
 8001200:	40003c00 	.word	0x40003c00

08001204 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001208:	4b14      	ldr	r3, [pc, #80]	; (800125c <MX_USART1_UART_Init+0x58>)
 800120a:	4a15      	ldr	r2, [pc, #84]	; (8001260 <MX_USART1_UART_Init+0x5c>)
 800120c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800120e:	4b13      	ldr	r3, [pc, #76]	; (800125c <MX_USART1_UART_Init+0x58>)
 8001210:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001214:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001216:	4b11      	ldr	r3, [pc, #68]	; (800125c <MX_USART1_UART_Init+0x58>)
 8001218:	2200      	movs	r2, #0
 800121a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800121c:	4b0f      	ldr	r3, [pc, #60]	; (800125c <MX_USART1_UART_Init+0x58>)
 800121e:	2200      	movs	r2, #0
 8001220:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001222:	4b0e      	ldr	r3, [pc, #56]	; (800125c <MX_USART1_UART_Init+0x58>)
 8001224:	2200      	movs	r2, #0
 8001226:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001228:	4b0c      	ldr	r3, [pc, #48]	; (800125c <MX_USART1_UART_Init+0x58>)
 800122a:	220c      	movs	r2, #12
 800122c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800122e:	4b0b      	ldr	r3, [pc, #44]	; (800125c <MX_USART1_UART_Init+0x58>)
 8001230:	2200      	movs	r2, #0
 8001232:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001234:	4b09      	ldr	r3, [pc, #36]	; (800125c <MX_USART1_UART_Init+0x58>)
 8001236:	2200      	movs	r2, #0
 8001238:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800123a:	4b08      	ldr	r3, [pc, #32]	; (800125c <MX_USART1_UART_Init+0x58>)
 800123c:	2200      	movs	r2, #0
 800123e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001240:	4b06      	ldr	r3, [pc, #24]	; (800125c <MX_USART1_UART_Init+0x58>)
 8001242:	2200      	movs	r2, #0
 8001244:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001246:	4805      	ldr	r0, [pc, #20]	; (800125c <MX_USART1_UART_Init+0x58>)
 8001248:	f005 fc91 	bl	8006b6e <HAL_UART_Init>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001252:	f000 fa3b 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200006cc 	.word	0x200006cc
 8001260:	40013800 	.word	0x40013800

08001264 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001268:	4b14      	ldr	r3, [pc, #80]	; (80012bc <MX_USART3_UART_Init+0x58>)
 800126a:	4a15      	ldr	r2, [pc, #84]	; (80012c0 <MX_USART3_UART_Init+0x5c>)
 800126c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800126e:	4b13      	ldr	r3, [pc, #76]	; (80012bc <MX_USART3_UART_Init+0x58>)
 8001270:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001274:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001276:	4b11      	ldr	r3, [pc, #68]	; (80012bc <MX_USART3_UART_Init+0x58>)
 8001278:	2200      	movs	r2, #0
 800127a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800127c:	4b0f      	ldr	r3, [pc, #60]	; (80012bc <MX_USART3_UART_Init+0x58>)
 800127e:	2200      	movs	r2, #0
 8001280:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001282:	4b0e      	ldr	r3, [pc, #56]	; (80012bc <MX_USART3_UART_Init+0x58>)
 8001284:	2200      	movs	r2, #0
 8001286:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001288:	4b0c      	ldr	r3, [pc, #48]	; (80012bc <MX_USART3_UART_Init+0x58>)
 800128a:	220c      	movs	r2, #12
 800128c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800128e:	4b0b      	ldr	r3, [pc, #44]	; (80012bc <MX_USART3_UART_Init+0x58>)
 8001290:	2200      	movs	r2, #0
 8001292:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001294:	4b09      	ldr	r3, [pc, #36]	; (80012bc <MX_USART3_UART_Init+0x58>)
 8001296:	2200      	movs	r2, #0
 8001298:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800129a:	4b08      	ldr	r3, [pc, #32]	; (80012bc <MX_USART3_UART_Init+0x58>)
 800129c:	2200      	movs	r2, #0
 800129e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012a0:	4b06      	ldr	r3, [pc, #24]	; (80012bc <MX_USART3_UART_Init+0x58>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012a6:	4805      	ldr	r0, [pc, #20]	; (80012bc <MX_USART3_UART_Init+0x58>)
 80012a8:	f005 fc61 	bl	8006b6e <HAL_UART_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80012b2:	f000 fa0b 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000100 	.word	0x20000100
 80012c0:	40004800 	.word	0x40004800

080012c4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80012c8:	4b14      	ldr	r3, [pc, #80]	; (800131c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012ca:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80012ce:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80012d0:	4b12      	ldr	r3, [pc, #72]	; (800131c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012d2:	2206      	movs	r2, #6
 80012d4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80012d6:	4b11      	ldr	r3, [pc, #68]	; (800131c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012d8:	2202      	movs	r2, #2
 80012da:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80012dc:	4b0f      	ldr	r3, [pc, #60]	; (800131c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012de:	2202      	movs	r2, #2
 80012e0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80012e2:	4b0e      	ldr	r3, [pc, #56]	; (800131c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80012e8:	4b0c      	ldr	r3, [pc, #48]	; (800131c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80012ee:	4b0b      	ldr	r3, [pc, #44]	; (800131c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80012f4:	4b09      	ldr	r3, [pc, #36]	; (800131c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80012fa:	4b08      	ldr	r3, [pc, #32]	; (800131c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001300:	4b06      	ldr	r3, [pc, #24]	; (800131c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001302:	2200      	movs	r2, #0
 8001304:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001306:	4805      	ldr	r0, [pc, #20]	; (800131c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001308:	f003 fe4d 	bl	8004fa6 <HAL_PCD_Init>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001312:	f000 f9db 	bl	80016cc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20000184 	.word	0x20000184

08001320 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001326:	4b10      	ldr	r3, [pc, #64]	; (8001368 <MX_DMA_Init+0x48>)
 8001328:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800132a:	4a0f      	ldr	r2, [pc, #60]	; (8001368 <MX_DMA_Init+0x48>)
 800132c:	f043 0301 	orr.w	r3, r3, #1
 8001330:	6493      	str	r3, [r2, #72]	; 0x48
 8001332:	4b0d      	ldr	r3, [pc, #52]	; (8001368 <MX_DMA_Init+0x48>)
 8001334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800133e:	2200      	movs	r2, #0
 8001340:	2100      	movs	r1, #0
 8001342:	200e      	movs	r0, #14
 8001344:	f000 febd 	bl	80020c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001348:	200e      	movs	r0, #14
 800134a:	f000 fed6 	bl	80020fa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800134e:	2200      	movs	r2, #0
 8001350:	2100      	movs	r1, #0
 8001352:	200f      	movs	r0, #15
 8001354:	f000 feb5 	bl	80020c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001358:	200f      	movs	r0, #15
 800135a:	f000 fece 	bl	80020fa <HAL_NVIC_EnableIRQ>

}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40021000 	.word	0x40021000

0800136c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b08a      	sub	sp, #40	; 0x28
 8001370:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001372:	f107 0314 	add.w	r3, r7, #20
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]
 800137e:	60da      	str	r2, [r3, #12]
 8001380:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001382:	4bba      	ldr	r3, [pc, #744]	; (800166c <MX_GPIO_Init+0x300>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001386:	4ab9      	ldr	r2, [pc, #740]	; (800166c <MX_GPIO_Init+0x300>)
 8001388:	f043 0310 	orr.w	r3, r3, #16
 800138c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800138e:	4bb7      	ldr	r3, [pc, #732]	; (800166c <MX_GPIO_Init+0x300>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001392:	f003 0310 	and.w	r3, r3, #16
 8001396:	613b      	str	r3, [r7, #16]
 8001398:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800139a:	4bb4      	ldr	r3, [pc, #720]	; (800166c <MX_GPIO_Init+0x300>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800139e:	4ab3      	ldr	r2, [pc, #716]	; (800166c <MX_GPIO_Init+0x300>)
 80013a0:	f043 0304 	orr.w	r3, r3, #4
 80013a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a6:	4bb1      	ldr	r3, [pc, #708]	; (800166c <MX_GPIO_Init+0x300>)
 80013a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013aa:	f003 0304 	and.w	r3, r3, #4
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b2:	4bae      	ldr	r3, [pc, #696]	; (800166c <MX_GPIO_Init+0x300>)
 80013b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013b6:	4aad      	ldr	r2, [pc, #692]	; (800166c <MX_GPIO_Init+0x300>)
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013be:	4bab      	ldr	r3, [pc, #684]	; (800166c <MX_GPIO_Init+0x300>)
 80013c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ca:	4ba8      	ldr	r3, [pc, #672]	; (800166c <MX_GPIO_Init+0x300>)
 80013cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ce:	4aa7      	ldr	r2, [pc, #668]	; (800166c <MX_GPIO_Init+0x300>)
 80013d0:	f043 0302 	orr.w	r3, r3, #2
 80013d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013d6:	4ba5      	ldr	r3, [pc, #660]	; (800166c <MX_GPIO_Init+0x300>)
 80013d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	607b      	str	r3, [r7, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013e2:	4ba2      	ldr	r3, [pc, #648]	; (800166c <MX_GPIO_Init+0x300>)
 80013e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e6:	4aa1      	ldr	r2, [pc, #644]	; (800166c <MX_GPIO_Init+0x300>)
 80013e8:	f043 0308 	orr.w	r3, r3, #8
 80013ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ee:	4b9f      	ldr	r3, [pc, #636]	; (800166c <MX_GPIO_Init+0x300>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f2:	f003 0308 	and.w	r3, r3, #8
 80013f6:	603b      	str	r3, [r7, #0]
 80013f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 80013fa:	2200      	movs	r2, #0
 80013fc:	f44f 718a 	mov.w	r1, #276	; 0x114
 8001400:	489b      	ldr	r0, [pc, #620]	; (8001670 <MX_GPIO_Init+0x304>)
 8001402:	f001 fb91 	bl	8002b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8001406:	2200      	movs	r2, #0
 8001408:	f248 1104 	movw	r1, #33028	; 0x8104
 800140c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001410:	f001 fb8a 	bl	8002b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001414:	2200      	movs	r2, #0
 8001416:	f24f 0114 	movw	r1, #61460	; 0xf014
 800141a:	4896      	ldr	r0, [pc, #600]	; (8001674 <MX_GPIO_Init+0x308>)
 800141c:	f001 fb84 	bl	8002b28 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8001420:	2200      	movs	r2, #0
 8001422:	f241 0181 	movw	r1, #4225	; 0x1081
 8001426:	4894      	ldr	r0, [pc, #592]	; (8001678 <MX_GPIO_Init+0x30c>)
 8001428:	f001 fb7e 	bl	8002b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 800142c:	2201      	movs	r2, #1
 800142e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001432:	4891      	ldr	r0, [pc, #580]	; (8001678 <MX_GPIO_Init+0x30c>)
 8001434:	f001 fb78 	bl	8002b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001438:	2200      	movs	r2, #0
 800143a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800143e:	488f      	ldr	r0, [pc, #572]	; (800167c <MX_GPIO_Init+0x310>)
 8001440:	f001 fb72 	bl	8002b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001444:	2201      	movs	r2, #1
 8001446:	2120      	movs	r1, #32
 8001448:	488a      	ldr	r0, [pc, #552]	; (8001674 <MX_GPIO_Init+0x308>)
 800144a:	f001 fb6d 	bl	8002b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 800144e:	2201      	movs	r2, #1
 8001450:	2101      	movs	r1, #1
 8001452:	4887      	ldr	r0, [pc, #540]	; (8001670 <MX_GPIO_Init+0x304>)
 8001454:	f001 fb68 	bl	8002b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001458:	f240 1315 	movw	r3, #277	; 0x115
 800145c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145e:	2301      	movs	r3, #1
 8001460:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001466:	2300      	movs	r3, #0
 8001468:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	4619      	mov	r1, r3
 8001470:	487f      	ldr	r0, [pc, #508]	; (8001670 <MX_GPIO_Init+0x304>)
 8001472:	f001 f9af 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8001476:	236a      	movs	r3, #106	; 0x6a
 8001478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800147a:	4b81      	ldr	r3, [pc, #516]	; (8001680 <MX_GPIO_Init+0x314>)
 800147c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001482:	f107 0314 	add.w	r3, r7, #20
 8001486:	4619      	mov	r1, r3
 8001488:	4879      	ldr	r0, [pc, #484]	; (8001670 <MX_GPIO_Init+0x304>)
 800148a:	f001 f9a3 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 800148e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001492:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001494:	4b7b      	ldr	r3, [pc, #492]	; (8001684 <MX_GPIO_Init+0x318>)
 8001496:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	4619      	mov	r1, r3
 80014a2:	4876      	ldr	r0, [pc, #472]	; (800167c <MX_GPIO_Init+0x310>)
 80014a4:	f001 f996 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 80014a8:	233f      	movs	r3, #63	; 0x3f
 80014aa:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80014ac:	230b      	movs	r3, #11
 80014ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	4619      	mov	r1, r3
 80014ba:	4870      	ldr	r0, [pc, #448]	; (800167c <MX_GPIO_Init+0x310>)
 80014bc:	f001 f98a 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80014c0:	2303      	movs	r3, #3
 80014c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c4:	2302      	movs	r3, #2
 80014c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014cc:	2303      	movs	r3, #3
 80014ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80014d0:	2308      	movs	r3, #8
 80014d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d4:	f107 0314 	add.w	r3, r7, #20
 80014d8:	4619      	mov	r1, r3
 80014da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014de:	f001 f979 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80014e2:	f248 1304 	movw	r3, #33028	; 0x8104
 80014e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e8:	2301      	movs	r3, #1
 80014ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f0:	2300      	movs	r3, #0
 80014f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	4619      	mov	r1, r3
 80014fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014fe:	f001 f969 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8001502:	2308      	movs	r3, #8
 8001504:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001506:	2302      	movs	r3, #2
 8001508:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001512:	2301      	movs	r3, #1
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8001516:	f107 0314 	add.w	r3, r7, #20
 800151a:	4619      	mov	r1, r3
 800151c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001520:	f001 f958 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001524:	2310      	movs	r3, #16
 8001526:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001528:	230b      	movs	r3, #11
 800152a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	4619      	mov	r1, r3
 8001536:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800153a:	f001 f94b 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800153e:	23e0      	movs	r3, #224	; 0xe0
 8001540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001542:	2302      	movs	r3, #2
 8001544:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800154a:	2303      	movs	r3, #3
 800154c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800154e:	2305      	movs	r3, #5
 8001550:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001552:	f107 0314 	add.w	r3, r7, #20
 8001556:	4619      	mov	r1, r3
 8001558:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800155c:	f001 f93a 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001560:	2301      	movs	r3, #1
 8001562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001564:	4b46      	ldr	r3, [pc, #280]	; (8001680 <MX_GPIO_Init+0x314>)
 8001566:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	4619      	mov	r1, r3
 8001572:	4840      	ldr	r0, [pc, #256]	; (8001674 <MX_GPIO_Init+0x308>)
 8001574:	f001 f92e 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001578:	2302      	movs	r3, #2
 800157a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800157c:	230b      	movs	r3, #11
 800157e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001584:	f107 0314 	add.w	r3, r7, #20
 8001588:	4619      	mov	r1, r3
 800158a:	483a      	ldr	r0, [pc, #232]	; (8001674 <MX_GPIO_Init+0x308>)
 800158c:	f001 f922 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001590:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001594:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001596:	2301      	movs	r3, #1
 8001598:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159e:	2300      	movs	r3, #0
 80015a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a2:	f107 0314 	add.w	r3, r7, #20
 80015a6:	4619      	mov	r1, r3
 80015a8:	4832      	ldr	r0, [pc, #200]	; (8001674 <MX_GPIO_Init+0x308>)
 80015aa:	f001 f913 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 80015ae:	f64c 4304 	movw	r3, #52228	; 0xcc04
 80015b2:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015b4:	4b32      	ldr	r3, [pc, #200]	; (8001680 <MX_GPIO_Init+0x314>)
 80015b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	4619      	mov	r1, r3
 80015c2:	482d      	ldr	r0, [pc, #180]	; (8001678 <MX_GPIO_Init+0x30c>)
 80015c4:	f001 f906 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 80015c8:	f243 0381 	movw	r3, #12417	; 0x3081
 80015cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ce:	2301      	movs	r3, #1
 80015d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d6:	2300      	movs	r3, #0
 80015d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4619      	mov	r1, r3
 80015e0:	4825      	ldr	r0, [pc, #148]	; (8001678 <MX_GPIO_Init+0x30c>)
 80015e2:	f001 f8f7 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80015e6:	f44f 7310 	mov.w	r3, #576	; 0x240
 80015ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ec:	2301      	movs	r3, #1
 80015ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f4:	2300      	movs	r3, #0
 80015f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	4619      	mov	r1, r3
 80015fe:	481f      	ldr	r0, [pc, #124]	; (800167c <MX_GPIO_Init+0x310>)
 8001600:	f001 f8e8 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001604:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800160a:	4b1d      	ldr	r3, [pc, #116]	; (8001680 <MX_GPIO_Init+0x314>)
 800160c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	4619      	mov	r1, r3
 8001618:	4818      	ldr	r0, [pc, #96]	; (800167c <MX_GPIO_Init+0x310>)
 800161a:	f001 f8db 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 800161e:	2302      	movs	r3, #2
 8001620:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001622:	2302      	movs	r3, #2
 8001624:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162a:	2303      	movs	r3, #3
 800162c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800162e:	2305      	movs	r3, #5
 8001630:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	480f      	ldr	r0, [pc, #60]	; (8001678 <MX_GPIO_Init+0x30c>)
 800163a:	f001 f8cb 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 800163e:	2378      	movs	r3, #120	; 0x78
 8001640:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001642:	2302      	movs	r3, #2
 8001644:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164a:	2303      	movs	r3, #3
 800164c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800164e:	2307      	movs	r3, #7
 8001650:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	4619      	mov	r1, r3
 8001658:	4807      	ldr	r0, [pc, #28]	; (8001678 <MX_GPIO_Init+0x30c>)
 800165a:	f001 f8bb 	bl	80027d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 800165e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001662:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001664:	2312      	movs	r3, #18
 8001666:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001668:	2301      	movs	r3, #1
 800166a:	e00d      	b.n	8001688 <MX_GPIO_Init+0x31c>
 800166c:	40021000 	.word	0x40021000
 8001670:	48001000 	.word	0x48001000
 8001674:	48000400 	.word	0x48000400
 8001678:	48000c00 	.word	0x48000c00
 800167c:	48000800 	.word	0x48000800
 8001680:	10110000 	.word	0x10110000
 8001684:	10210000 	.word	0x10210000
 8001688:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800168a:	2303      	movs	r3, #3
 800168c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800168e:	2304      	movs	r3, #4
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001692:	f107 0314 	add.w	r3, r7, #20
 8001696:	4619      	mov	r1, r3
 8001698:	480b      	ldr	r0, [pc, #44]	; (80016c8 <MX_GPIO_Init+0x35c>)
 800169a:	f001 f89b 	bl	80027d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800169e:	2200      	movs	r2, #0
 80016a0:	2100      	movs	r1, #0
 80016a2:	2017      	movs	r0, #23
 80016a4:	f000 fd0d 	bl	80020c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016a8:	2017      	movs	r0, #23
 80016aa:	f000 fd26 	bl	80020fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2100      	movs	r1, #0
 80016b2:	2028      	movs	r0, #40	; 0x28
 80016b4:	f000 fd05 	bl	80020c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016b8:	2028      	movs	r0, #40	; 0x28
 80016ba:	f000 fd1e 	bl	80020fa <HAL_NVIC_EnableIRQ>

}
 80016be:	bf00      	nop
 80016c0:	3728      	adds	r7, #40	; 0x28
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	48000400 	.word	0x48000400

080016cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016d0:	b672      	cpsid	i
}
 80016d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016d4:	e7fe      	b.n	80016d4 <Error_Handler+0x8>
	...

080016d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016de:	4b0f      	ldr	r3, [pc, #60]	; (800171c <HAL_MspInit+0x44>)
 80016e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016e2:	4a0e      	ldr	r2, [pc, #56]	; (800171c <HAL_MspInit+0x44>)
 80016e4:	f043 0301 	orr.w	r3, r3, #1
 80016e8:	6613      	str	r3, [r2, #96]	; 0x60
 80016ea:	4b0c      	ldr	r3, [pc, #48]	; (800171c <HAL_MspInit+0x44>)
 80016ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	607b      	str	r3, [r7, #4]
 80016f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016f6:	4b09      	ldr	r3, [pc, #36]	; (800171c <HAL_MspInit+0x44>)
 80016f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016fa:	4a08      	ldr	r2, [pc, #32]	; (800171c <HAL_MspInit+0x44>)
 80016fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001700:	6593      	str	r3, [r2, #88]	; 0x58
 8001702:	4b06      	ldr	r3, [pc, #24]	; (800171c <HAL_MspInit+0x44>)
 8001704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170a:	603b      	str	r3, [r7, #0]
 800170c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	40021000 	.word	0x40021000

08001720 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b08a      	sub	sp, #40	; 0x28
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	f107 0314 	add.w	r3, r7, #20
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 8001738:	4b1a      	ldr	r3, [pc, #104]	; (80017a4 <HAL_DFSDM_ChannelMspInit+0x84>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d12d      	bne.n	800179c <HAL_DFSDM_ChannelMspInit+0x7c>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001740:	4b19      	ldr	r3, [pc, #100]	; (80017a8 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001742:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001744:	4a18      	ldr	r2, [pc, #96]	; (80017a8 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001746:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800174a:	6613      	str	r3, [r2, #96]	; 0x60
 800174c:	4b16      	ldr	r3, [pc, #88]	; (80017a8 <HAL_DFSDM_ChannelMspInit+0x88>)
 800174e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001750:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001754:	613b      	str	r3, [r7, #16]
 8001756:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001758:	4b13      	ldr	r3, [pc, #76]	; (80017a8 <HAL_DFSDM_ChannelMspInit+0x88>)
 800175a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800175c:	4a12      	ldr	r2, [pc, #72]	; (80017a8 <HAL_DFSDM_ChannelMspInit+0x88>)
 800175e:	f043 0310 	orr.w	r3, r3, #16
 8001762:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001764:	4b10      	ldr	r3, [pc, #64]	; (80017a8 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001766:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001768:	f003 0310 	and.w	r3, r3, #16
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001770:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001774:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001776:	2302      	movs	r3, #2
 8001778:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177a:	2300      	movs	r3, #0
 800177c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177e:	2300      	movs	r3, #0
 8001780:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001782:	2306      	movs	r3, #6
 8001784:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001786:	f107 0314 	add.w	r3, r7, #20
 800178a:	4619      	mov	r1, r3
 800178c:	4807      	ldr	r0, [pc, #28]	; (80017ac <HAL_DFSDM_ChannelMspInit+0x8c>)
 800178e:	f001 f821 	bl	80027d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001792:	4b04      	ldr	r3, [pc, #16]	; (80017a4 <HAL_DFSDM_ChannelMspInit+0x84>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	3301      	adds	r3, #1
 8001798:	4a02      	ldr	r2, [pc, #8]	; (80017a4 <HAL_DFSDM_ChannelMspInit+0x84>)
 800179a:	6013      	str	r3, [r2, #0]
  }

}
 800179c:	bf00      	nop
 800179e:	3728      	adds	r7, #40	; 0x28
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20000094 	.word	0x20000094
 80017a8:	40021000 	.word	0x40021000
 80017ac:	48001000 	.word	0x48001000

080017b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08a      	sub	sp, #40	; 0x28
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b8:	f107 0314 	add.w	r3, r7, #20
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
 80017c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a45      	ldr	r2, [pc, #276]	; (80018e4 <HAL_I2C_MspInit+0x134>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	f040 8083 	bne.w	80018da <HAL_I2C_MspInit+0x12a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d4:	4b44      	ldr	r3, [pc, #272]	; (80018e8 <HAL_I2C_MspInit+0x138>)
 80017d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d8:	4a43      	ldr	r2, [pc, #268]	; (80018e8 <HAL_I2C_MspInit+0x138>)
 80017da:	f043 0302 	orr.w	r3, r3, #2
 80017de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017e0:	4b41      	ldr	r3, [pc, #260]	; (80018e8 <HAL_I2C_MspInit+0x138>)
 80017e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	613b      	str	r3, [r7, #16]
 80017ea:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80017ec:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80017f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017f2:	2312      	movs	r3, #18
 80017f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017f6:	2301      	movs	r3, #1
 80017f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fa:	2303      	movs	r3, #3
 80017fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80017fe:	2304      	movs	r3, #4
 8001800:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001802:	f107 0314 	add.w	r3, r7, #20
 8001806:	4619      	mov	r1, r3
 8001808:	4838      	ldr	r0, [pc, #224]	; (80018ec <HAL_I2C_MspInit+0x13c>)
 800180a:	f000 ffe3 	bl	80027d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800180e:	4b36      	ldr	r3, [pc, #216]	; (80018e8 <HAL_I2C_MspInit+0x138>)
 8001810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001812:	4a35      	ldr	r2, [pc, #212]	; (80018e8 <HAL_I2C_MspInit+0x138>)
 8001814:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001818:	6593      	str	r3, [r2, #88]	; 0x58
 800181a:	4b33      	ldr	r3, [pc, #204]	; (80018e8 <HAL_I2C_MspInit+0x138>)
 800181c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800181e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 DMA Init */
    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 8001826:	4b32      	ldr	r3, [pc, #200]	; (80018f0 <HAL_I2C_MspInit+0x140>)
 8001828:	4a32      	ldr	r2, [pc, #200]	; (80018f4 <HAL_I2C_MspInit+0x144>)
 800182a:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Request = DMA_REQUEST_3;
 800182c:	4b30      	ldr	r3, [pc, #192]	; (80018f0 <HAL_I2C_MspInit+0x140>)
 800182e:	2203      	movs	r2, #3
 8001830:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001832:	4b2f      	ldr	r3, [pc, #188]	; (80018f0 <HAL_I2C_MspInit+0x140>)
 8001834:	2210      	movs	r2, #16
 8001836:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001838:	4b2d      	ldr	r3, [pc, #180]	; (80018f0 <HAL_I2C_MspInit+0x140>)
 800183a:	2200      	movs	r2, #0
 800183c:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800183e:	4b2c      	ldr	r3, [pc, #176]	; (80018f0 <HAL_I2C_MspInit+0x140>)
 8001840:	2280      	movs	r2, #128	; 0x80
 8001842:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001844:	4b2a      	ldr	r3, [pc, #168]	; (80018f0 <HAL_I2C_MspInit+0x140>)
 8001846:	2200      	movs	r2, #0
 8001848:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800184a:	4b29      	ldr	r3, [pc, #164]	; (80018f0 <HAL_I2C_MspInit+0x140>)
 800184c:	2200      	movs	r2, #0
 800184e:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8001850:	4b27      	ldr	r3, [pc, #156]	; (80018f0 <HAL_I2C_MspInit+0x140>)
 8001852:	2200      	movs	r2, #0
 8001854:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001856:	4b26      	ldr	r3, [pc, #152]	; (80018f0 <HAL_I2C_MspInit+0x140>)
 8001858:	2200      	movs	r2, #0
 800185a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 800185c:	4824      	ldr	r0, [pc, #144]	; (80018f0 <HAL_I2C_MspInit+0x140>)
 800185e:	f000 fd73 	bl	8002348 <HAL_DMA_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <HAL_I2C_MspInit+0xbc>
    {
      Error_Handler();
 8001868:	f7ff ff30 	bl	80016cc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4a20      	ldr	r2, [pc, #128]	; (80018f0 <HAL_I2C_MspInit+0x140>)
 8001870:	639a      	str	r2, [r3, #56]	; 0x38
 8001872:	4a1f      	ldr	r2, [pc, #124]	; (80018f0 <HAL_I2C_MspInit+0x140>)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel5;
 8001878:	4b1f      	ldr	r3, [pc, #124]	; (80018f8 <HAL_I2C_MspInit+0x148>)
 800187a:	4a20      	ldr	r2, [pc, #128]	; (80018fc <HAL_I2C_MspInit+0x14c>)
 800187c:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_3;
 800187e:	4b1e      	ldr	r3, [pc, #120]	; (80018f8 <HAL_I2C_MspInit+0x148>)
 8001880:	2203      	movs	r2, #3
 8001882:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001884:	4b1c      	ldr	r3, [pc, #112]	; (80018f8 <HAL_I2C_MspInit+0x148>)
 8001886:	2200      	movs	r2, #0
 8001888:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800188a:	4b1b      	ldr	r3, [pc, #108]	; (80018f8 <HAL_I2C_MspInit+0x148>)
 800188c:	2200      	movs	r2, #0
 800188e:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001890:	4b19      	ldr	r3, [pc, #100]	; (80018f8 <HAL_I2C_MspInit+0x148>)
 8001892:	2280      	movs	r2, #128	; 0x80
 8001894:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001896:	4b18      	ldr	r3, [pc, #96]	; (80018f8 <HAL_I2C_MspInit+0x148>)
 8001898:	2200      	movs	r2, #0
 800189a:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800189c:	4b16      	ldr	r3, [pc, #88]	; (80018f8 <HAL_I2C_MspInit+0x148>)
 800189e:	2200      	movs	r2, #0
 80018a0:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80018a2:	4b15      	ldr	r3, [pc, #84]	; (80018f8 <HAL_I2C_MspInit+0x148>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018a8:	4b13      	ldr	r3, [pc, #76]	; (80018f8 <HAL_I2C_MspInit+0x148>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80018ae:	4812      	ldr	r0, [pc, #72]	; (80018f8 <HAL_I2C_MspInit+0x148>)
 80018b0:	f000 fd4a 	bl	8002348 <HAL_DMA_Init>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 80018ba:	f7ff ff07 	bl	80016cc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a0d      	ldr	r2, [pc, #52]	; (80018f8 <HAL_I2C_MspInit+0x148>)
 80018c2:	63da      	str	r2, [r3, #60]	; 0x3c
 80018c4:	4a0c      	ldr	r2, [pc, #48]	; (80018f8 <HAL_I2C_MspInit+0x148>)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2100      	movs	r1, #0
 80018ce:	2021      	movs	r0, #33	; 0x21
 80018d0:	f000 fbf7 	bl	80020c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80018d4:	2021      	movs	r0, #33	; 0x21
 80018d6:	f000 fc10 	bl	80020fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80018da:	bf00      	nop
 80018dc:	3728      	adds	r7, #40	; 0x28
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40005800 	.word	0x40005800
 80018e8:	40021000 	.word	0x40021000
 80018ec:	48000400 	.word	0x48000400
 80018f0:	20000684 	.word	0x20000684
 80018f4:	40020044 	.word	0x40020044
 80018f8:	2000063c 	.word	0x2000063c
 80018fc:	40020058 	.word	0x40020058

08001900 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b08a      	sub	sp, #40	; 0x28
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001908:	f107 0314 	add.w	r3, r7, #20
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
 8001916:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a17      	ldr	r2, [pc, #92]	; (800197c <HAL_QSPI_MspInit+0x7c>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d128      	bne.n	8001974 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001922:	4b17      	ldr	r3, [pc, #92]	; (8001980 <HAL_QSPI_MspInit+0x80>)
 8001924:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001926:	4a16      	ldr	r2, [pc, #88]	; (8001980 <HAL_QSPI_MspInit+0x80>)
 8001928:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800192c:	6513      	str	r3, [r2, #80]	; 0x50
 800192e:	4b14      	ldr	r3, [pc, #80]	; (8001980 <HAL_QSPI_MspInit+0x80>)
 8001930:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001936:	613b      	str	r3, [r7, #16]
 8001938:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800193a:	4b11      	ldr	r3, [pc, #68]	; (8001980 <HAL_QSPI_MspInit+0x80>)
 800193c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800193e:	4a10      	ldr	r2, [pc, #64]	; (8001980 <HAL_QSPI_MspInit+0x80>)
 8001940:	f043 0310 	orr.w	r3, r3, #16
 8001944:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001946:	4b0e      	ldr	r3, [pc, #56]	; (8001980 <HAL_QSPI_MspInit+0x80>)
 8001948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800194a:	f003 0310 	and.w	r3, r3, #16
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001952:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001956:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001958:	2302      	movs	r3, #2
 800195a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	2300      	movs	r3, #0
 800195e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001960:	2303      	movs	r3, #3
 8001962:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001964:	230a      	movs	r3, #10
 8001966:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	4619      	mov	r1, r3
 800196e:	4805      	ldr	r0, [pc, #20]	; (8001984 <HAL_QSPI_MspInit+0x84>)
 8001970:	f000 ff30 	bl	80027d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001974:	bf00      	nop
 8001976:	3728      	adds	r7, #40	; 0x28
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	a0001000 	.word	0xa0001000
 8001980:	40021000 	.word	0x40021000
 8001984:	48001000 	.word	0x48001000

08001988 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	; 0x28
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a17      	ldr	r2, [pc, #92]	; (8001a04 <HAL_SPI_MspInit+0x7c>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d128      	bne.n	80019fc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80019aa:	4b17      	ldr	r3, [pc, #92]	; (8001a08 <HAL_SPI_MspInit+0x80>)
 80019ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ae:	4a16      	ldr	r2, [pc, #88]	; (8001a08 <HAL_SPI_MspInit+0x80>)
 80019b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80019b4:	6593      	str	r3, [r2, #88]	; 0x58
 80019b6:	4b14      	ldr	r3, [pc, #80]	; (8001a08 <HAL_SPI_MspInit+0x80>)
 80019b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019be:	613b      	str	r3, [r7, #16]
 80019c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c2:	4b11      	ldr	r3, [pc, #68]	; (8001a08 <HAL_SPI_MspInit+0x80>)
 80019c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019c6:	4a10      	ldr	r2, [pc, #64]	; (8001a08 <HAL_SPI_MspInit+0x80>)
 80019c8:	f043 0304 	orr.w	r3, r3, #4
 80019cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019ce:	4b0e      	ldr	r3, [pc, #56]	; (8001a08 <HAL_SPI_MspInit+0x80>)
 80019d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d2:	f003 0304 	and.w	r3, r3, #4
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 80019da:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80019de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e0:	2302      	movs	r3, #2
 80019e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e8:	2303      	movs	r3, #3
 80019ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019ec:	2306      	movs	r3, #6
 80019ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019f0:	f107 0314 	add.w	r3, r7, #20
 80019f4:	4619      	mov	r1, r3
 80019f6:	4805      	ldr	r0, [pc, #20]	; (8001a0c <HAL_SPI_MspInit+0x84>)
 80019f8:	f000 feec 	bl	80027d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80019fc:	bf00      	nop
 80019fe:	3728      	adds	r7, #40	; 0x28
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40003c00 	.word	0x40003c00
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	48000800 	.word	0x48000800

08001a10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08c      	sub	sp, #48	; 0x30
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a18:	f107 031c 	add.w	r3, r7, #28
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a2e      	ldr	r2, [pc, #184]	; (8001ae8 <HAL_UART_MspInit+0xd8>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d128      	bne.n	8001a84 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a32:	4b2e      	ldr	r3, [pc, #184]	; (8001aec <HAL_UART_MspInit+0xdc>)
 8001a34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a36:	4a2d      	ldr	r2, [pc, #180]	; (8001aec <HAL_UART_MspInit+0xdc>)
 8001a38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a3c:	6613      	str	r3, [r2, #96]	; 0x60
 8001a3e:	4b2b      	ldr	r3, [pc, #172]	; (8001aec <HAL_UART_MspInit+0xdc>)
 8001a40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a46:	61bb      	str	r3, [r7, #24]
 8001a48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4a:	4b28      	ldr	r3, [pc, #160]	; (8001aec <HAL_UART_MspInit+0xdc>)
 8001a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a4e:	4a27      	ldr	r2, [pc, #156]	; (8001aec <HAL_UART_MspInit+0xdc>)
 8001a50:	f043 0302 	orr.w	r3, r3, #2
 8001a54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a56:	4b25      	ldr	r3, [pc, #148]	; (8001aec <HAL_UART_MspInit+0xdc>)
 8001a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	617b      	str	r3, [r7, #20]
 8001a60:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001a62:	23c0      	movs	r3, #192	; 0xc0
 8001a64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a66:	2302      	movs	r3, #2
 8001a68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a72:	2307      	movs	r3, #7
 8001a74:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a76:	f107 031c 	add.w	r3, r7, #28
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	481c      	ldr	r0, [pc, #112]	; (8001af0 <HAL_UART_MspInit+0xe0>)
 8001a7e:	f000 fea9 	bl	80027d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a82:	e02d      	b.n	8001ae0 <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART3)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a1a      	ldr	r2, [pc, #104]	; (8001af4 <HAL_UART_MspInit+0xe4>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d128      	bne.n	8001ae0 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a8e:	4b17      	ldr	r3, [pc, #92]	; (8001aec <HAL_UART_MspInit+0xdc>)
 8001a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a92:	4a16      	ldr	r2, [pc, #88]	; (8001aec <HAL_UART_MspInit+0xdc>)
 8001a94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a98:	6593      	str	r3, [r2, #88]	; 0x58
 8001a9a:	4b14      	ldr	r3, [pc, #80]	; (8001aec <HAL_UART_MspInit+0xdc>)
 8001a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001aa2:	613b      	str	r3, [r7, #16]
 8001aa4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aa6:	4b11      	ldr	r3, [pc, #68]	; (8001aec <HAL_UART_MspInit+0xdc>)
 8001aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aaa:	4a10      	ldr	r2, [pc, #64]	; (8001aec <HAL_UART_MspInit+0xdc>)
 8001aac:	f043 0308 	orr.w	r3, r3, #8
 8001ab0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ab2:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <HAL_UART_MspInit+0xdc>)
 8001ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ab6:	f003 0308 	and.w	r3, r3, #8
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001abe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ac2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001acc:	2303      	movs	r3, #3
 8001ace:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ad0:	2307      	movs	r3, #7
 8001ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ad4:	f107 031c 	add.w	r3, r7, #28
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4807      	ldr	r0, [pc, #28]	; (8001af8 <HAL_UART_MspInit+0xe8>)
 8001adc:	f000 fe7a 	bl	80027d4 <HAL_GPIO_Init>
}
 8001ae0:	bf00      	nop
 8001ae2:	3730      	adds	r7, #48	; 0x30
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40013800 	.word	0x40013800
 8001aec:	40021000 	.word	0x40021000
 8001af0:	48000400 	.word	0x48000400
 8001af4:	40004800 	.word	0x40004800
 8001af8:	48000c00 	.word	0x48000c00

08001afc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b08a      	sub	sp, #40	; 0x28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b04:	f107 0314 	add.w	r3, r7, #20
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	605a      	str	r2, [r3, #4]
 8001b0e:	609a      	str	r2, [r3, #8]
 8001b10:	60da      	str	r2, [r3, #12]
 8001b12:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b1c:	d154      	bne.n	8001bc8 <HAL_PCD_MspInit+0xcc>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1e:	4b2c      	ldr	r3, [pc, #176]	; (8001bd0 <HAL_PCD_MspInit+0xd4>)
 8001b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b22:	4a2b      	ldr	r2, [pc, #172]	; (8001bd0 <HAL_PCD_MspInit+0xd4>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b2a:	4b29      	ldr	r3, [pc, #164]	; (8001bd0 <HAL_PCD_MspInit+0xd4>)
 8001b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001b36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4e:	f000 fe41 	bl	80027d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001b52:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b58:	2302      	movs	r3, #2
 8001b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b60:	2303      	movs	r3, #3
 8001b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001b64:	230a      	movs	r3, #10
 8001b66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b68:	f107 0314 	add.w	r3, r7, #20
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b72:	f000 fe2f 	bl	80027d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001b76:	4b16      	ldr	r3, [pc, #88]	; (8001bd0 <HAL_PCD_MspInit+0xd4>)
 8001b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b7a:	4a15      	ldr	r2, [pc, #84]	; (8001bd0 <HAL_PCD_MspInit+0xd4>)
 8001b7c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b82:	4b13      	ldr	r3, [pc, #76]	; (8001bd0 <HAL_PCD_MspInit+0xd4>)
 8001b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b8e:	4b10      	ldr	r3, [pc, #64]	; (8001bd0 <HAL_PCD_MspInit+0xd4>)
 8001b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d114      	bne.n	8001bc4 <HAL_PCD_MspInit+0xc8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b9a:	4b0d      	ldr	r3, [pc, #52]	; (8001bd0 <HAL_PCD_MspInit+0xd4>)
 8001b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b9e:	4a0c      	ldr	r2, [pc, #48]	; (8001bd0 <HAL_PCD_MspInit+0xd4>)
 8001ba0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ba4:	6593      	str	r3, [r2, #88]	; 0x58
 8001ba6:	4b0a      	ldr	r3, [pc, #40]	; (8001bd0 <HAL_PCD_MspInit+0xd4>)
 8001ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bae:	60bb      	str	r3, [r7, #8]
 8001bb0:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001bb2:	f003 fbb5 	bl	8005320 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bb6:	4b06      	ldr	r3, [pc, #24]	; (8001bd0 <HAL_PCD_MspInit+0xd4>)
 8001bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bba:	4a05      	ldr	r2, [pc, #20]	; (8001bd0 <HAL_PCD_MspInit+0xd4>)
 8001bbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bc0:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001bc2:	e001      	b.n	8001bc8 <HAL_PCD_MspInit+0xcc>
      HAL_PWREx_EnableVddUSB();
 8001bc4:	f003 fbac 	bl	8005320 <HAL_PWREx_EnableVddUSB>
}
 8001bc8:	bf00      	nop
 8001bca:	3728      	adds	r7, #40	; 0x28
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40021000 	.word	0x40021000

08001bd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bd8:	e7fe      	b.n	8001bd8 <NMI_Handler+0x4>

08001bda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bde:	e7fe      	b.n	8001bde <HardFault_Handler+0x4>

08001be0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001be4:	e7fe      	b.n	8001be4 <MemManage_Handler+0x4>

08001be6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001be6:	b480      	push	{r7}
 8001be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bea:	e7fe      	b.n	8001bea <BusFault_Handler+0x4>

08001bec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bf0:	e7fe      	b.n	8001bf0 <UsageFault_Handler+0x4>

08001bf2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c04:	bf00      	nop
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c20:	f000 f930 	bl	8001e84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c24:	bf00      	nop
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8001c2c:	4802      	ldr	r0, [pc, #8]	; (8001c38 <DMA1_Channel4_IRQHandler+0x10>)
 8001c2e:	f000 fce4 	bl	80025fa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	20000684 	.word	0x20000684

08001c3c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8001c40:	4802      	ldr	r0, [pc, #8]	; (8001c4c <DMA1_Channel5_IRQHandler+0x10>)
 8001c42:	f000 fcda 	bl	80025fa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	2000063c 	.word	0x2000063c

08001c50 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001c54:	2020      	movs	r0, #32
 8001c56:	f000 ff99 	bl	8002b8c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001c5a:	2040      	movs	r0, #64	; 0x40
 8001c5c:	f000 ff96 	bl	8002b8c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001c60:	2080      	movs	r0, #128	; 0x80
 8001c62:	f000 ff93 	bl	8002b8c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001c66:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001c6a:	f000 ff8f 	bl	8002b8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
	...

08001c74 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001c78:	4802      	ldr	r0, [pc, #8]	; (8001c84 <I2C2_EV_IRQHandler+0x10>)
 8001c7a:	f001 fce3 	bl	8003644 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	2000058c 	.word	0x2000058c

08001c88 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001c8c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001c90:	f000 ff7c 	bl	8002b8c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8001c94:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001c98:	f000 ff78 	bl	8002b8c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001c9c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001ca0:	f000 ff74 	bl	8002b8c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001ca4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001ca8:	f000 ff70 	bl	8002b8c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001cac:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001cb0:	f000 ff6c 	bl	8002b8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cb4:	bf00      	nop
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cc0:	4a14      	ldr	r2, [pc, #80]	; (8001d14 <_sbrk+0x5c>)
 8001cc2:	4b15      	ldr	r3, [pc, #84]	; (8001d18 <_sbrk+0x60>)
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ccc:	4b13      	ldr	r3, [pc, #76]	; (8001d1c <_sbrk+0x64>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d102      	bne.n	8001cda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cd4:	4b11      	ldr	r3, [pc, #68]	; (8001d1c <_sbrk+0x64>)
 8001cd6:	4a12      	ldr	r2, [pc, #72]	; (8001d20 <_sbrk+0x68>)
 8001cd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cda:	4b10      	ldr	r3, [pc, #64]	; (8001d1c <_sbrk+0x64>)
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	693a      	ldr	r2, [r7, #16]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d207      	bcs.n	8001cf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ce8:	f005 ff4e 	bl	8007b88 <__errno>
 8001cec:	4603      	mov	r3, r0
 8001cee:	220c      	movs	r2, #12
 8001cf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf6:	e009      	b.n	8001d0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cf8:	4b08      	ldr	r3, [pc, #32]	; (8001d1c <_sbrk+0x64>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cfe:	4b07      	ldr	r3, [pc, #28]	; (8001d1c <_sbrk+0x64>)
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4413      	add	r3, r2
 8001d06:	4a05      	ldr	r2, [pc, #20]	; (8001d1c <_sbrk+0x64>)
 8001d08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3718      	adds	r7, #24
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	20018000 	.word	0x20018000
 8001d18:	00000400 	.word	0x00000400
 8001d1c:	20000098 	.word	0x20000098
 8001d20:	200007a8 	.word	0x200007a8

08001d24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d28:	4b15      	ldr	r3, [pc, #84]	; (8001d80 <SystemInit+0x5c>)
 8001d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d2e:	4a14      	ldr	r2, [pc, #80]	; (8001d80 <SystemInit+0x5c>)
 8001d30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001d38:	4b12      	ldr	r3, [pc, #72]	; (8001d84 <SystemInit+0x60>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a11      	ldr	r2, [pc, #68]	; (8001d84 <SystemInit+0x60>)
 8001d3e:	f043 0301 	orr.w	r3, r3, #1
 8001d42:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001d44:	4b0f      	ldr	r3, [pc, #60]	; (8001d84 <SystemInit+0x60>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001d4a:	4b0e      	ldr	r3, [pc, #56]	; (8001d84 <SystemInit+0x60>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a0d      	ldr	r2, [pc, #52]	; (8001d84 <SystemInit+0x60>)
 8001d50:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001d54:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001d58:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	; (8001d84 <SystemInit+0x60>)
 8001d5c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d60:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d62:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <SystemInit+0x60>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a07      	ldr	r2, [pc, #28]	; (8001d84 <SystemInit+0x60>)
 8001d68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d6c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001d6e:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <SystemInit+0x60>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	619a      	str	r2, [r3, #24]
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	e000ed00 	.word	0xe000ed00
 8001d84:	40021000 	.word	0x40021000

08001d88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dc0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d8c:	f7ff ffca 	bl	8001d24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001d90:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001d92:	e003      	b.n	8001d9c <LoopCopyDataInit>

08001d94 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001d94:	4b0b      	ldr	r3, [pc, #44]	; (8001dc4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001d96:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001d98:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001d9a:	3104      	adds	r1, #4

08001d9c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001d9c:	480a      	ldr	r0, [pc, #40]	; (8001dc8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001d9e:	4b0b      	ldr	r3, [pc, #44]	; (8001dcc <LoopForever+0xe>)
	adds	r2, r0, r1
 8001da0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001da2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001da4:	d3f6      	bcc.n	8001d94 <CopyDataInit>
	ldr	r2, =_sbss
 8001da6:	4a0a      	ldr	r2, [pc, #40]	; (8001dd0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001da8:	e002      	b.n	8001db0 <LoopFillZerobss>

08001daa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001daa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001dac:	f842 3b04 	str.w	r3, [r2], #4

08001db0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001db0:	4b08      	ldr	r3, [pc, #32]	; (8001dd4 <LoopForever+0x16>)
	cmp	r2, r3
 8001db2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001db4:	d3f9      	bcc.n	8001daa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001db6:	f005 feed 	bl	8007b94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dba:	f7fe ffdd 	bl	8000d78 <main>

08001dbe <LoopForever>:

LoopForever:
    b LoopForever
 8001dbe:	e7fe      	b.n	8001dbe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001dc0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001dc4:	08008b80 	.word	0x08008b80
	ldr	r0, =_sdata
 8001dc8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001dcc:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8001dd0:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8001dd4:	200007a8 	.word	0x200007a8

08001dd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001dd8:	e7fe      	b.n	8001dd8 <ADC1_2_IRQHandler>

08001dda <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001de0:	2300      	movs	r3, #0
 8001de2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001de4:	2003      	movs	r0, #3
 8001de6:	f000 f961 	bl	80020ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001dea:	2000      	movs	r0, #0
 8001dec:	f000 f80e 	bl	8001e0c <HAL_InitTick>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d002      	beq.n	8001dfc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	71fb      	strb	r3, [r7, #7]
 8001dfa:	e001      	b.n	8001e00 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001dfc:	f7ff fc6c 	bl	80016d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e00:	79fb      	ldrb	r3, [r7, #7]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
	...

08001e0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e14:	2300      	movs	r3, #0
 8001e16:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e18:	4b17      	ldr	r3, [pc, #92]	; (8001e78 <HAL_InitTick+0x6c>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d023      	beq.n	8001e68 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e20:	4b16      	ldr	r3, [pc, #88]	; (8001e7c <HAL_InitTick+0x70>)
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	4b14      	ldr	r3, [pc, #80]	; (8001e78 <HAL_InitTick+0x6c>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	4619      	mov	r1, r3
 8001e2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e36:	4618      	mov	r0, r3
 8001e38:	f000 f96d 	bl	8002116 <HAL_SYSTICK_Config>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d10f      	bne.n	8001e62 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2b0f      	cmp	r3, #15
 8001e46:	d809      	bhi.n	8001e5c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	6879      	ldr	r1, [r7, #4]
 8001e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e50:	f000 f937 	bl	80020c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e54:	4a0a      	ldr	r2, [pc, #40]	; (8001e80 <HAL_InitTick+0x74>)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6013      	str	r3, [r2, #0]
 8001e5a:	e007      	b.n	8001e6c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	73fb      	strb	r3, [r7, #15]
 8001e60:	e004      	b.n	8001e6c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	73fb      	strb	r3, [r7, #15]
 8001e66:	e001      	b.n	8001e6c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	2000000c 	.word	0x2000000c
 8001e7c:	20000004 	.word	0x20000004
 8001e80:	20000008 	.word	0x20000008

08001e84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e88:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <HAL_IncTick+0x20>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	4b06      	ldr	r3, [pc, #24]	; (8001ea8 <HAL_IncTick+0x24>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4413      	add	r3, r2
 8001e94:	4a04      	ldr	r2, [pc, #16]	; (8001ea8 <HAL_IncTick+0x24>)
 8001e96:	6013      	str	r3, [r2, #0]
}
 8001e98:	bf00      	nop
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	2000000c 	.word	0x2000000c
 8001ea8:	20000794 	.word	0x20000794

08001eac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  return uwTick;
 8001eb0:	4b03      	ldr	r3, [pc, #12]	; (8001ec0 <HAL_GetTick+0x14>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	20000794 	.word	0x20000794

08001ec4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ecc:	f7ff ffee 	bl	8001eac <HAL_GetTick>
 8001ed0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001edc:	d005      	beq.n	8001eea <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ede:	4b0a      	ldr	r3, [pc, #40]	; (8001f08 <HAL_Delay+0x44>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eea:	bf00      	nop
 8001eec:	f7ff ffde 	bl	8001eac <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d8f7      	bhi.n	8001eec <HAL_Delay+0x28>
  {
  }
}
 8001efc:	bf00      	nop
 8001efe:	bf00      	nop
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	2000000c 	.word	0x2000000c

08001f0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f003 0307 	and.w	r3, r3, #7
 8001f1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f1c:	4b0c      	ldr	r3, [pc, #48]	; (8001f50 <__NVIC_SetPriorityGrouping+0x44>)
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f22:	68ba      	ldr	r2, [r7, #8]
 8001f24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f28:	4013      	ands	r3, r2
 8001f2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f3e:	4a04      	ldr	r2, [pc, #16]	; (8001f50 <__NVIC_SetPriorityGrouping+0x44>)
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	60d3      	str	r3, [r2, #12]
}
 8001f44:	bf00      	nop
 8001f46:	3714      	adds	r7, #20
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f58:	4b04      	ldr	r3, [pc, #16]	; (8001f6c <__NVIC_GetPriorityGrouping+0x18>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	0a1b      	lsrs	r3, r3, #8
 8001f5e:	f003 0307 	and.w	r3, r3, #7
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr
 8001f6c:	e000ed00 	.word	0xe000ed00

08001f70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	4603      	mov	r3, r0
 8001f78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	db0b      	blt.n	8001f9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	f003 021f 	and.w	r2, r3, #31
 8001f88:	4907      	ldr	r1, [pc, #28]	; (8001fa8 <__NVIC_EnableIRQ+0x38>)
 8001f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8e:	095b      	lsrs	r3, r3, #5
 8001f90:	2001      	movs	r0, #1
 8001f92:	fa00 f202 	lsl.w	r2, r0, r2
 8001f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f9a:	bf00      	nop
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	e000e100 	.word	0xe000e100

08001fac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	6039      	str	r1, [r7, #0]
 8001fb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	db0a      	blt.n	8001fd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	b2da      	uxtb	r2, r3
 8001fc4:	490c      	ldr	r1, [pc, #48]	; (8001ff8 <__NVIC_SetPriority+0x4c>)
 8001fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fca:	0112      	lsls	r2, r2, #4
 8001fcc:	b2d2      	uxtb	r2, r2
 8001fce:	440b      	add	r3, r1
 8001fd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fd4:	e00a      	b.n	8001fec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	b2da      	uxtb	r2, r3
 8001fda:	4908      	ldr	r1, [pc, #32]	; (8001ffc <__NVIC_SetPriority+0x50>)
 8001fdc:	79fb      	ldrb	r3, [r7, #7]
 8001fde:	f003 030f 	and.w	r3, r3, #15
 8001fe2:	3b04      	subs	r3, #4
 8001fe4:	0112      	lsls	r2, r2, #4
 8001fe6:	b2d2      	uxtb	r2, r2
 8001fe8:	440b      	add	r3, r1
 8001fea:	761a      	strb	r2, [r3, #24]
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr
 8001ff8:	e000e100 	.word	0xe000e100
 8001ffc:	e000ed00 	.word	0xe000ed00

08002000 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002000:	b480      	push	{r7}
 8002002:	b089      	sub	sp, #36	; 0x24
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	f1c3 0307 	rsb	r3, r3, #7
 800201a:	2b04      	cmp	r3, #4
 800201c:	bf28      	it	cs
 800201e:	2304      	movcs	r3, #4
 8002020:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	3304      	adds	r3, #4
 8002026:	2b06      	cmp	r3, #6
 8002028:	d902      	bls.n	8002030 <NVIC_EncodePriority+0x30>
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	3b03      	subs	r3, #3
 800202e:	e000      	b.n	8002032 <NVIC_EncodePriority+0x32>
 8002030:	2300      	movs	r3, #0
 8002032:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002034:	f04f 32ff 	mov.w	r2, #4294967295
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	fa02 f303 	lsl.w	r3, r2, r3
 800203e:	43da      	mvns	r2, r3
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	401a      	ands	r2, r3
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002048:	f04f 31ff 	mov.w	r1, #4294967295
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	fa01 f303 	lsl.w	r3, r1, r3
 8002052:	43d9      	mvns	r1, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002058:	4313      	orrs	r3, r2
         );
}
 800205a:	4618      	mov	r0, r3
 800205c:	3724      	adds	r7, #36	; 0x24
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
	...

08002068 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	3b01      	subs	r3, #1
 8002074:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002078:	d301      	bcc.n	800207e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800207a:	2301      	movs	r3, #1
 800207c:	e00f      	b.n	800209e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800207e:	4a0a      	ldr	r2, [pc, #40]	; (80020a8 <SysTick_Config+0x40>)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	3b01      	subs	r3, #1
 8002084:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002086:	210f      	movs	r1, #15
 8002088:	f04f 30ff 	mov.w	r0, #4294967295
 800208c:	f7ff ff8e 	bl	8001fac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002090:	4b05      	ldr	r3, [pc, #20]	; (80020a8 <SysTick_Config+0x40>)
 8002092:	2200      	movs	r2, #0
 8002094:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002096:	4b04      	ldr	r3, [pc, #16]	; (80020a8 <SysTick_Config+0x40>)
 8002098:	2207      	movs	r2, #7
 800209a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	e000e010 	.word	0xe000e010

080020ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f7ff ff29 	bl	8001f0c <__NVIC_SetPriorityGrouping>
}
 80020ba:	bf00      	nop
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b086      	sub	sp, #24
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	4603      	mov	r3, r0
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
 80020ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020d0:	2300      	movs	r3, #0
 80020d2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020d4:	f7ff ff3e 	bl	8001f54 <__NVIC_GetPriorityGrouping>
 80020d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	68b9      	ldr	r1, [r7, #8]
 80020de:	6978      	ldr	r0, [r7, #20]
 80020e0:	f7ff ff8e 	bl	8002000 <NVIC_EncodePriority>
 80020e4:	4602      	mov	r2, r0
 80020e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ea:	4611      	mov	r1, r2
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff ff5d 	bl	8001fac <__NVIC_SetPriority>
}
 80020f2:	bf00      	nop
 80020f4:	3718      	adds	r7, #24
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b082      	sub	sp, #8
 80020fe:	af00      	add	r7, sp, #0
 8002100:	4603      	mov	r3, r0
 8002102:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002108:	4618      	mov	r0, r3
 800210a:	f7ff ff31 	bl	8001f70 <__NVIC_EnableIRQ>
}
 800210e:	bf00      	nop
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}

08002116 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002116:	b580      	push	{r7, lr}
 8002118:	b082      	sub	sp, #8
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f7ff ffa2 	bl	8002068 <SysTick_Config>
 8002124:	4603      	mov	r3, r0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
	...

08002130 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e0ac      	b.n	800229c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f000 f8b2 	bl	80022b0 <DFSDM_GetChannelFromInstance>
 800214c:	4603      	mov	r3, r0
 800214e:	4a55      	ldr	r2, [pc, #340]	; (80022a4 <HAL_DFSDM_ChannelInit+0x174>)
 8002150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e09f      	b.n	800229c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f7ff fadf 	bl	8001720 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002162:	4b51      	ldr	r3, [pc, #324]	; (80022a8 <HAL_DFSDM_ChannelInit+0x178>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	3301      	adds	r3, #1
 8002168:	4a4f      	ldr	r2, [pc, #316]	; (80022a8 <HAL_DFSDM_ChannelInit+0x178>)
 800216a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 800216c:	4b4e      	ldr	r3, [pc, #312]	; (80022a8 <HAL_DFSDM_ChannelInit+0x178>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2b01      	cmp	r3, #1
 8002172:	d125      	bne.n	80021c0 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002174:	4b4d      	ldr	r3, [pc, #308]	; (80022ac <HAL_DFSDM_ChannelInit+0x17c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a4c      	ldr	r2, [pc, #304]	; (80022ac <HAL_DFSDM_ChannelInit+0x17c>)
 800217a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800217e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002180:	4b4a      	ldr	r3, [pc, #296]	; (80022ac <HAL_DFSDM_ChannelInit+0x17c>)
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	4948      	ldr	r1, [pc, #288]	; (80022ac <HAL_DFSDM_ChannelInit+0x17c>)
 800218a:	4313      	orrs	r3, r2
 800218c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800218e:	4b47      	ldr	r3, [pc, #284]	; (80022ac <HAL_DFSDM_ChannelInit+0x17c>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a46      	ldr	r2, [pc, #280]	; (80022ac <HAL_DFSDM_ChannelInit+0x17c>)
 8002194:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002198:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	791b      	ldrb	r3, [r3, #4]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d108      	bne.n	80021b4 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80021a2:	4b42      	ldr	r3, [pc, #264]	; (80022ac <HAL_DFSDM_ChannelInit+0x17c>)
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	3b01      	subs	r3, #1
 80021ac:	041b      	lsls	r3, r3, #16
 80021ae:	493f      	ldr	r1, [pc, #252]	; (80022ac <HAL_DFSDM_ChannelInit+0x17c>)
 80021b0:	4313      	orrs	r3, r2
 80021b2:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80021b4:	4b3d      	ldr	r3, [pc, #244]	; (80022ac <HAL_DFSDM_ChannelInit+0x17c>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a3c      	ldr	r2, [pc, #240]	; (80022ac <HAL_DFSDM_ChannelInit+0x17c>)
 80021ba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80021be:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80021ce:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6819      	ldr	r1, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80021de:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80021e4:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	430a      	orrs	r2, r1
 80021ec:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 020f 	bic.w	r2, r2, #15
 80021fc:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	6819      	ldr	r1, [r3, #0]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800220c:	431a      	orrs	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	430a      	orrs	r2, r1
 8002214:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	689a      	ldr	r2, [r3, #8]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002224:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	6899      	ldr	r1, [r3, #8]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002234:	3b01      	subs	r3, #1
 8002236:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002238:	431a      	orrs	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	430a      	orrs	r2, r1
 8002240:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f002 0207 	and.w	r2, r2, #7
 8002250:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	6859      	ldr	r1, [r3, #4]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800225c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002264:	431a      	orrs	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	430a      	orrs	r2, r1
 800226c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800227c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2201      	movs	r2, #1
 8002282:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4618      	mov	r0, r3
 800228c:	f000 f810 	bl	80022b0 <DFSDM_GetChannelFromInstance>
 8002290:	4602      	mov	r2, r0
 8002292:	4904      	ldr	r1, [pc, #16]	; (80022a4 <HAL_DFSDM_ChannelInit+0x174>)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	200000a0 	.word	0x200000a0
 80022a8:	2000009c 	.word	0x2000009c
 80022ac:	40016000 	.word	0x40016000

080022b0 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4a1c      	ldr	r2, [pc, #112]	; (800232c <DFSDM_GetChannelFromInstance+0x7c>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d102      	bne.n	80022c6 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60fb      	str	r3, [r7, #12]
 80022c4:	e02b      	b.n	800231e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a19      	ldr	r2, [pc, #100]	; (8002330 <DFSDM_GetChannelFromInstance+0x80>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d102      	bne.n	80022d4 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80022ce:	2301      	movs	r3, #1
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	e024      	b.n	800231e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	4a17      	ldr	r2, [pc, #92]	; (8002334 <DFSDM_GetChannelFromInstance+0x84>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d102      	bne.n	80022e2 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80022dc:	2302      	movs	r3, #2
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	e01d      	b.n	800231e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a14      	ldr	r2, [pc, #80]	; (8002338 <DFSDM_GetChannelFromInstance+0x88>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d102      	bne.n	80022f0 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80022ea:	2304      	movs	r3, #4
 80022ec:	60fb      	str	r3, [r7, #12]
 80022ee:	e016      	b.n	800231e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	4a12      	ldr	r2, [pc, #72]	; (800233c <DFSDM_GetChannelFromInstance+0x8c>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d102      	bne.n	80022fe <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80022f8:	2305      	movs	r3, #5
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	e00f      	b.n	800231e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a0f      	ldr	r2, [pc, #60]	; (8002340 <DFSDM_GetChannelFromInstance+0x90>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d102      	bne.n	800230c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002306:	2306      	movs	r3, #6
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	e008      	b.n	800231e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a0d      	ldr	r2, [pc, #52]	; (8002344 <DFSDM_GetChannelFromInstance+0x94>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d102      	bne.n	800231a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002314:	2307      	movs	r3, #7
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	e001      	b.n	800231e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800231a:	2303      	movs	r3, #3
 800231c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800231e:	68fb      	ldr	r3, [r7, #12]
}
 8002320:	4618      	mov	r0, r3
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	40016000 	.word	0x40016000
 8002330:	40016020 	.word	0x40016020
 8002334:	40016040 	.word	0x40016040
 8002338:	40016080 	.word	0x40016080
 800233c:	400160a0 	.word	0x400160a0
 8002340:	400160c0 	.word	0x400160c0
 8002344:	400160e0 	.word	0x400160e0

08002348 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e098      	b.n	800248c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	461a      	mov	r2, r3
 8002360:	4b4d      	ldr	r3, [pc, #308]	; (8002498 <HAL_DMA_Init+0x150>)
 8002362:	429a      	cmp	r2, r3
 8002364:	d80f      	bhi.n	8002386 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	461a      	mov	r2, r3
 800236c:	4b4b      	ldr	r3, [pc, #300]	; (800249c <HAL_DMA_Init+0x154>)
 800236e:	4413      	add	r3, r2
 8002370:	4a4b      	ldr	r2, [pc, #300]	; (80024a0 <HAL_DMA_Init+0x158>)
 8002372:	fba2 2303 	umull	r2, r3, r2, r3
 8002376:	091b      	lsrs	r3, r3, #4
 8002378:	009a      	lsls	r2, r3, #2
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a48      	ldr	r2, [pc, #288]	; (80024a4 <HAL_DMA_Init+0x15c>)
 8002382:	641a      	str	r2, [r3, #64]	; 0x40
 8002384:	e00e      	b.n	80023a4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	461a      	mov	r2, r3
 800238c:	4b46      	ldr	r3, [pc, #280]	; (80024a8 <HAL_DMA_Init+0x160>)
 800238e:	4413      	add	r3, r2
 8002390:	4a43      	ldr	r2, [pc, #268]	; (80024a0 <HAL_DMA_Init+0x158>)
 8002392:	fba2 2303 	umull	r2, r3, r2, r3
 8002396:	091b      	lsrs	r3, r3, #4
 8002398:	009a      	lsls	r2, r3, #2
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a42      	ldr	r2, [pc, #264]	; (80024ac <HAL_DMA_Init+0x164>)
 80023a2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2202      	movs	r2, #2
 80023a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80023ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80023c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	699b      	ldr	r3, [r3, #24]
 80023da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80023e8:	68fa      	ldr	r2, [r7, #12]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80023fe:	d039      	beq.n	8002474 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002404:	4a27      	ldr	r2, [pc, #156]	; (80024a4 <HAL_DMA_Init+0x15c>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d11a      	bne.n	8002440 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800240a:	4b29      	ldr	r3, [pc, #164]	; (80024b0 <HAL_DMA_Init+0x168>)
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002412:	f003 031c 	and.w	r3, r3, #28
 8002416:	210f      	movs	r1, #15
 8002418:	fa01 f303 	lsl.w	r3, r1, r3
 800241c:	43db      	mvns	r3, r3
 800241e:	4924      	ldr	r1, [pc, #144]	; (80024b0 <HAL_DMA_Init+0x168>)
 8002420:	4013      	ands	r3, r2
 8002422:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002424:	4b22      	ldr	r3, [pc, #136]	; (80024b0 <HAL_DMA_Init+0x168>)
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6859      	ldr	r1, [r3, #4]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002430:	f003 031c 	and.w	r3, r3, #28
 8002434:	fa01 f303 	lsl.w	r3, r1, r3
 8002438:	491d      	ldr	r1, [pc, #116]	; (80024b0 <HAL_DMA_Init+0x168>)
 800243a:	4313      	orrs	r3, r2
 800243c:	600b      	str	r3, [r1, #0]
 800243e:	e019      	b.n	8002474 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002440:	4b1c      	ldr	r3, [pc, #112]	; (80024b4 <HAL_DMA_Init+0x16c>)
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002448:	f003 031c 	and.w	r3, r3, #28
 800244c:	210f      	movs	r1, #15
 800244e:	fa01 f303 	lsl.w	r3, r1, r3
 8002452:	43db      	mvns	r3, r3
 8002454:	4917      	ldr	r1, [pc, #92]	; (80024b4 <HAL_DMA_Init+0x16c>)
 8002456:	4013      	ands	r3, r2
 8002458:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800245a:	4b16      	ldr	r3, [pc, #88]	; (80024b4 <HAL_DMA_Init+0x16c>)
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6859      	ldr	r1, [r3, #4]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002466:	f003 031c 	and.w	r3, r3, #28
 800246a:	fa01 f303 	lsl.w	r3, r1, r3
 800246e:	4911      	ldr	r1, [pc, #68]	; (80024b4 <HAL_DMA_Init+0x16c>)
 8002470:	4313      	orrs	r3, r2
 8002472:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2201      	movs	r2, #1
 800247e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	40020407 	.word	0x40020407
 800249c:	bffdfff8 	.word	0xbffdfff8
 80024a0:	cccccccd 	.word	0xcccccccd
 80024a4:	40020000 	.word	0x40020000
 80024a8:	bffdfbf8 	.word	0xbffdfbf8
 80024ac:	40020400 	.word	0x40020400
 80024b0:	400200a8 	.word	0x400200a8
 80024b4:	400204a8 	.word	0x400204a8

080024b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
 80024c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024c6:	2300      	movs	r3, #0
 80024c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d101      	bne.n	80024d8 <HAL_DMA_Start_IT+0x20>
 80024d4:	2302      	movs	r3, #2
 80024d6:	e04b      	b.n	8002570 <HAL_DMA_Start_IT+0xb8>
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d13a      	bne.n	8002562 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2202      	movs	r2, #2
 80024f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2200      	movs	r2, #0
 80024f8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f022 0201 	bic.w	r2, r2, #1
 8002508:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	68b9      	ldr	r1, [r7, #8]
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f000 f92f 	bl	8002774 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251a:	2b00      	cmp	r3, #0
 800251c:	d008      	beq.n	8002530 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f042 020e 	orr.w	r2, r2, #14
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	e00f      	b.n	8002550 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f022 0204 	bic.w	r2, r2, #4
 800253e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f042 020a 	orr.w	r2, r2, #10
 800254e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f042 0201 	orr.w	r2, r2, #1
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	e005      	b.n	800256e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800256a:	2302      	movs	r3, #2
 800256c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800256e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002580:	2300      	movs	r3, #0
 8002582:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800258a:	b2db      	uxtb	r3, r3
 800258c:	2b02      	cmp	r3, #2
 800258e:	d005      	beq.n	800259c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2204      	movs	r2, #4
 8002594:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	73fb      	strb	r3, [r7, #15]
 800259a:	e029      	b.n	80025f0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f022 020e 	bic.w	r2, r2, #14
 80025aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f022 0201 	bic.w	r2, r2, #1
 80025ba:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c0:	f003 021c 	and.w	r2, r3, #28
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c8:	2101      	movs	r1, #1
 80025ca:	fa01 f202 	lsl.w	r2, r1, r2
 80025ce:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2201      	movs	r2, #1
 80025d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d003      	beq.n	80025f0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	4798      	blx	r3
    }
  }
  return status;
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b084      	sub	sp, #16
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	f003 031c 	and.w	r3, r3, #28
 800261a:	2204      	movs	r2, #4
 800261c:	409a      	lsls	r2, r3
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	4013      	ands	r3, r2
 8002622:	2b00      	cmp	r3, #0
 8002624:	d026      	beq.n	8002674 <HAL_DMA_IRQHandler+0x7a>
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	f003 0304 	and.w	r3, r3, #4
 800262c:	2b00      	cmp	r3, #0
 800262e:	d021      	beq.n	8002674 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0320 	and.w	r3, r3, #32
 800263a:	2b00      	cmp	r3, #0
 800263c:	d107      	bne.n	800264e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 0204 	bic.w	r2, r2, #4
 800264c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002652:	f003 021c 	and.w	r2, r3, #28
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265a:	2104      	movs	r1, #4
 800265c:	fa01 f202 	lsl.w	r2, r1, r2
 8002660:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002666:	2b00      	cmp	r3, #0
 8002668:	d071      	beq.n	800274e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002672:	e06c      	b.n	800274e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002678:	f003 031c 	and.w	r3, r3, #28
 800267c:	2202      	movs	r2, #2
 800267e:	409a      	lsls	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	4013      	ands	r3, r2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d02e      	beq.n	80026e6 <HAL_DMA_IRQHandler+0xec>
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d029      	beq.n	80026e6 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0320 	and.w	r3, r3, #32
 800269c:	2b00      	cmp	r3, #0
 800269e:	d10b      	bne.n	80026b8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f022 020a 	bic.w	r2, r2, #10
 80026ae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026bc:	f003 021c 	and.w	r2, r3, #28
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c4:	2102      	movs	r1, #2
 80026c6:	fa01 f202 	lsl.w	r2, r1, r2
 80026ca:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d038      	beq.n	800274e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80026e4:	e033      	b.n	800274e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ea:	f003 031c 	and.w	r3, r3, #28
 80026ee:	2208      	movs	r2, #8
 80026f0:	409a      	lsls	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	4013      	ands	r3, r2
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d02a      	beq.n	8002750 <HAL_DMA_IRQHandler+0x156>
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	f003 0308 	and.w	r3, r3, #8
 8002700:	2b00      	cmp	r3, #0
 8002702:	d025      	beq.n	8002750 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 020e 	bic.w	r2, r2, #14
 8002712:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002718:	f003 021c 	and.w	r2, r3, #28
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002720:	2101      	movs	r1, #1
 8002722:	fa01 f202 	lsl.w	r2, r1, r2
 8002726:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2201      	movs	r2, #1
 8002732:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002742:	2b00      	cmp	r3, #0
 8002744:	d004      	beq.n	8002750 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800274e:	bf00      	nop
 8002750:	bf00      	nop
}
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002766:	b2db      	uxtb	r3, r3
}
 8002768:	4618      	mov	r0, r3
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
 8002780:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002786:	f003 021c 	and.w	r2, r3, #28
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	2101      	movs	r1, #1
 8002790:	fa01 f202 	lsl.w	r2, r1, r2
 8002794:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	683a      	ldr	r2, [r7, #0]
 800279c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	2b10      	cmp	r3, #16
 80027a4:	d108      	bne.n	80027b8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80027b6:	e007      	b.n	80027c8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68ba      	ldr	r2, [r7, #8]
 80027be:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	60da      	str	r2, [r3, #12]
}
 80027c8:	bf00      	nop
 80027ca:	3714      	adds	r7, #20
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b087      	sub	sp, #28
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027de:	2300      	movs	r3, #0
 80027e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027e2:	e17f      	b.n	8002ae4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	2101      	movs	r1, #1
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	fa01 f303 	lsl.w	r3, r1, r3
 80027f0:	4013      	ands	r3, r2
 80027f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f000 8171 	beq.w	8002ade <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d00b      	beq.n	800281c <HAL_GPIO_Init+0x48>
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	2b02      	cmp	r3, #2
 800280a:	d007      	beq.n	800281c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002810:	2b11      	cmp	r3, #17
 8002812:	d003      	beq.n	800281c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	2b12      	cmp	r3, #18
 800281a:	d130      	bne.n	800287e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	2203      	movs	r2, #3
 8002828:	fa02 f303 	lsl.w	r3, r2, r3
 800282c:	43db      	mvns	r3, r3
 800282e:	693a      	ldr	r2, [r7, #16]
 8002830:	4013      	ands	r3, r2
 8002832:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	68da      	ldr	r2, [r3, #12]
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	4313      	orrs	r3, r2
 8002844:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	693a      	ldr	r2, [r7, #16]
 800284a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002852:	2201      	movs	r2, #1
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	43db      	mvns	r3, r3
 800285c:	693a      	ldr	r2, [r7, #16]
 800285e:	4013      	ands	r3, r2
 8002860:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	091b      	lsrs	r3, r3, #4
 8002868:	f003 0201 	and.w	r2, r3, #1
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	fa02 f303 	lsl.w	r3, r2, r3
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	4313      	orrs	r3, r2
 8002876:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f003 0303 	and.w	r3, r3, #3
 8002886:	2b03      	cmp	r3, #3
 8002888:	d118      	bne.n	80028bc <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002890:	2201      	movs	r2, #1
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	43db      	mvns	r3, r3
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	4013      	ands	r3, r2
 800289e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	08db      	lsrs	r3, r3, #3
 80028a6:	f003 0201 	and.w	r2, r3, #1
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	fa02 f303 	lsl.w	r3, r2, r3
 80028b0:	693a      	ldr	r2, [r7, #16]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	2203      	movs	r2, #3
 80028c8:	fa02 f303 	lsl.w	r3, r2, r3
 80028cc:	43db      	mvns	r3, r3
 80028ce:	693a      	ldr	r2, [r7, #16]
 80028d0:	4013      	ands	r3, r2
 80028d2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	689a      	ldr	r2, [r3, #8]
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d003      	beq.n	80028fc <HAL_GPIO_Init+0x128>
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	2b12      	cmp	r3, #18
 80028fa:	d123      	bne.n	8002944 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	08da      	lsrs	r2, r3, #3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	3208      	adds	r2, #8
 8002904:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002908:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	f003 0307 	and.w	r3, r3, #7
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	220f      	movs	r2, #15
 8002914:	fa02 f303 	lsl.w	r3, r2, r3
 8002918:	43db      	mvns	r3, r3
 800291a:	693a      	ldr	r2, [r7, #16]
 800291c:	4013      	ands	r3, r2
 800291e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	691a      	ldr	r2, [r3, #16]
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	f003 0307 	and.w	r3, r3, #7
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	4313      	orrs	r3, r2
 8002934:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	08da      	lsrs	r2, r3, #3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	3208      	adds	r2, #8
 800293e:	6939      	ldr	r1, [r7, #16]
 8002940:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	2203      	movs	r2, #3
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	43db      	mvns	r3, r3
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	4013      	ands	r3, r2
 800295a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f003 0203 	and.w	r2, r3, #3
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	005b      	lsls	r3, r3, #1
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	693a      	ldr	r2, [r7, #16]
 800296e:	4313      	orrs	r3, r2
 8002970:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002980:	2b00      	cmp	r3, #0
 8002982:	f000 80ac 	beq.w	8002ade <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002986:	4b5f      	ldr	r3, [pc, #380]	; (8002b04 <HAL_GPIO_Init+0x330>)
 8002988:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800298a:	4a5e      	ldr	r2, [pc, #376]	; (8002b04 <HAL_GPIO_Init+0x330>)
 800298c:	f043 0301 	orr.w	r3, r3, #1
 8002990:	6613      	str	r3, [r2, #96]	; 0x60
 8002992:	4b5c      	ldr	r3, [pc, #368]	; (8002b04 <HAL_GPIO_Init+0x330>)
 8002994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	60bb      	str	r3, [r7, #8]
 800299c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800299e:	4a5a      	ldr	r2, [pc, #360]	; (8002b08 <HAL_GPIO_Init+0x334>)
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	089b      	lsrs	r3, r3, #2
 80029a4:	3302      	adds	r3, #2
 80029a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	f003 0303 	and.w	r3, r3, #3
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	220f      	movs	r2, #15
 80029b6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ba:	43db      	mvns	r3, r3
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	4013      	ands	r3, r2
 80029c0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80029c8:	d025      	beq.n	8002a16 <HAL_GPIO_Init+0x242>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a4f      	ldr	r2, [pc, #316]	; (8002b0c <HAL_GPIO_Init+0x338>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d01f      	beq.n	8002a12 <HAL_GPIO_Init+0x23e>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a4e      	ldr	r2, [pc, #312]	; (8002b10 <HAL_GPIO_Init+0x33c>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d019      	beq.n	8002a0e <HAL_GPIO_Init+0x23a>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a4d      	ldr	r2, [pc, #308]	; (8002b14 <HAL_GPIO_Init+0x340>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d013      	beq.n	8002a0a <HAL_GPIO_Init+0x236>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a4c      	ldr	r2, [pc, #304]	; (8002b18 <HAL_GPIO_Init+0x344>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d00d      	beq.n	8002a06 <HAL_GPIO_Init+0x232>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a4b      	ldr	r2, [pc, #300]	; (8002b1c <HAL_GPIO_Init+0x348>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d007      	beq.n	8002a02 <HAL_GPIO_Init+0x22e>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a4a      	ldr	r2, [pc, #296]	; (8002b20 <HAL_GPIO_Init+0x34c>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d101      	bne.n	80029fe <HAL_GPIO_Init+0x22a>
 80029fa:	2306      	movs	r3, #6
 80029fc:	e00c      	b.n	8002a18 <HAL_GPIO_Init+0x244>
 80029fe:	2307      	movs	r3, #7
 8002a00:	e00a      	b.n	8002a18 <HAL_GPIO_Init+0x244>
 8002a02:	2305      	movs	r3, #5
 8002a04:	e008      	b.n	8002a18 <HAL_GPIO_Init+0x244>
 8002a06:	2304      	movs	r3, #4
 8002a08:	e006      	b.n	8002a18 <HAL_GPIO_Init+0x244>
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e004      	b.n	8002a18 <HAL_GPIO_Init+0x244>
 8002a0e:	2302      	movs	r3, #2
 8002a10:	e002      	b.n	8002a18 <HAL_GPIO_Init+0x244>
 8002a12:	2301      	movs	r3, #1
 8002a14:	e000      	b.n	8002a18 <HAL_GPIO_Init+0x244>
 8002a16:	2300      	movs	r3, #0
 8002a18:	697a      	ldr	r2, [r7, #20]
 8002a1a:	f002 0203 	and.w	r2, r2, #3
 8002a1e:	0092      	lsls	r2, r2, #2
 8002a20:	4093      	lsls	r3, r2
 8002a22:	693a      	ldr	r2, [r7, #16]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a28:	4937      	ldr	r1, [pc, #220]	; (8002b08 <HAL_GPIO_Init+0x334>)
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	089b      	lsrs	r3, r3, #2
 8002a2e:	3302      	adds	r3, #2
 8002a30:	693a      	ldr	r2, [r7, #16]
 8002a32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002a36:	4b3b      	ldr	r3, [pc, #236]	; (8002b24 <HAL_GPIO_Init+0x350>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	693a      	ldr	r2, [r7, #16]
 8002a42:	4013      	ands	r3, r2
 8002a44:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d003      	beq.n	8002a5a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a5a:	4a32      	ldr	r2, [pc, #200]	; (8002b24 <HAL_GPIO_Init+0x350>)
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002a60:	4b30      	ldr	r3, [pc, #192]	; (8002b24 <HAL_GPIO_Init+0x350>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d003      	beq.n	8002a84 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002a7c:	693a      	ldr	r2, [r7, #16]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a84:	4a27      	ldr	r2, [pc, #156]	; (8002b24 <HAL_GPIO_Init+0x350>)
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a8a:	4b26      	ldr	r3, [pc, #152]	; (8002b24 <HAL_GPIO_Init+0x350>)
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	43db      	mvns	r3, r3
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	4013      	ands	r3, r2
 8002a98:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d003      	beq.n	8002aae <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002aae:	4a1d      	ldr	r2, [pc, #116]	; (8002b24 <HAL_GPIO_Init+0x350>)
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ab4:	4b1b      	ldr	r3, [pc, #108]	; (8002b24 <HAL_GPIO_Init+0x350>)
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	43db      	mvns	r3, r3
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d003      	beq.n	8002ad8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ad8:	4a12      	ldr	r2, [pc, #72]	; (8002b24 <HAL_GPIO_Init+0x350>)
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	fa22 f303 	lsr.w	r3, r2, r3
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f47f ae78 	bne.w	80027e4 <HAL_GPIO_Init+0x10>
  }
}
 8002af4:	bf00      	nop
 8002af6:	bf00      	nop
 8002af8:	371c      	adds	r7, #28
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	40021000 	.word	0x40021000
 8002b08:	40010000 	.word	0x40010000
 8002b0c:	48000400 	.word	0x48000400
 8002b10:	48000800 	.word	0x48000800
 8002b14:	48000c00 	.word	0x48000c00
 8002b18:	48001000 	.word	0x48001000
 8002b1c:	48001400 	.word	0x48001400
 8002b20:	48001800 	.word	0x48001800
 8002b24:	40010400 	.word	0x40010400

08002b28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	460b      	mov	r3, r1
 8002b32:	807b      	strh	r3, [r7, #2]
 8002b34:	4613      	mov	r3, r2
 8002b36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b38:	787b      	ldrb	r3, [r7, #1]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d003      	beq.n	8002b46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b3e:	887a      	ldrh	r2, [r7, #2]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b44:	e002      	b.n	8002b4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b46:	887a      	ldrh	r2, [r7, #2]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b4c:	bf00      	nop
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	460b      	mov	r3, r1
 8002b62:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	695b      	ldr	r3, [r3, #20]
 8002b68:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b6a:	887a      	ldrh	r2, [r7, #2]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	4013      	ands	r3, r2
 8002b70:	041a      	lsls	r2, r3, #16
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	43d9      	mvns	r1, r3
 8002b76:	887b      	ldrh	r3, [r7, #2]
 8002b78:	400b      	ands	r3, r1
 8002b7a:	431a      	orrs	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	619a      	str	r2, [r3, #24]
}
 8002b80:	bf00      	nop
 8002b82:	3714      	adds	r7, #20
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4603      	mov	r3, r0
 8002b94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002b96:	4b08      	ldr	r3, [pc, #32]	; (8002bb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b98:	695a      	ldr	r2, [r3, #20]
 8002b9a:	88fb      	ldrh	r3, [r7, #6]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d006      	beq.n	8002bb0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ba2:	4a05      	ldr	r2, [pc, #20]	; (8002bb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ba4:	88fb      	ldrh	r3, [r7, #6]
 8002ba6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ba8:	88fb      	ldrh	r3, [r7, #6]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f000 f806 	bl	8002bbc <HAL_GPIO_EXTI_Callback>
  }
}
 8002bb0:	bf00      	nop
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	40010400 	.word	0x40010400

08002bbc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002bc6:	bf00      	nop
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr

08002bd2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b082      	sub	sp, #8
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d101      	bne.n	8002be4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e081      	b.n	8002ce8 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d106      	bne.n	8002bfe <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f7fe fdd9 	bl	80017b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2224      	movs	r2, #36	; 0x24
 8002c02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 0201 	bic.w	r2, r2, #1
 8002c14:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685a      	ldr	r2, [r3, #4]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c22:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	689a      	ldr	r2, [r3, #8]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c32:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d107      	bne.n	8002c4c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c48:	609a      	str	r2, [r3, #8]
 8002c4a:	e006      	b.n	8002c5a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689a      	ldr	r2, [r3, #8]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002c58:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d104      	bne.n	8002c6c <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c6a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	6812      	ldr	r2, [r2, #0]
 8002c76:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002c7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c7e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68da      	ldr	r2, [r3, #12]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c8e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	691a      	ldr	r2, [r3, #16]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	695b      	ldr	r3, [r3, #20]
 8002c98:	ea42 0103 	orr.w	r1, r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	021a      	lsls	r2, r3, #8
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	69d9      	ldr	r1, [r3, #28]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a1a      	ldr	r2, [r3, #32]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f042 0201 	orr.w	r2, r2, #1
 8002cc8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2220      	movs	r2, #32
 8002cd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b088      	sub	sp, #32
 8002cf4:	af02      	add	r7, sp, #8
 8002cf6:	60f8      	str	r0, [r7, #12]
 8002cf8:	607a      	str	r2, [r7, #4]
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	817b      	strh	r3, [r7, #10]
 8002d00:	4613      	mov	r3, r2
 8002d02:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	2b20      	cmp	r3, #32
 8002d0e:	f040 80da 	bne.w	8002ec6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d101      	bne.n	8002d20 <HAL_I2C_Master_Transmit+0x30>
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	e0d3      	b.n	8002ec8 <HAL_I2C_Master_Transmit+0x1d8>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d28:	f7ff f8c0 	bl	8001eac <HAL_GetTick>
 8002d2c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	2319      	movs	r3, #25
 8002d34:	2201      	movs	r2, #1
 8002d36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f001 fe1e 	bl	800497c <I2C_WaitOnFlagUntilTimeout>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e0be      	b.n	8002ec8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2221      	movs	r2, #33	; 0x21
 8002d4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2210      	movs	r2, #16
 8002d56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	893a      	ldrh	r2, [r7, #8]
 8002d6a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	2bff      	cmp	r3, #255	; 0xff
 8002d7a:	d90e      	bls.n	8002d9a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	22ff      	movs	r2, #255	; 0xff
 8002d80:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d86:	b2da      	uxtb	r2, r3
 8002d88:	8979      	ldrh	r1, [r7, #10]
 8002d8a:	4b51      	ldr	r3, [pc, #324]	; (8002ed0 <HAL_I2C_Master_Transmit+0x1e0>)
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d92:	68f8      	ldr	r0, [r7, #12]
 8002d94:	f001 ff80 	bl	8004c98 <I2C_TransferConfig>
 8002d98:	e06c      	b.n	8002e74 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002da8:	b2da      	uxtb	r2, r3
 8002daa:	8979      	ldrh	r1, [r7, #10]
 8002dac:	4b48      	ldr	r3, [pc, #288]	; (8002ed0 <HAL_I2C_Master_Transmit+0x1e0>)
 8002dae:	9300      	str	r3, [sp, #0]
 8002db0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f001 ff6f 	bl	8004c98 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002dba:	e05b      	b.n	8002e74 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dbc:	697a      	ldr	r2, [r7, #20]
 8002dbe:	6a39      	ldr	r1, [r7, #32]
 8002dc0:	68f8      	ldr	r0, [r7, #12]
 8002dc2:	f001 fe1b 	bl	80049fc <I2C_WaitOnTXISFlagUntilTimeout>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d001      	beq.n	8002dd0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e07b      	b.n	8002ec8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd4:	781a      	ldrb	r2, [r3, #0]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de0:	1c5a      	adds	r2, r3, #1
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	3b01      	subs	r3, #1
 8002dee:	b29a      	uxth	r2, r3
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d034      	beq.n	8002e74 <HAL_I2C_Master_Transmit+0x184>
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d130      	bne.n	8002e74 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	9300      	str	r3, [sp, #0]
 8002e16:	6a3b      	ldr	r3, [r7, #32]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	2180      	movs	r1, #128	; 0x80
 8002e1c:	68f8      	ldr	r0, [r7, #12]
 8002e1e:	f001 fdad 	bl	800497c <I2C_WaitOnFlagUntilTimeout>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e04d      	b.n	8002ec8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	2bff      	cmp	r3, #255	; 0xff
 8002e34:	d90e      	bls.n	8002e54 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	22ff      	movs	r2, #255	; 0xff
 8002e3a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e40:	b2da      	uxtb	r2, r3
 8002e42:	8979      	ldrh	r1, [r7, #10]
 8002e44:	2300      	movs	r3, #0
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f001 ff23 	bl	8004c98 <I2C_TransferConfig>
 8002e52:	e00f      	b.n	8002e74 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e62:	b2da      	uxtb	r2, r3
 8002e64:	8979      	ldrh	r1, [r7, #10]
 8002e66:	2300      	movs	r3, #0
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e6e:	68f8      	ldr	r0, [r7, #12]
 8002e70:	f001 ff12 	bl	8004c98 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d19e      	bne.n	8002dbc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e7e:	697a      	ldr	r2, [r7, #20]
 8002e80:	6a39      	ldr	r1, [r7, #32]
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f001 fdfa 	bl	8004a7c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e01a      	b.n	8002ec8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2220      	movs	r2, #32
 8002e98:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	6859      	ldr	r1, [r3, #4]
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	4b0b      	ldr	r3, [pc, #44]	; (8002ed4 <HAL_I2C_Master_Transmit+0x1e4>)
 8002ea6:	400b      	ands	r3, r1
 8002ea8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2220      	movs	r2, #32
 8002eae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	e000      	b.n	8002ec8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002ec6:	2302      	movs	r3, #2
  }
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	80002000 	.word	0x80002000
 8002ed4:	fe00e800 	.word	0xfe00e800

08002ed8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b088      	sub	sp, #32
 8002edc:	af02      	add	r7, sp, #8
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	607a      	str	r2, [r7, #4]
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	817b      	strh	r3, [r7, #10]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	2b20      	cmp	r3, #32
 8002ef6:	f040 80db 	bne.w	80030b0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d101      	bne.n	8002f08 <HAL_I2C_Master_Receive+0x30>
 8002f04:	2302      	movs	r3, #2
 8002f06:	e0d4      	b.n	80030b2 <HAL_I2C_Master_Receive+0x1da>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f10:	f7fe ffcc 	bl	8001eac <HAL_GetTick>
 8002f14:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	2319      	movs	r3, #25
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f001 fd2a 	bl	800497c <I2C_WaitOnFlagUntilTimeout>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e0bf      	b.n	80030b2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2222      	movs	r2, #34	; 0x22
 8002f36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2210      	movs	r2, #16
 8002f3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	893a      	ldrh	r2, [r7, #8]
 8002f52:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	2bff      	cmp	r3, #255	; 0xff
 8002f62:	d90e      	bls.n	8002f82 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	22ff      	movs	r2, #255	; 0xff
 8002f68:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f6e:	b2da      	uxtb	r2, r3
 8002f70:	8979      	ldrh	r1, [r7, #10]
 8002f72:	4b52      	ldr	r3, [pc, #328]	; (80030bc <HAL_I2C_Master_Receive+0x1e4>)
 8002f74:	9300      	str	r3, [sp, #0]
 8002f76:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f7a:	68f8      	ldr	r0, [r7, #12]
 8002f7c:	f001 fe8c 	bl	8004c98 <I2C_TransferConfig>
 8002f80:	e06d      	b.n	800305e <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f86:	b29a      	uxth	r2, r3
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f90:	b2da      	uxtb	r2, r3
 8002f92:	8979      	ldrh	r1, [r7, #10]
 8002f94:	4b49      	ldr	r3, [pc, #292]	; (80030bc <HAL_I2C_Master_Receive+0x1e4>)
 8002f96:	9300      	str	r3, [sp, #0]
 8002f98:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f001 fe7b 	bl	8004c98 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002fa2:	e05c      	b.n	800305e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fa4:	697a      	ldr	r2, [r7, #20]
 8002fa6:	6a39      	ldr	r1, [r7, #32]
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f001 fda3 	bl	8004af4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e07c      	b.n	80030b2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc2:	b2d2      	uxtb	r2, r2
 8002fc4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fca:	1c5a      	adds	r2, r3, #1
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd4:	3b01      	subs	r3, #1
 8002fd6:	b29a      	uxth	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	b29a      	uxth	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d034      	beq.n	800305e <HAL_I2C_Master_Receive+0x186>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d130      	bne.n	800305e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	9300      	str	r3, [sp, #0]
 8003000:	6a3b      	ldr	r3, [r7, #32]
 8003002:	2200      	movs	r2, #0
 8003004:	2180      	movs	r1, #128	; 0x80
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f001 fcb8 	bl	800497c <I2C_WaitOnFlagUntilTimeout>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e04d      	b.n	80030b2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800301a:	b29b      	uxth	r3, r3
 800301c:	2bff      	cmp	r3, #255	; 0xff
 800301e:	d90e      	bls.n	800303e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	22ff      	movs	r2, #255	; 0xff
 8003024:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800302a:	b2da      	uxtb	r2, r3
 800302c:	8979      	ldrh	r1, [r7, #10]
 800302e:	2300      	movs	r3, #0
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f001 fe2e 	bl	8004c98 <I2C_TransferConfig>
 800303c:	e00f      	b.n	800305e <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003042:	b29a      	uxth	r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800304c:	b2da      	uxtb	r2, r3
 800304e:	8979      	ldrh	r1, [r7, #10]
 8003050:	2300      	movs	r3, #0
 8003052:	9300      	str	r3, [sp, #0]
 8003054:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f001 fe1d 	bl	8004c98 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003062:	b29b      	uxth	r3, r3
 8003064:	2b00      	cmp	r3, #0
 8003066:	d19d      	bne.n	8002fa4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003068:	697a      	ldr	r2, [r7, #20]
 800306a:	6a39      	ldr	r1, [r7, #32]
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f001 fd05 	bl	8004a7c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e01a      	b.n	80030b2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2220      	movs	r2, #32
 8003082:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	6859      	ldr	r1, [r3, #4]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	4b0c      	ldr	r3, [pc, #48]	; (80030c0 <HAL_I2C_Master_Receive+0x1e8>)
 8003090:	400b      	ands	r3, r1
 8003092:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2220      	movs	r2, #32
 8003098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80030ac:	2300      	movs	r3, #0
 80030ae:	e000      	b.n	80030b2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80030b0:	2302      	movs	r3, #2
  }
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3718      	adds	r7, #24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	80002400 	.word	0x80002400
 80030c0:	fe00e800 	.word	0xfe00e800

080030c4 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b088      	sub	sp, #32
 80030c8:	af02      	add	r7, sp, #8
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	607a      	str	r2, [r7, #4]
 80030ce:	461a      	mov	r2, r3
 80030d0:	460b      	mov	r3, r1
 80030d2:	817b      	strh	r3, [r7, #10]
 80030d4:	4613      	mov	r3, r2
 80030d6:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	2b20      	cmp	r3, #32
 80030e2:	d153      	bne.n	800318c <HAL_I2C_Master_Transmit_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80030ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030f2:	d101      	bne.n	80030f8 <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 80030f4:	2302      	movs	r3, #2
 80030f6:	e04a      	b.n	800318e <HAL_I2C_Master_Transmit_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d101      	bne.n	8003106 <HAL_I2C_Master_Transmit_IT+0x42>
 8003102:	2302      	movs	r3, #2
 8003104:	e043      	b.n	800318e <HAL_I2C_Master_Transmit_IT+0xca>
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2221      	movs	r2, #33	; 0x21
 8003112:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2210      	movs	r2, #16
 800311a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	893a      	ldrh	r2, [r7, #8]
 800312e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	4a19      	ldr	r2, [pc, #100]	; (8003198 <HAL_I2C_Master_Transmit_IT+0xd4>)
 8003134:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	4a18      	ldr	r2, [pc, #96]	; (800319c <HAL_I2C_Master_Transmit_IT+0xd8>)
 800313a:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003140:	b29b      	uxth	r3, r3
 8003142:	2bff      	cmp	r3, #255	; 0xff
 8003144:	d906      	bls.n	8003154 <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	22ff      	movs	r2, #255	; 0xff
 800314a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800314c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003150:	617b      	str	r3, [r7, #20]
 8003152:	e007      	b.n	8003164 <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003158:	b29a      	uxth	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800315e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003162:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003168:	b2da      	uxtb	r2, r3
 800316a:	8979      	ldrh	r1, [r7, #10]
 800316c:	4b0c      	ldr	r3, [pc, #48]	; (80031a0 <HAL_I2C_Master_Transmit_IT+0xdc>)
 800316e:	9300      	str	r3, [sp, #0]
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	f001 fd90 	bl	8004c98 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              process unlock */

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003180:	2101      	movs	r1, #1
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f001 fdb6 	bl	8004cf4 <I2C_Enable_IRQ>

    return HAL_OK;
 8003188:	2300      	movs	r3, #0
 800318a:	e000      	b.n	800318e <HAL_I2C_Master_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 800318c:	2302      	movs	r3, #2
  }
}
 800318e:	4618      	mov	r0, r3
 8003190:	3718      	adds	r7, #24
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	ffff0000 	.word	0xffff0000
 800319c:	08003721 	.word	0x08003721
 80031a0:	80002000 	.word	0x80002000

080031a4 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b088      	sub	sp, #32
 80031a8:	af02      	add	r7, sp, #8
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	607a      	str	r2, [r7, #4]
 80031ae:	461a      	mov	r2, r3
 80031b0:	460b      	mov	r3, r1
 80031b2:	817b      	strh	r3, [r7, #10]
 80031b4:	4613      	mov	r3, r2
 80031b6:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	2b20      	cmp	r3, #32
 80031c2:	d153      	bne.n	800326c <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031d2:	d101      	bne.n	80031d8 <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 80031d4:	2302      	movs	r3, #2
 80031d6:	e04a      	b.n	800326e <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d101      	bne.n	80031e6 <HAL_I2C_Master_Receive_IT+0x42>
 80031e2:	2302      	movs	r3, #2
 80031e4:	e043      	b.n	800326e <HAL_I2C_Master_Receive_IT+0xca>
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2222      	movs	r2, #34	; 0x22
 80031f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2210      	movs	r2, #16
 80031fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	893a      	ldrh	r2, [r7, #8]
 800320e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	4a19      	ldr	r2, [pc, #100]	; (8003278 <HAL_I2C_Master_Receive_IT+0xd4>)
 8003214:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	4a18      	ldr	r2, [pc, #96]	; (800327c <HAL_I2C_Master_Receive_IT+0xd8>)
 800321a:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003220:	b29b      	uxth	r3, r3
 8003222:	2bff      	cmp	r3, #255	; 0xff
 8003224:	d906      	bls.n	8003234 <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	22ff      	movs	r2, #255	; 0xff
 800322a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800322c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003230:	617b      	str	r3, [r7, #20]
 8003232:	e007      	b.n	8003244 <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003238:	b29a      	uxth	r2, r3
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800323e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003242:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003248:	b2da      	uxtb	r2, r3
 800324a:	8979      	ldrh	r1, [r7, #10]
 800324c:	4b0c      	ldr	r3, [pc, #48]	; (8003280 <HAL_I2C_Master_Receive_IT+0xdc>)
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	f001 fd20 	bl	8004c98 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              process unlock */

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003260:	2102      	movs	r1, #2
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f001 fd46 	bl	8004cf4 <I2C_Enable_IRQ>

    return HAL_OK;
 8003268:	2300      	movs	r3, #0
 800326a:	e000      	b.n	800326e <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 800326c:	2302      	movs	r3, #2
  }
}
 800326e:	4618      	mov	r0, r3
 8003270:	3718      	adds	r7, #24
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	ffff0000 	.word	0xffff0000
 800327c:	08003721 	.word	0x08003721
 8003280:	80002400 	.word	0x80002400

08003284 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b088      	sub	sp, #32
 8003288:	af02      	add	r7, sp, #8
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	607a      	str	r2, [r7, #4]
 800328e:	461a      	mov	r2, r3
 8003290:	460b      	mov	r3, r1
 8003292:	817b      	strh	r3, [r7, #10]
 8003294:	4613      	mov	r3, r2
 8003296:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	2b20      	cmp	r3, #32
 80032a2:	f040 80cd 	bne.w	8003440 <HAL_I2C_Master_Transmit_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	699b      	ldr	r3, [r3, #24]
 80032ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032b4:	d101      	bne.n	80032ba <HAL_I2C_Master_Transmit_DMA+0x36>
    {
      return HAL_BUSY;
 80032b6:	2302      	movs	r3, #2
 80032b8:	e0c3      	b.n	8003442 <HAL_I2C_Master_Transmit_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d101      	bne.n	80032c8 <HAL_I2C_Master_Transmit_DMA+0x44>
 80032c4:	2302      	movs	r3, #2
 80032c6:	e0bc      	b.n	8003442 <HAL_I2C_Master_Transmit_DMA+0x1be>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2221      	movs	r2, #33	; 0x21
 80032d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2210      	movs	r2, #16
 80032dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	893a      	ldrh	r2, [r7, #8]
 80032f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	4a55      	ldr	r2, [pc, #340]	; (800344c <HAL_I2C_Master_Transmit_DMA+0x1c8>)
 80032f6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	4a55      	ldr	r2, [pc, #340]	; (8003450 <HAL_I2C_Master_Transmit_DMA+0x1cc>)
 80032fc:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003302:	b29b      	uxth	r3, r3
 8003304:	2bff      	cmp	r3, #255	; 0xff
 8003306:	d906      	bls.n	8003316 <HAL_I2C_Master_Transmit_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	22ff      	movs	r2, #255	; 0xff
 800330c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800330e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003312:	617b      	str	r3, [r7, #20]
 8003314:	e007      	b.n	8003326 <HAL_I2C_Master_Transmit_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800331a:	b29a      	uxth	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003320:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003324:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800332a:	2b00      	cmp	r3, #0
 800332c:	d070      	beq.n	8003410 <HAL_I2C_Master_Transmit_DMA+0x18c>
    {
      if (hi2c->hdmatx != NULL)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003332:	2b00      	cmp	r3, #0
 8003334:	d020      	beq.n	8003378 <HAL_I2C_Master_Transmit_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333a:	4a46      	ldr	r2, [pc, #280]	; (8003454 <HAL_I2C_Master_Transmit_DMA+0x1d0>)
 800333c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003342:	4a45      	ldr	r2, [pc, #276]	; (8003458 <HAL_I2C_Master_Transmit_DMA+0x1d4>)
 8003344:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800334a:	2200      	movs	r2, #0
 800334c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003352:	2200      	movs	r2, #0
 8003354:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800335a:	6879      	ldr	r1, [r7, #4]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	3328      	adds	r3, #40	; 0x28
 8003362:	461a      	mov	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003368:	f7ff f8a6 	bl	80024b8 <HAL_DMA_Start_IT>
 800336c:	4603      	mov	r3, r0
 800336e:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003370:	7cfb      	ldrb	r3, [r7, #19]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d138      	bne.n	80033e8 <HAL_I2C_Master_Transmit_DMA+0x164>
 8003376:	e013      	b.n	80033a0 <HAL_I2C_Master_Transmit_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2220      	movs	r2, #32
 800337c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800338c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e050      	b.n	8003442 <HAL_I2C_Master_Transmit_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033a4:	b2da      	uxtb	r2, r3
 80033a6:	8979      	ldrh	r1, [r7, #10]
 80033a8:	4b2c      	ldr	r3, [pc, #176]	; (800345c <HAL_I2C_Master_Transmit_DMA+0x1d8>)
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f001 fc72 	bl	8004c98 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	b29a      	uxth	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80033ce:	2110      	movs	r1, #16
 80033d0:	68f8      	ldr	r0, [r7, #12]
 80033d2:	f001 fc8f 	bl	8004cf4 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80033e4:	601a      	str	r2, [r3, #0]
 80033e6:	e029      	b.n	800343c <HAL_I2C_Master_Transmit_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2220      	movs	r2, #32
 80033ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033fc:	f043 0210 	orr.w	r2, r3, #16
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e018      	b.n	8003442 <HAL_I2C_Master_Transmit_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	4a13      	ldr	r2, [pc, #76]	; (8003460 <HAL_I2C_Master_Transmit_DMA+0x1dc>)
 8003414:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800341a:	b2da      	uxtb	r2, r3
 800341c:	8979      	ldrh	r1, [r7, #10]
 800341e:	4b0f      	ldr	r3, [pc, #60]	; (800345c <HAL_I2C_Master_Transmit_DMA+0x1d8>)
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	f001 fc36 	bl	8004c98 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003434:	2101      	movs	r1, #1
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f001 fc5c 	bl	8004cf4 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800343c:	2300      	movs	r3, #0
 800343e:	e000      	b.n	8003442 <HAL_I2C_Master_Transmit_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8003440:	2302      	movs	r3, #2
  }
}
 8003442:	4618      	mov	r0, r3
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	ffff0000 	.word	0xffff0000
 8003450:	08003b77 	.word	0x08003b77
 8003454:	080047e7 	.word	0x080047e7
 8003458:	08004913 	.word	0x08004913
 800345c:	80002000 	.word	0x80002000
 8003460:	08003721 	.word	0x08003721

08003464 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b088      	sub	sp, #32
 8003468:	af02      	add	r7, sp, #8
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	607a      	str	r2, [r7, #4]
 800346e:	461a      	mov	r2, r3
 8003470:	460b      	mov	r3, r1
 8003472:	817b      	strh	r3, [r7, #10]
 8003474:	4613      	mov	r3, r2
 8003476:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800347e:	b2db      	uxtb	r3, r3
 8003480:	2b20      	cmp	r3, #32
 8003482:	f040 80cd 	bne.w	8003620 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003490:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003494:	d101      	bne.n	800349a <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8003496:	2302      	movs	r3, #2
 8003498:	e0c3      	b.n	8003622 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d101      	bne.n	80034a8 <HAL_I2C_Master_Receive_DMA+0x44>
 80034a4:	2302      	movs	r3, #2
 80034a6:	e0bc      	b.n	8003622 <HAL_I2C_Master_Receive_DMA+0x1be>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2222      	movs	r2, #34	; 0x22
 80034b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2210      	movs	r2, #16
 80034bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	893a      	ldrh	r2, [r7, #8]
 80034d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	4a55      	ldr	r2, [pc, #340]	; (800362c <HAL_I2C_Master_Receive_DMA+0x1c8>)
 80034d6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	4a55      	ldr	r2, [pc, #340]	; (8003630 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 80034dc:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	2bff      	cmp	r3, #255	; 0xff
 80034e6:	d906      	bls.n	80034f6 <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	22ff      	movs	r2, #255	; 0xff
 80034ec:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80034ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034f2:	617b      	str	r3, [r7, #20]
 80034f4:	e007      	b.n	8003506 <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003500:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003504:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800350a:	2b00      	cmp	r3, #0
 800350c:	d070      	beq.n	80035f0 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003512:	2b00      	cmp	r3, #0
 8003514:	d020      	beq.n	8003558 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800351a:	4a46      	ldr	r2, [pc, #280]	; (8003634 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 800351c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003522:	4a45      	ldr	r2, [pc, #276]	; (8003638 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 8003524:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800352a:	2200      	movs	r2, #0
 800352c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003532:	2200      	movs	r2, #0
 8003534:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	3324      	adds	r3, #36	; 0x24
 8003540:	4619      	mov	r1, r3
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003548:	f7fe ffb6 	bl	80024b8 <HAL_DMA_Start_IT>
 800354c:	4603      	mov	r3, r0
 800354e:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003550:	7cfb      	ldrb	r3, [r7, #19]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d138      	bne.n	80035c8 <HAL_I2C_Master_Receive_DMA+0x164>
 8003556:	e013      	b.n	8003580 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2220      	movs	r2, #32
 800355c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800356c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e050      	b.n	8003622 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003584:	b2da      	uxtb	r2, r3
 8003586:	8979      	ldrh	r1, [r7, #10]
 8003588:	4b2c      	ldr	r3, [pc, #176]	; (800363c <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f001 fb82 	bl	8004c98 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003598:	b29a      	uxth	r2, r3
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80035ae:	2110      	movs	r1, #16
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f001 fb9f 	bl	8004cf4 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	e029      	b.n	800361c <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2220      	movs	r2, #32
 80035cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2200      	movs	r2, #0
 80035d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035dc:	f043 0210 	orr.w	r2, r3, #16
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e018      	b.n	8003622 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4a13      	ldr	r2, [pc, #76]	; (8003640 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 80035f4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035fa:	b2da      	uxtb	r2, r3
 80035fc:	8979      	ldrh	r1, [r7, #10]
 80035fe:	4b0f      	ldr	r3, [pc, #60]	; (800363c <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003606:	68f8      	ldr	r0, [r7, #12]
 8003608:	f001 fb46 	bl	8004c98 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003614:	2101      	movs	r1, #1
 8003616:	68f8      	ldr	r0, [r7, #12]
 8003618:	f001 fb6c 	bl	8004cf4 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800361c:	2300      	movs	r3, #0
 800361e:	e000      	b.n	8003622 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8003620:	2302      	movs	r3, #2
  }
}
 8003622:	4618      	mov	r0, r3
 8003624:	3718      	adds	r7, #24
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	ffff0000 	.word	0xffff0000
 8003630:	08003b77 	.word	0x08003b77
 8003634:	0800487d 	.word	0x0800487d
 8003638:	08004913 	.word	0x08004913
 800363c:	80002400 	.word	0x80002400
 8003640:	08003721 	.word	0x08003721

08003644 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003660:	2b00      	cmp	r3, #0
 8003662:	d005      	beq.n	8003670 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003668:	68ba      	ldr	r2, [r7, #8]
 800366a:	68f9      	ldr	r1, [r7, #12]
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	4798      	blx	r3
  }
}
 8003670:	bf00      	nop
 8003672:	3710      	adds	r7, #16
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}

08003678 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	460b      	mov	r3, r1
 80036aa:	70fb      	strb	r3, [r7, #3]
 80036ac:	4613      	mov	r3, r2
 80036ae:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80036b0:	bf00      	nop
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003700:	bf00      	nop
 8003702:	370c      	adds	r7, #12
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003714:	bf00      	nop
 8003716:	370c      	adds	r7, #12
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <I2C_Master_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b088      	sub	sp, #32
 8003724:	af02      	add	r7, sp, #8
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003736:	2b01      	cmp	r3, #1
 8003738:	d101      	bne.n	800373e <I2C_Master_ISR_IT+0x1e>
 800373a:	2302      	movs	r3, #2
 800373c:	e114      	b.n	8003968 <I2C_Master_ISR_IT+0x248>
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2201      	movs	r2, #1
 8003742:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	091b      	lsrs	r3, r3, #4
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b00      	cmp	r3, #0
 8003750:	d013      	beq.n	800377a <I2C_Master_ISR_IT+0x5a>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	091b      	lsrs	r3, r3, #4
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00d      	beq.n	800377a <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2210      	movs	r2, #16
 8003764:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800376a:	f043 0204 	orr.w	r2, r3, #4
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003772:	68f8      	ldr	r0, [r7, #12]
 8003774:	f001 f813 	bl	800479e <I2C_Flush_TXDR>
 8003778:	e0e1      	b.n	800393e <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	089b      	lsrs	r3, r3, #2
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b00      	cmp	r3, #0
 8003784:	d023      	beq.n	80037ce <I2C_Master_ISR_IT+0xae>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	089b      	lsrs	r3, r3, #2
 800378a:	f003 0301 	and.w	r3, r3, #1
 800378e:	2b00      	cmp	r3, #0
 8003790:	d01d      	beq.n	80037ce <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	f023 0304 	bic.w	r3, r3, #4
 8003798:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a4:	b2d2      	uxtb	r2, r2
 80037a6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ac:	1c5a      	adds	r2, r3, #1
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037b6:	3b01      	subs	r3, #1
 80037b8:	b29a      	uxth	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	3b01      	subs	r3, #1
 80037c6:	b29a      	uxth	r2, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037cc:	e0b7      	b.n	800393e <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	085b      	lsrs	r3, r3, #1
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d01e      	beq.n	8003818 <I2C_Master_ISR_IT+0xf8>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	085b      	lsrs	r3, r3, #1
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d018      	beq.n	8003818 <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ea:	781a      	ldrb	r2, [r3, #0]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f6:	1c5a      	adds	r2, r3, #1
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003800:	3b01      	subs	r3, #1
 8003802:	b29a      	uxth	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800380c:	b29b      	uxth	r3, r3
 800380e:	3b01      	subs	r3, #1
 8003810:	b29a      	uxth	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003816:	e092      	b.n	800393e <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	09db      	lsrs	r3, r3, #7
 800381c:	f003 0301 	and.w	r3, r3, #1
 8003820:	2b00      	cmp	r3, #0
 8003822:	d05d      	beq.n	80038e0 <I2C_Master_ISR_IT+0x1c0>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	099b      	lsrs	r3, r3, #6
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	2b00      	cmp	r3, #0
 800382e:	d057      	beq.n	80038e0 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003834:	b29b      	uxth	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	d040      	beq.n	80038bc <I2C_Master_ISR_IT+0x19c>
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800383e:	2b00      	cmp	r3, #0
 8003840:	d13c      	bne.n	80038bc <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	b29b      	uxth	r3, r3
 800384a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800384e:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003854:	b29b      	uxth	r3, r3
 8003856:	2bff      	cmp	r3, #255	; 0xff
 8003858:	d90e      	bls.n	8003878 <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	22ff      	movs	r2, #255	; 0xff
 800385e:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003864:	b2da      	uxtb	r2, r3
 8003866:	8a79      	ldrh	r1, [r7, #18]
 8003868:	2300      	movs	r3, #0
 800386a:	9300      	str	r3, [sp, #0]
 800386c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003870:	68f8      	ldr	r0, [r7, #12]
 8003872:	f001 fa11 	bl	8004c98 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003876:	e032      	b.n	80038de <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800387c:	b29a      	uxth	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003886:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800388a:	d00b      	beq.n	80038a4 <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003890:	b2da      	uxtb	r2, r3
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003896:	8a79      	ldrh	r1, [r7, #18]
 8003898:	2000      	movs	r0, #0
 800389a:	9000      	str	r0, [sp, #0]
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f001 f9fb 	bl	8004c98 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038a2:	e01c      	b.n	80038de <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038a8:	b2da      	uxtb	r2, r3
 80038aa:	8a79      	ldrh	r1, [r7, #18]
 80038ac:	2300      	movs	r3, #0
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038b4:	68f8      	ldr	r0, [r7, #12]
 80038b6:	f001 f9ef 	bl	8004c98 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038ba:	e010      	b.n	80038de <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038ca:	d003      	beq.n	80038d4 <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f000 fba9 	bl	8004024 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038d2:	e034      	b.n	800393e <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80038d4:	2140      	movs	r1, #64	; 0x40
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f000 fe6a 	bl	80045b0 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038dc:	e02f      	b.n	800393e <I2C_Master_ISR_IT+0x21e>
 80038de:	e02e      	b.n	800393e <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	099b      	lsrs	r3, r3, #6
 80038e4:	f003 0301 	and.w	r3, r3, #1
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d028      	beq.n	800393e <I2C_Master_ISR_IT+0x21e>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	099b      	lsrs	r3, r3, #6
 80038f0:	f003 0301 	and.w	r3, r3, #1
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d022      	beq.n	800393e <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d119      	bne.n	8003936 <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800390c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003910:	d015      	beq.n	800393e <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003916:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800391a:	d108      	bne.n	800392e <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	685a      	ldr	r2, [r3, #4]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800392a:	605a      	str	r2, [r3, #4]
 800392c:	e007      	b.n	800393e <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800392e:	68f8      	ldr	r0, [r7, #12]
 8003930:	f000 fb78 	bl	8004024 <I2C_ITMasterSeqCplt>
 8003934:	e003      	b.n	800393e <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003936:	2140      	movs	r1, #64	; 0x40
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 fe39 	bl	80045b0 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	095b      	lsrs	r3, r3, #5
 8003942:	f003 0301 	and.w	r3, r3, #1
 8003946:	2b00      	cmp	r3, #0
 8003948:	d009      	beq.n	800395e <I2C_Master_ISR_IT+0x23e>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	095b      	lsrs	r3, r3, #5
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	d003      	beq.n	800395e <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8003956:	6979      	ldr	r1, [r7, #20]
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f000 fbff 	bl	800415c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3718      	adds	r7, #24
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}

08003970 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b086      	sub	sp, #24
 8003974:	af00      	add	r7, sp, #0
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003980:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800398c:	2b01      	cmp	r3, #1
 800398e:	d101      	bne.n	8003994 <I2C_Slave_ISR_IT+0x24>
 8003990:	2302      	movs	r3, #2
 8003992:	e0ec      	b.n	8003b6e <I2C_Slave_ISR_IT+0x1fe>
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	095b      	lsrs	r3, r3, #5
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d009      	beq.n	80039bc <I2C_Slave_ISR_IT+0x4c>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	095b      	lsrs	r3, r3, #5
 80039ac:	f003 0301 	and.w	r3, r3, #1
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80039b4:	6939      	ldr	r1, [r7, #16]
 80039b6:	68f8      	ldr	r0, [r7, #12]
 80039b8:	f000 fc9a 	bl	80042f0 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	091b      	lsrs	r3, r3, #4
 80039c0:	f003 0301 	and.w	r3, r3, #1
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d04d      	beq.n	8003a64 <I2C_Slave_ISR_IT+0xf4>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	091b      	lsrs	r3, r3, #4
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d047      	beq.n	8003a64 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039d8:	b29b      	uxth	r3, r3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d128      	bne.n	8003a30 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	2b28      	cmp	r3, #40	; 0x28
 80039e8:	d108      	bne.n	80039fc <I2C_Slave_ISR_IT+0x8c>
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80039f0:	d104      	bne.n	80039fc <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80039f2:	6939      	ldr	r1, [r7, #16]
 80039f4:	68f8      	ldr	r0, [r7, #12]
 80039f6:	f000 fd85 	bl	8004504 <I2C_ITListenCplt>
 80039fa:	e032      	b.n	8003a62 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b29      	cmp	r3, #41	; 0x29
 8003a06:	d10e      	bne.n	8003a26 <I2C_Slave_ISR_IT+0xb6>
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a0e:	d00a      	beq.n	8003a26 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2210      	movs	r2, #16
 8003a16:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f000 fec0 	bl	800479e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003a1e:	68f8      	ldr	r0, [r7, #12]
 8003a20:	f000 fb3d 	bl	800409e <I2C_ITSlaveSeqCplt>
 8003a24:	e01d      	b.n	8003a62 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2210      	movs	r2, #16
 8003a2c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003a2e:	e096      	b.n	8003b5e <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2210      	movs	r2, #16
 8003a36:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a3c:	f043 0204 	orr.w	r2, r3, #4
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d004      	beq.n	8003a54 <I2C_Slave_ISR_IT+0xe4>
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a50:	f040 8085 	bne.w	8003b5e <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a58:	4619      	mov	r1, r3
 8003a5a:	68f8      	ldr	r0, [r7, #12]
 8003a5c:	f000 fda8 	bl	80045b0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003a60:	e07d      	b.n	8003b5e <I2C_Slave_ISR_IT+0x1ee>
 8003a62:	e07c      	b.n	8003b5e <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	089b      	lsrs	r3, r3, #2
 8003a68:	f003 0301 	and.w	r3, r3, #1
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d030      	beq.n	8003ad2 <I2C_Slave_ISR_IT+0x162>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	089b      	lsrs	r3, r3, #2
 8003a74:	f003 0301 	and.w	r3, r3, #1
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d02a      	beq.n	8003ad2 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d018      	beq.n	8003ab8 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a90:	b2d2      	uxtb	r2, r2
 8003a92:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a98:	1c5a      	adds	r2, r3, #1
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	b29a      	uxth	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	3b01      	subs	r3, #1
 8003ab2:	b29a      	uxth	r2, r3
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d14f      	bne.n	8003b62 <I2C_Slave_ISR_IT+0x1f2>
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ac8:	d04b      	beq.n	8003b62 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f000 fae7 	bl	800409e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003ad0:	e047      	b.n	8003b62 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	08db      	lsrs	r3, r3, #3
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d00a      	beq.n	8003af4 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	08db      	lsrs	r3, r3, #3
 8003ae2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d004      	beq.n	8003af4 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003aea:	6939      	ldr	r1, [r7, #16]
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	f000 fa15 	bl	8003f1c <I2C_ITAddrCplt>
 8003af2:	e037      	b.n	8003b64 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	085b      	lsrs	r3, r3, #1
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d031      	beq.n	8003b64 <I2C_Slave_ISR_IT+0x1f4>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	085b      	lsrs	r3, r3, #1
 8003b04:	f003 0301 	and.w	r3, r3, #1
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d02b      	beq.n	8003b64 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d018      	beq.n	8003b48 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1a:	781a      	ldrb	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b26:	1c5a      	adds	r2, r3, #1
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	3b01      	subs	r3, #1
 8003b34:	b29a      	uxth	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	b29a      	uxth	r2, r3
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	851a      	strh	r2, [r3, #40]	; 0x28
 8003b46:	e00d      	b.n	8003b64 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b4e:	d002      	beq.n	8003b56 <I2C_Slave_ISR_IT+0x1e6>
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d106      	bne.n	8003b64 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f000 faa1 	bl	800409e <I2C_ITSlaveSeqCplt>
 8003b5c:	e002      	b.n	8003b64 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8003b5e:	bf00      	nop
 8003b60:	e000      	b.n	8003b64 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8003b62:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3718      	adds	r7, #24
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b088      	sub	sp, #32
 8003b7a:	af02      	add	r7, sp, #8
 8003b7c:	60f8      	str	r0, [r7, #12]
 8003b7e:	60b9      	str	r1, [r7, #8]
 8003b80:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d101      	bne.n	8003b90 <I2C_Master_ISR_DMA+0x1a>
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	e0e1      	b.n	8003d54 <I2C_Master_ISR_DMA+0x1de>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	091b      	lsrs	r3, r3, #4
 8003b9c:	f003 0301 	and.w	r3, r3, #1
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d017      	beq.n	8003bd4 <I2C_Master_ISR_DMA+0x5e>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	091b      	lsrs	r3, r3, #4
 8003ba8:	f003 0301 	and.w	r3, r3, #1
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d011      	beq.n	8003bd4 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2210      	movs	r2, #16
 8003bb6:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bbc:	f043 0204 	orr.w	r2, r3, #4
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003bc4:	2120      	movs	r1, #32
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f001 f894 	bl	8004cf4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003bcc:	68f8      	ldr	r0, [r7, #12]
 8003bce:	f000 fde6 	bl	800479e <I2C_Flush_TXDR>
 8003bd2:	e0ba      	b.n	8003d4a <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	09db      	lsrs	r3, r3, #7
 8003bd8:	f003 0301 	and.w	r3, r3, #1
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d072      	beq.n	8003cc6 <I2C_Master_ISR_DMA+0x150>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	099b      	lsrs	r3, r3, #6
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d06c      	beq.n	8003cc6 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bfa:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d04e      	beq.n	8003ca4 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c12:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	2bff      	cmp	r3, #255	; 0xff
 8003c1c:	d906      	bls.n	8003c2c <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	22ff      	movs	r2, #255	; 0xff
 8003c22:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8003c24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c28:	617b      	str	r3, [r7, #20]
 8003c2a:	e010      	b.n	8003c4e <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c3a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003c3e:	d003      	beq.n	8003c48 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c44:	617b      	str	r3, [r7, #20]
 8003c46:	e002      	b.n	8003c4e <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8003c48:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c4c:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	8a79      	ldrh	r1, [r7, #18]
 8003c56:	2300      	movs	r3, #0
 8003c58:	9300      	str	r3, [sp, #0]
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	f001 f81b 	bl	8004c98 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c66:	b29a      	uxth	r2, r3
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	2b22      	cmp	r3, #34	; 0x22
 8003c7e:	d108      	bne.n	8003c92 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c8e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003c90:	e05b      	b.n	8003d4a <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ca0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003ca2:	e052      	b.n	8003d4a <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003cb2:	d003      	beq.n	8003cbc <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003cb4:	68f8      	ldr	r0, [r7, #12]
 8003cb6:	f000 f9b5 	bl	8004024 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8003cba:	e046      	b.n	8003d4a <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003cbc:	2140      	movs	r1, #64	; 0x40
 8003cbe:	68f8      	ldr	r0, [r7, #12]
 8003cc0:	f000 fc76 	bl	80045b0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003cc4:	e041      	b.n	8003d4a <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	099b      	lsrs	r3, r3, #6
 8003cca:	f003 0301 	and.w	r3, r3, #1
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d029      	beq.n	8003d26 <I2C_Master_ISR_DMA+0x1b0>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	099b      	lsrs	r3, r3, #6
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d023      	beq.n	8003d26 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d119      	bne.n	8003d1c <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cf2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003cf6:	d027      	beq.n	8003d48 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cfc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003d00:	d108      	bne.n	8003d14 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d10:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003d12:	e019      	b.n	8003d48 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f000 f985 	bl	8004024 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8003d1a:	e015      	b.n	8003d48 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003d1c:	2140      	movs	r1, #64	; 0x40
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	f000 fc46 	bl	80045b0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003d24:	e010      	b.n	8003d48 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	095b      	lsrs	r3, r3, #5
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00b      	beq.n	8003d4a <I2C_Master_ISR_DMA+0x1d4>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	095b      	lsrs	r3, r3, #5
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d005      	beq.n	8003d4a <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003d3e:	68b9      	ldr	r1, [r7, #8]
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f000 fa0b 	bl	800415c <I2C_ITMasterCplt>
 8003d46:	e000      	b.n	8003d4a <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8003d48:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003d52:	2300      	movs	r3, #0
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3718      	adds	r7, #24
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b088      	sub	sp, #32
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d6c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d101      	bne.n	8003d80 <I2C_Slave_ISR_DMA+0x24>
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	e0c9      	b.n	8003f14 <I2C_Slave_ISR_DMA+0x1b8>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	095b      	lsrs	r3, r3, #5
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d009      	beq.n	8003da8 <I2C_Slave_ISR_DMA+0x4c>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	095b      	lsrs	r3, r3, #5
 8003d98:	f003 0301 	and.w	r3, r3, #1
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d003      	beq.n	8003da8 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003da0:	68b9      	ldr	r1, [r7, #8]
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f000 faa4 	bl	80042f0 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	091b      	lsrs	r3, r3, #4
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	f000 809a 	beq.w	8003eea <I2C_Slave_ISR_DMA+0x18e>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	091b      	lsrs	r3, r3, #4
 8003dba:	f003 0301 	and.w	r3, r3, #1
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	f000 8093 	beq.w	8003eea <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	0b9b      	lsrs	r3, r3, #14
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d105      	bne.n	8003ddc <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	0bdb      	lsrs	r3, r3, #15
 8003dd4:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d07f      	beq.n	8003edc <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00d      	beq.n	8003e00 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	0bdb      	lsrs	r3, r3, #15
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d007      	beq.n	8003e00 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d101      	bne.n	8003e00 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d00d      	beq.n	8003e24 <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	0b9b      	lsrs	r3, r3, #14
 8003e0c:	f003 0301 	and.w	r3, r3, #1
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d007      	beq.n	8003e24 <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d101      	bne.n	8003e24 <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8003e20:	2301      	movs	r3, #1
 8003e22:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d128      	bne.n	8003e7c <I2C_Slave_ISR_DMA+0x120>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b28      	cmp	r3, #40	; 0x28
 8003e34:	d108      	bne.n	8003e48 <I2C_Slave_ISR_DMA+0xec>
 8003e36:	69bb      	ldr	r3, [r7, #24]
 8003e38:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e3c:	d104      	bne.n	8003e48 <I2C_Slave_ISR_DMA+0xec>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8003e3e:	68b9      	ldr	r1, [r7, #8]
 8003e40:	68f8      	ldr	r0, [r7, #12]
 8003e42:	f000 fb5f 	bl	8004504 <I2C_ITListenCplt>
 8003e46:	e048      	b.n	8003eda <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	2b29      	cmp	r3, #41	; 0x29
 8003e52:	d10e      	bne.n	8003e72 <I2C_Slave_ISR_DMA+0x116>
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e5a:	d00a      	beq.n	8003e72 <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2210      	movs	r2, #16
 8003e62:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003e64:	68f8      	ldr	r0, [r7, #12]
 8003e66:	f000 fc9a 	bl	800479e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003e6a:	68f8      	ldr	r0, [r7, #12]
 8003e6c:	f000 f917 	bl	800409e <I2C_ITSlaveSeqCplt>
 8003e70:	e033      	b.n	8003eda <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2210      	movs	r2, #16
 8003e78:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003e7a:	e034      	b.n	8003ee6 <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2210      	movs	r2, #16
 8003e82:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e88:	f043 0204 	orr.w	r2, r3, #4
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e96:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d003      	beq.n	8003ea6 <I2C_Slave_ISR_DMA+0x14a>
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ea4:	d11f      	bne.n	8003ee6 <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003ea6:	7dfb      	ldrb	r3, [r7, #23]
 8003ea8:	2b21      	cmp	r3, #33	; 0x21
 8003eaa:	d002      	beq.n	8003eb2 <I2C_Slave_ISR_DMA+0x156>
 8003eac:	7dfb      	ldrb	r3, [r7, #23]
 8003eae:	2b29      	cmp	r3, #41	; 0x29
 8003eb0:	d103      	bne.n	8003eba <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2221      	movs	r2, #33	; 0x21
 8003eb6:	631a      	str	r2, [r3, #48]	; 0x30
 8003eb8:	e008      	b.n	8003ecc <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003eba:	7dfb      	ldrb	r3, [r7, #23]
 8003ebc:	2b22      	cmp	r3, #34	; 0x22
 8003ebe:	d002      	beq.n	8003ec6 <I2C_Slave_ISR_DMA+0x16a>
 8003ec0:	7dfb      	ldrb	r3, [r7, #23]
 8003ec2:	2b2a      	cmp	r3, #42	; 0x2a
 8003ec4:	d102      	bne.n	8003ecc <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2222      	movs	r2, #34	; 0x22
 8003eca:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f000 fb6c 	bl	80045b0 <I2C_ITError>
      if (treatdmanack == 1U)
 8003ed8:	e005      	b.n	8003ee6 <I2C_Slave_ISR_DMA+0x18a>
 8003eda:	e004      	b.n	8003ee6 <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2210      	movs	r2, #16
 8003ee2:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003ee4:	e011      	b.n	8003f0a <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8003ee6:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003ee8:	e00f      	b.n	8003f0a <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	08db      	lsrs	r3, r3, #3
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d009      	beq.n	8003f0a <I2C_Slave_ISR_DMA+0x1ae>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	08db      	lsrs	r3, r3, #3
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d003      	beq.n	8003f0a <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8003f02:	68b9      	ldr	r1, [r7, #8]
 8003f04:	68f8      	ldr	r0, [r7, #12]
 8003f06:	f000 f809 	bl	8003f1c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3720      	adds	r7, #32
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003f32:	2b28      	cmp	r3, #40	; 0x28
 8003f34:	d16a      	bne.n	800400c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	0c1b      	lsrs	r3, r3, #16
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	0c1b      	lsrs	r3, r3, #16
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003f54:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f62:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003f70:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d138      	bne.n	8003fec <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8003f7a:	897b      	ldrh	r3, [r7, #10]
 8003f7c:	09db      	lsrs	r3, r3, #7
 8003f7e:	b29a      	uxth	r2, r3
 8003f80:	89bb      	ldrh	r3, [r7, #12]
 8003f82:	4053      	eors	r3, r2
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	f003 0306 	and.w	r3, r3, #6
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d11c      	bne.n	8003fc8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003f8e:	897b      	ldrh	r3, [r7, #10]
 8003f90:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f96:	1c5a      	adds	r2, r3, #1
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d13b      	bne.n	800401c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2208      	movs	r2, #8
 8003fb0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003fba:	89ba      	ldrh	r2, [r7, #12]
 8003fbc:	7bfb      	ldrb	r3, [r7, #15]
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f7ff fb6d 	bl	80036a0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003fc6:	e029      	b.n	800401c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003fc8:	893b      	ldrh	r3, [r7, #8]
 8003fca:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003fcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f000 fef3 	bl	8004dbc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003fde:	89ba      	ldrh	r2, [r7, #12]
 8003fe0:	7bfb      	ldrb	r3, [r7, #15]
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f7ff fb5b 	bl	80036a0 <HAL_I2C_AddrCallback>
}
 8003fea:	e017      	b.n	800401c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003fec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f000 fee3 	bl	8004dbc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003ffe:	89ba      	ldrh	r2, [r7, #12]
 8004000:	7bfb      	ldrb	r3, [r7, #15]
 8004002:	4619      	mov	r1, r3
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f7ff fb4b 	bl	80036a0 <HAL_I2C_AddrCallback>
}
 800400a:	e007      	b.n	800401c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2208      	movs	r2, #8
 8004012:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800401c:	bf00      	nop
 800401e:	3710      	adds	r7, #16
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}

08004024 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800403a:	b2db      	uxtb	r3, r3
 800403c:	2b21      	cmp	r3, #33	; 0x21
 800403e:	d115      	bne.n	800406c <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2220      	movs	r2, #32
 8004044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2211      	movs	r2, #17
 800404c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004054:	2101      	movs	r1, #1
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f000 feb0 	bl	8004dbc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f7fc fd0d 	bl	8000a84 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800406a:	e014      	b.n	8004096 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2220      	movs	r2, #32
 8004070:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2212      	movs	r2, #18
 8004078:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004080:	2102      	movs	r1, #2
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 fe9a 	bl	8004dbc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f7fc fd0b 	bl	8000aac <HAL_I2C_MasterRxCpltCallback>
}
 8004096:	bf00      	nop
 8004098:	3708      	adds	r7, #8
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}

0800409e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800409e:	b580      	push	{r7, lr}
 80040a0:	b084      	sub	sp, #16
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	0b9b      	lsrs	r3, r3, #14
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d008      	beq.n	80040d4 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80040d0:	601a      	str	r2, [r3, #0]
 80040d2:	e00d      	b.n	80040f0 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	0bdb      	lsrs	r3, r3, #15
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d007      	beq.n	80040f0 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040ee:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b29      	cmp	r3, #41	; 0x29
 80040fa:	d112      	bne.n	8004122 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2228      	movs	r2, #40	; 0x28
 8004100:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2221      	movs	r2, #33	; 0x21
 8004108:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800410a:	2101      	movs	r1, #1
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 fe55 	bl	8004dbc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7ff faac 	bl	8003678 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004120:	e017      	b.n	8004152 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b2a      	cmp	r3, #42	; 0x2a
 800412c:	d111      	bne.n	8004152 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2228      	movs	r2, #40	; 0x28
 8004132:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2222      	movs	r2, #34	; 0x22
 800413a:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800413c:	2102      	movs	r1, #2
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 fe3c 	bl	8004dbc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f7ff fa9d 	bl	800368c <HAL_I2C_SlaveRxCpltCallback>
}
 8004152:	bf00      	nop
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
	...

0800415c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b086      	sub	sp, #24
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2220      	movs	r2, #32
 8004170:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b21      	cmp	r3, #33	; 0x21
 800417c:	d107      	bne.n	800418e <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800417e:	2101      	movs	r1, #1
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 fe1b 	bl	8004dbc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2211      	movs	r2, #17
 800418a:	631a      	str	r2, [r3, #48]	; 0x30
 800418c:	e00c      	b.n	80041a8 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004194:	b2db      	uxtb	r3, r3
 8004196:	2b22      	cmp	r3, #34	; 0x22
 8004198:	d106      	bne.n	80041a8 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800419a:	2102      	movs	r1, #2
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 fe0d 	bl	8004dbc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2212      	movs	r2, #18
 80041a6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	6859      	ldr	r1, [r3, #4]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	4b4d      	ldr	r3, [pc, #308]	; (80042e8 <I2C_ITMasterCplt+0x18c>)
 80041b4:	400b      	ands	r3, r1
 80041b6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a4a      	ldr	r2, [pc, #296]	; (80042ec <I2C_ITMasterCplt+0x190>)
 80041c2:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	091b      	lsrs	r3, r3, #4
 80041c8:	f003 0301 	and.w	r3, r3, #1
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d009      	beq.n	80041e4 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2210      	movs	r2, #16
 80041d6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041dc:	f043 0204 	orr.w	r2, r3, #4
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b60      	cmp	r3, #96	; 0x60
 80041ee:	d10b      	bne.n	8004208 <I2C_ITMasterCplt+0xac>
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	089b      	lsrs	r3, r3, #2
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d005      	beq.n	8004208 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004202:	b2db      	uxtb	r3, r3
 8004204:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004206:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f000 fac8 	bl	800479e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004212:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800421a:	b2db      	uxtb	r3, r3
 800421c:	2b60      	cmp	r3, #96	; 0x60
 800421e:	d002      	beq.n	8004226 <I2C_ITMasterCplt+0xca>
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d006      	beq.n	8004234 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800422a:	4619      	mov	r1, r3
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f000 f9bf 	bl	80045b0 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004232:	e054      	b.n	80042de <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800423a:	b2db      	uxtb	r3, r3
 800423c:	2b21      	cmp	r3, #33	; 0x21
 800423e:	d124      	bne.n	800428a <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2220      	movs	r2, #32
 8004244:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b40      	cmp	r3, #64	; 0x40
 8004258:	d10b      	bne.n	8004272 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7ff fa30 	bl	80036d0 <HAL_I2C_MemTxCpltCallback>
}
 8004270:	e035      	b.n	80042de <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f7fc fbfe 	bl	8000a84 <HAL_I2C_MasterTxCpltCallback>
}
 8004288:	e029      	b.n	80042de <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b22      	cmp	r3, #34	; 0x22
 8004294:	d123      	bne.n	80042de <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2220      	movs	r2, #32
 800429a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b40      	cmp	r3, #64	; 0x40
 80042ae:	d10b      	bne.n	80042c8 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f7ff fa0f 	bl	80036e4 <HAL_I2C_MemRxCpltCallback>
}
 80042c6:	e00a      	b.n	80042de <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f7fc fbe7 	bl	8000aac <HAL_I2C_MasterRxCpltCallback>
}
 80042de:	bf00      	nop
 80042e0:	3718      	adds	r7, #24
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	fe00e800 	.word	0xfe00e800
 80042ec:	ffff0000 	.word	0xffff0000

080042f0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b086      	sub	sp, #24
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800430c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2220      	movs	r2, #32
 8004314:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004316:	7bfb      	ldrb	r3, [r7, #15]
 8004318:	2b21      	cmp	r3, #33	; 0x21
 800431a:	d002      	beq.n	8004322 <I2C_ITSlaveCplt+0x32>
 800431c:	7bfb      	ldrb	r3, [r7, #15]
 800431e:	2b29      	cmp	r3, #41	; 0x29
 8004320:	d108      	bne.n	8004334 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004322:	f248 0101 	movw	r1, #32769	; 0x8001
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 fd48 	bl	8004dbc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2221      	movs	r2, #33	; 0x21
 8004330:	631a      	str	r2, [r3, #48]	; 0x30
 8004332:	e00d      	b.n	8004350 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004334:	7bfb      	ldrb	r3, [r7, #15]
 8004336:	2b22      	cmp	r3, #34	; 0x22
 8004338:	d002      	beq.n	8004340 <I2C_ITSlaveCplt+0x50>
 800433a:	7bfb      	ldrb	r3, [r7, #15]
 800433c:	2b2a      	cmp	r3, #42	; 0x2a
 800433e:	d107      	bne.n	8004350 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004340:	f248 0102 	movw	r1, #32770	; 0x8002
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f000 fd39 	bl	8004dbc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2222      	movs	r2, #34	; 0x22
 800434e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	685a      	ldr	r2, [r3, #4]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800435e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	6859      	ldr	r1, [r3, #4]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	4b64      	ldr	r3, [pc, #400]	; (80044fc <I2C_ITSlaveCplt+0x20c>)
 800436c:	400b      	ands	r3, r1
 800436e:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 fa14 	bl	800479e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	0b9b      	lsrs	r3, r3, #14
 800437a:	f003 0301 	and.w	r3, r3, #1
 800437e:	2b00      	cmp	r3, #0
 8004380:	d013      	beq.n	80043aa <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004390:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004396:	2b00      	cmp	r3, #0
 8004398:	d020      	beq.n	80043dc <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80043a8:	e018      	b.n	80043dc <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	0bdb      	lsrs	r3, r3, #15
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d012      	beq.n	80043dc <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80043c4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d006      	beq.n	80043dc <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	b29a      	uxth	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	089b      	lsrs	r3, r3, #2
 80043e0:	f003 0301 	and.w	r3, r3, #1
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d020      	beq.n	800442a <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	f023 0304 	bic.w	r3, r3, #4
 80043ee:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fa:	b2d2      	uxtb	r2, r2
 80043fc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004402:	1c5a      	adds	r2, r3, #1
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800440c:	2b00      	cmp	r3, #0
 800440e:	d00c      	beq.n	800442a <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004414:	3b01      	subs	r3, #1
 8004416:	b29a      	uxth	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004420:	b29b      	uxth	r3, r3
 8004422:	3b01      	subs	r3, #1
 8004424:	b29a      	uxth	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800442e:	b29b      	uxth	r3, r3
 8004430:	2b00      	cmp	r3, #0
 8004432:	d005      	beq.n	8004440 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004438:	f043 0204 	orr.w	r2, r3, #4
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004452:	2b00      	cmp	r3, #0
 8004454:	d010      	beq.n	8004478 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800445a:	4619      	mov	r1, r3
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f000 f8a7 	bl	80045b0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004468:	b2db      	uxtb	r3, r3
 800446a:	2b28      	cmp	r3, #40	; 0x28
 800446c:	d141      	bne.n	80044f2 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800446e:	6979      	ldr	r1, [r7, #20]
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f000 f847 	bl	8004504 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004476:	e03c      	b.n	80044f2 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800447c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004480:	d014      	beq.n	80044ac <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f7ff fe0b 	bl	800409e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a1d      	ldr	r2, [pc, #116]	; (8004500 <I2C_ITSlaveCplt+0x210>)
 800448c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2220      	movs	r2, #32
 8004492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f7ff f909 	bl	80036bc <HAL_I2C_ListenCpltCallback>
}
 80044aa:	e022      	b.n	80044f2 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2b22      	cmp	r3, #34	; 0x22
 80044b6:	d10e      	bne.n	80044d6 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2220      	movs	r2, #32
 80044bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7ff f8dc 	bl	800368c <HAL_I2C_SlaveRxCpltCallback>
}
 80044d4:	e00d      	b.n	80044f2 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2220      	movs	r2, #32
 80044da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f7ff f8c3 	bl	8003678 <HAL_I2C_SlaveTxCpltCallback>
}
 80044f2:	bf00      	nop
 80044f4:	3718      	adds	r7, #24
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	fe00e800 	.word	0xfe00e800
 8004500:	ffff0000 	.word	0xffff0000

08004504 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a26      	ldr	r2, [pc, #152]	; (80045ac <I2C_ITListenCplt+0xa8>)
 8004512:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2220      	movs	r2, #32
 800451e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	089b      	lsrs	r3, r3, #2
 8004534:	f003 0301 	and.w	r3, r3, #1
 8004538:	2b00      	cmp	r3, #0
 800453a:	d022      	beq.n	8004582 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004546:	b2d2      	uxtb	r2, r2
 8004548:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800454e:	1c5a      	adds	r2, r3, #1
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004558:	2b00      	cmp	r3, #0
 800455a:	d012      	beq.n	8004582 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004560:	3b01      	subs	r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800456c:	b29b      	uxth	r3, r3
 800456e:	3b01      	subs	r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800457a:	f043 0204 	orr.w	r2, r3, #4
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004582:	f248 0103 	movw	r1, #32771	; 0x8003
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 fc18 	bl	8004dbc <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2210      	movs	r2, #16
 8004592:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f7ff f88d 	bl	80036bc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80045a2:	bf00      	nop
 80045a4:	3708      	adds	r7, #8
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	ffff0000 	.word	0xffff0000

080045b0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a5d      	ldr	r2, [pc, #372]	; (8004744 <I2C_ITError+0x194>)
 80045ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	431a      	orrs	r2, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80045e2:	7bfb      	ldrb	r3, [r7, #15]
 80045e4:	2b28      	cmp	r3, #40	; 0x28
 80045e6:	d005      	beq.n	80045f4 <I2C_ITError+0x44>
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
 80045ea:	2b29      	cmp	r3, #41	; 0x29
 80045ec:	d002      	beq.n	80045f4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80045ee:	7bfb      	ldrb	r3, [r7, #15]
 80045f0:	2b2a      	cmp	r3, #42	; 0x2a
 80045f2:	d10b      	bne.n	800460c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80045f4:	2103      	movs	r1, #3
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 fbe0 	bl	8004dbc <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2228      	movs	r2, #40	; 0x28
 8004600:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a50      	ldr	r2, [pc, #320]	; (8004748 <I2C_ITError+0x198>)
 8004608:	635a      	str	r2, [r3, #52]	; 0x34
 800460a:	e011      	b.n	8004630 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800460c:	f248 0103 	movw	r1, #32771	; 0x8003
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 fbd3 	bl	8004dbc <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b60      	cmp	r3, #96	; 0x60
 8004620:	d003      	beq.n	800462a <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2220      	movs	r2, #32
 8004626:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004634:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800463a:	2b00      	cmp	r3, #0
 800463c:	d039      	beq.n	80046b2 <I2C_ITError+0x102>
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	2b11      	cmp	r3, #17
 8004642:	d002      	beq.n	800464a <I2C_ITError+0x9a>
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	2b21      	cmp	r3, #33	; 0x21
 8004648:	d133      	bne.n	80046b2 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004654:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004658:	d107      	bne.n	800466a <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004668:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800466e:	4618      	mov	r0, r3
 8004670:	f7fe f872 	bl	8002758 <HAL_DMA_GetState>
 8004674:	4603      	mov	r3, r0
 8004676:	2b01      	cmp	r3, #1
 8004678:	d017      	beq.n	80046aa <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800467e:	4a33      	ldr	r2, [pc, #204]	; (800474c <I2C_ITError+0x19c>)
 8004680:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800468e:	4618      	mov	r0, r3
 8004690:	f7fd ff72 	bl	8002578 <HAL_DMA_Abort_IT>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d04d      	beq.n	8004736 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80046a4:	4610      	mov	r0, r2
 80046a6:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80046a8:	e045      	b.n	8004736 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f850 	bl	8004750 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80046b0:	e041      	b.n	8004736 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d039      	beq.n	800472e <I2C_ITError+0x17e>
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	2b12      	cmp	r3, #18
 80046be:	d002      	beq.n	80046c6 <I2C_ITError+0x116>
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	2b22      	cmp	r3, #34	; 0x22
 80046c4:	d133      	bne.n	800472e <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80046d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046d4:	d107      	bne.n	80046e6 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046e4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ea:	4618      	mov	r0, r3
 80046ec:	f7fe f834 	bl	8002758 <HAL_DMA_GetState>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d017      	beq.n	8004726 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046fa:	4a14      	ldr	r2, [pc, #80]	; (800474c <I2C_ITError+0x19c>)
 80046fc:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800470a:	4618      	mov	r0, r3
 800470c:	f7fd ff34 	bl	8002578 <HAL_DMA_Abort_IT>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d011      	beq.n	800473a <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800471a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800471c:	687a      	ldr	r2, [r7, #4]
 800471e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004720:	4610      	mov	r0, r2
 8004722:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004724:	e009      	b.n	800473a <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f812 	bl	8004750 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800472c:	e005      	b.n	800473a <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 f80e 	bl	8004750 <I2C_TreatErrorCallback>
  }
}
 8004734:	e002      	b.n	800473c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004736:	bf00      	nop
 8004738:	e000      	b.n	800473c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800473a:	bf00      	nop
}
 800473c:	bf00      	nop
 800473e:	3710      	adds	r7, #16
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	ffff0000 	.word	0xffff0000
 8004748:	08003971 	.word	0x08003971
 800474c:	08004941 	.word	0x08004941

08004750 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800475e:	b2db      	uxtb	r3, r3
 8004760:	2b60      	cmp	r3, #96	; 0x60
 8004762:	d10e      	bne.n	8004782 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2220      	movs	r2, #32
 8004768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f7fe ffc6 	bl	800370c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004780:	e009      	b.n	8004796 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f7fe ffb1 	bl	80036f8 <HAL_I2C_ErrorCallback>
}
 8004796:	bf00      	nop
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}

0800479e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800479e:	b480      	push	{r7}
 80047a0:	b083      	sub	sp, #12
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d103      	bne.n	80047bc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2200      	movs	r2, #0
 80047ba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	699b      	ldr	r3, [r3, #24]
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d007      	beq.n	80047da <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	699a      	ldr	r2, [r3, #24]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f042 0201 	orr.w	r2, r2, #1
 80047d8:	619a      	str	r2, [r3, #24]
  }
}
 80047da:	bf00      	nop
 80047dc:	370c      	adds	r7, #12
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr

080047e6 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80047e6:	b580      	push	{r7, lr}
 80047e8:	b084      	sub	sp, #16
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047f2:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004802:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004808:	b29b      	uxth	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d104      	bne.n	8004818 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800480e:	2120      	movs	r1, #32
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f000 fa6f 	bl	8004cf4 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8004816:	e02d      	b.n	8004874 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8004820:	441a      	add	r2, r3
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800482a:	b29b      	uxth	r3, r3
 800482c:	2bff      	cmp	r3, #255	; 0xff
 800482e:	d903      	bls.n	8004838 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	22ff      	movs	r2, #255	; 0xff
 8004834:	851a      	strh	r2, [r3, #40]	; 0x28
 8004836:	e004      	b.n	8004842 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800483c:	b29a      	uxth	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize) != HAL_OK)
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484a:	4619      	mov	r1, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	3328      	adds	r3, #40	; 0x28
 8004852:	461a      	mov	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004858:	f7fd fe2e 	bl	80024b8 <HAL_DMA_Start_IT>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d004      	beq.n	800486c <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004862:	2110      	movs	r1, #16
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f7ff fea3 	bl	80045b0 <I2C_ITError>
}
 800486a:	e003      	b.n	8004874 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800486c:	2140      	movs	r1, #64	; 0x40
 800486e:	68f8      	ldr	r0, [r7, #12]
 8004870:	f000 fa40 	bl	8004cf4 <I2C_Enable_IRQ>
}
 8004874:	bf00      	nop
 8004876:	3710      	adds	r7, #16
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}

0800487c <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004888:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004898:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800489e:	b29b      	uxth	r3, r3
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d104      	bne.n	80048ae <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80048a4:	2120      	movs	r1, #32
 80048a6:	68f8      	ldr	r0, [r7, #12]
 80048a8:	f000 fa24 	bl	8004cf4 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80048ac:	e02d      	b.n	800490a <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80048b6:	441a      	add	r2, r3
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	2bff      	cmp	r3, #255	; 0xff
 80048c4:	d903      	bls.n	80048ce <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	22ff      	movs	r2, #255	; 0xff
 80048ca:	851a      	strh	r2, [r3, #40]	; 0x28
 80048cc:	e004      	b.n	80048d8 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d2:	b29a      	uxth	r2, r3
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	3324      	adds	r3, #36	; 0x24
 80048e2:	4619      	mov	r1, r3
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e8:	461a      	mov	r2, r3
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ee:	f7fd fde3 	bl	80024b8 <HAL_DMA_Start_IT>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d004      	beq.n	8004902 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80048f8:	2110      	movs	r1, #16
 80048fa:	68f8      	ldr	r0, [r7, #12]
 80048fc:	f7ff fe58 	bl	80045b0 <I2C_ITError>
}
 8004900:	e003      	b.n	800490a <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8004902:	2140      	movs	r1, #64	; 0x40
 8004904:	68f8      	ldr	r0, [r7, #12]
 8004906:	f000 f9f5 	bl	8004cf4 <I2C_Enable_IRQ>
}
 800490a:	bf00      	nop
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004912:	b580      	push	{r7, lr}
 8004914:	b084      	sub	sp, #16
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800491e:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	685a      	ldr	r2, [r3, #4]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800492e:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004930:	2110      	movs	r1, #16
 8004932:	68f8      	ldr	r0, [r7, #12]
 8004934:	f7ff fe3c 	bl	80045b0 <I2C_ITError>
}
 8004938:	bf00      	nop
 800493a:	3710      	adds	r7, #16
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}

08004940 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b084      	sub	sp, #16
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800494c:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004952:	2b00      	cmp	r3, #0
 8004954:	d003      	beq.n	800495e <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800495a:	2200      	movs	r2, #0
 800495c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004962:	2b00      	cmp	r3, #0
 8004964:	d003      	beq.n	800496e <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800496a:	2200      	movs	r2, #0
 800496c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f7ff feee 	bl	8004750 <I2C_TreatErrorCallback>
}
 8004974:	bf00      	nop
 8004976:	3710      	adds	r7, #16
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	603b      	str	r3, [r7, #0]
 8004988:	4613      	mov	r3, r2
 800498a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800498c:	e022      	b.n	80049d4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004994:	d01e      	beq.n	80049d4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004996:	f7fd fa89 	bl	8001eac <HAL_GetTick>
 800499a:	4602      	mov	r2, r0
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	683a      	ldr	r2, [r7, #0]
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d302      	bcc.n	80049ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d113      	bne.n	80049d4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049b0:	f043 0220 	orr.w	r2, r3, #32
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2220      	movs	r2, #32
 80049bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2200      	movs	r2, #0
 80049c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e00f      	b.n	80049f4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	699a      	ldr	r2, [r3, #24]
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	4013      	ands	r3, r2
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	bf0c      	ite	eq
 80049e4:	2301      	moveq	r3, #1
 80049e6:	2300      	movne	r3, #0
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	461a      	mov	r2, r3
 80049ec:	79fb      	ldrb	r3, [r7, #7]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d0cd      	beq.n	800498e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80049f2:	2300      	movs	r3, #0
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3710      	adds	r7, #16
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a08:	e02c      	b.n	8004a64 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	68b9      	ldr	r1, [r7, #8]
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f000 f8dc 	bl	8004bcc <I2C_IsAcknowledgeFailed>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d001      	beq.n	8004a1e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e02a      	b.n	8004a74 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a24:	d01e      	beq.n	8004a64 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a26:	f7fd fa41 	bl	8001eac <HAL_GetTick>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	68ba      	ldr	r2, [r7, #8]
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d302      	bcc.n	8004a3c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d113      	bne.n	8004a64 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a40:	f043 0220 	orr.w	r2, r3, #32
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2220      	movs	r2, #32
 8004a4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e007      	b.n	8004a74 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	f003 0302 	and.w	r3, r3, #2
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d1cb      	bne.n	8004a0a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a72:	2300      	movs	r3, #0
}
 8004a74:	4618      	mov	r0, r3
 8004a76:	3710      	adds	r7, #16
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	60b9      	str	r1, [r7, #8]
 8004a86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a88:	e028      	b.n	8004adc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	68b9      	ldr	r1, [r7, #8]
 8004a8e:	68f8      	ldr	r0, [r7, #12]
 8004a90:	f000 f89c 	bl	8004bcc <I2C_IsAcknowledgeFailed>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d001      	beq.n	8004a9e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e026      	b.n	8004aec <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a9e:	f7fd fa05 	bl	8001eac <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	68ba      	ldr	r2, [r7, #8]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d302      	bcc.n	8004ab4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d113      	bne.n	8004adc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ab8:	f043 0220 	orr.w	r2, r3, #32
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e007      	b.n	8004aec <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	699b      	ldr	r3, [r3, #24]
 8004ae2:	f003 0320 	and.w	r3, r3, #32
 8004ae6:	2b20      	cmp	r3, #32
 8004ae8:	d1cf      	bne.n	8004a8a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b00:	e055      	b.n	8004bae <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	68b9      	ldr	r1, [r7, #8]
 8004b06:	68f8      	ldr	r0, [r7, #12]
 8004b08:	f000 f860 	bl	8004bcc <I2C_IsAcknowledgeFailed>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d001      	beq.n	8004b16 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e053      	b.n	8004bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	f003 0320 	and.w	r3, r3, #32
 8004b20:	2b20      	cmp	r3, #32
 8004b22:	d129      	bne.n	8004b78 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	699b      	ldr	r3, [r3, #24]
 8004b2a:	f003 0304 	and.w	r3, r3, #4
 8004b2e:	2b04      	cmp	r3, #4
 8004b30:	d105      	bne.n	8004b3e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d001      	beq.n	8004b3e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	e03f      	b.n	8004bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2220      	movs	r2, #32
 8004b44:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	6859      	ldr	r1, [r3, #4]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	4b1d      	ldr	r3, [pc, #116]	; (8004bc8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8004b52:	400b      	ands	r3, r1
 8004b54:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e022      	b.n	8004bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b78:	f7fd f998 	bl	8001eac <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	68ba      	ldr	r2, [r7, #8]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d302      	bcc.n	8004b8e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10f      	bne.n	8004bae <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b92:	f043 0220 	orr.w	r2, r3, #32
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e007      	b.n	8004bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	699b      	ldr	r3, [r3, #24]
 8004bb4:	f003 0304 	and.w	r3, r3, #4
 8004bb8:	2b04      	cmp	r3, #4
 8004bba:	d1a2      	bne.n	8004b02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3710      	adds	r7, #16
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	fe00e800 	.word	0xfe00e800

08004bcc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	699b      	ldr	r3, [r3, #24]
 8004bde:	f003 0310 	and.w	r3, r3, #16
 8004be2:	2b10      	cmp	r3, #16
 8004be4:	d151      	bne.n	8004c8a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004be6:	e022      	b.n	8004c2e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bee:	d01e      	beq.n	8004c2e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bf0:	f7fd f95c 	bl	8001eac <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	68ba      	ldr	r2, [r7, #8]
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d302      	bcc.n	8004c06 <I2C_IsAcknowledgeFailed+0x3a>
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d113      	bne.n	8004c2e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c0a:	f043 0220 	orr.w	r2, r3, #32
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2220      	movs	r2, #32
 8004c16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e02e      	b.n	8004c8c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	699b      	ldr	r3, [r3, #24]
 8004c34:	f003 0320 	and.w	r3, r3, #32
 8004c38:	2b20      	cmp	r3, #32
 8004c3a:	d1d5      	bne.n	8004be8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2210      	movs	r2, #16
 8004c42:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	2220      	movs	r2, #32
 8004c4a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004c4c:	68f8      	ldr	r0, [r7, #12]
 8004c4e:	f7ff fda6 	bl	800479e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	6859      	ldr	r1, [r3, #4]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	4b0d      	ldr	r3, [pc, #52]	; (8004c94 <I2C_IsAcknowledgeFailed+0xc8>)
 8004c5e:	400b      	ands	r3, r1
 8004c60:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c66:	f043 0204 	orr.w	r2, r3, #4
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2220      	movs	r2, #32
 8004c72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e000      	b.n	8004c8c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8004c8a:	2300      	movs	r3, #0
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3710      	adds	r7, #16
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	fe00e800 	.word	0xfe00e800

08004c98 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b085      	sub	sp, #20
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	60f8      	str	r0, [r7, #12]
 8004ca0:	607b      	str	r3, [r7, #4]
 8004ca2:	460b      	mov	r3, r1
 8004ca4:	817b      	strh	r3, [r7, #10]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685a      	ldr	r2, [r3, #4]
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	0d5b      	lsrs	r3, r3, #21
 8004cb4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004cb8:	4b0d      	ldr	r3, [pc, #52]	; (8004cf0 <I2C_TransferConfig+0x58>)
 8004cba:	430b      	orrs	r3, r1
 8004cbc:	43db      	mvns	r3, r3
 8004cbe:	ea02 0103 	and.w	r1, r2, r3
 8004cc2:	897b      	ldrh	r3, [r7, #10]
 8004cc4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004cc8:	7a7b      	ldrb	r3, [r7, #9]
 8004cca:	041b      	lsls	r3, r3, #16
 8004ccc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004cd0:	431a      	orrs	r2, r3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	431a      	orrs	r2, r3
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	431a      	orrs	r2, r3
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8004ce2:	bf00      	nop
 8004ce4:	3714      	adds	r7, #20
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	03ff63ff 	.word	0x03ff63ff

08004cf4 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b085      	sub	sp, #20
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	460b      	mov	r3, r1
 8004cfe:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004d00:	2300      	movs	r3, #0
 8004d02:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d08:	4a2a      	ldr	r2, [pc, #168]	; (8004db4 <I2C_Enable_IRQ+0xc0>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d004      	beq.n	8004d18 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8004d12:	4a29      	ldr	r2, [pc, #164]	; (8004db8 <I2C_Enable_IRQ+0xc4>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d11d      	bne.n	8004d54 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004d18:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	da03      	bge.n	8004d28 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004d26:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004d28:	887b      	ldrh	r3, [r7, #2]
 8004d2a:	2b10      	cmp	r3, #16
 8004d2c:	d103      	bne.n	8004d36 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004d34:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004d36:	887b      	ldrh	r3, [r7, #2]
 8004d38:	2b20      	cmp	r3, #32
 8004d3a:	d103      	bne.n	8004d44 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004d42:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004d44:	887b      	ldrh	r3, [r7, #2]
 8004d46:	2b40      	cmp	r3, #64	; 0x40
 8004d48:	d125      	bne.n	8004d96 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d50:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004d52:	e020      	b.n	8004d96 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004d54:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	da03      	bge.n	8004d64 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004d62:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004d64:	887b      	ldrh	r3, [r7, #2]
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d003      	beq.n	8004d76 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8004d74:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004d76:	887b      	ldrh	r3, [r7, #2]
 8004d78:	f003 0302 	and.w	r3, r3, #2
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d003      	beq.n	8004d88 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8004d86:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004d88:	887b      	ldrh	r3, [r7, #2]
 8004d8a:	2b20      	cmp	r3, #32
 8004d8c:	d103      	bne.n	8004d96 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f043 0320 	orr.w	r3, r3, #32
 8004d94:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	6819      	ldr	r1, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	430a      	orrs	r2, r1
 8004da4:	601a      	str	r2, [r3, #0]
}
 8004da6:	bf00      	nop
 8004da8:	3714      	adds	r7, #20
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	08003b77 	.word	0x08003b77
 8004db8:	08003d5d 	.word	0x08003d5d

08004dbc <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b085      	sub	sp, #20
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004dcc:	887b      	ldrh	r3, [r7, #2]
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00f      	beq.n	8004df6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8004ddc:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004dea:	2b28      	cmp	r3, #40	; 0x28
 8004dec:	d003      	beq.n	8004df6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004df4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004df6:	887b      	ldrh	r3, [r7, #2]
 8004df8:	f003 0302 	and.w	r3, r3, #2
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d00f      	beq.n	8004e20 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8004e06:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004e14:	2b28      	cmp	r3, #40	; 0x28
 8004e16:	d003      	beq.n	8004e20 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004e1e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004e20:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	da03      	bge.n	8004e30 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004e2e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004e30:	887b      	ldrh	r3, [r7, #2]
 8004e32:	2b10      	cmp	r3, #16
 8004e34:	d103      	bne.n	8004e3e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004e3c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004e3e:	887b      	ldrh	r3, [r7, #2]
 8004e40:	2b20      	cmp	r3, #32
 8004e42:	d103      	bne.n	8004e4c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f043 0320 	orr.w	r3, r3, #32
 8004e4a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004e4c:	887b      	ldrh	r3, [r7, #2]
 8004e4e:	2b40      	cmp	r3, #64	; 0x40
 8004e50:	d103      	bne.n	8004e5a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e58:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	6819      	ldr	r1, [r3, #0]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	43da      	mvns	r2, r3
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	400a      	ands	r2, r1
 8004e6a:	601a      	str	r2, [r3, #0]
}
 8004e6c:	bf00      	nop
 8004e6e:	3714      	adds	r7, #20
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b20      	cmp	r3, #32
 8004e8c:	d138      	bne.n	8004f00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d101      	bne.n	8004e9c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004e98:	2302      	movs	r3, #2
 8004e9a:	e032      	b.n	8004f02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2224      	movs	r2, #36	; 0x24
 8004ea8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f022 0201 	bic.w	r2, r2, #1
 8004eba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004eca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	6819      	ldr	r1, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	683a      	ldr	r2, [r7, #0]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f042 0201 	orr.w	r2, r2, #1
 8004eea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2220      	movs	r2, #32
 8004ef0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004efc:	2300      	movs	r3, #0
 8004efe:	e000      	b.n	8004f02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004f00:	2302      	movs	r3, #2
  }
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	370c      	adds	r7, #12
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr

08004f0e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004f0e:	b480      	push	{r7}
 8004f10:	b085      	sub	sp, #20
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	6078      	str	r0, [r7, #4]
 8004f16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	2b20      	cmp	r3, #32
 8004f22:	d139      	bne.n	8004f98 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d101      	bne.n	8004f32 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004f2e:	2302      	movs	r3, #2
 8004f30:	e033      	b.n	8004f9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2201      	movs	r2, #1
 8004f36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2224      	movs	r2, #36	; 0x24
 8004f3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f022 0201 	bic.w	r2, r2, #1
 8004f50:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004f60:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	021b      	lsls	r3, r3, #8
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f042 0201 	orr.w	r2, r2, #1
 8004f82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2220      	movs	r2, #32
 8004f88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004f94:	2300      	movs	r3, #0
 8004f96:	e000      	b.n	8004f9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004f98:	2302      	movs	r3, #2
  }
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3714      	adds	r7, #20
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004fa6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fa8:	b08f      	sub	sp, #60	; 0x3c
 8004faa:	af0a      	add	r7, sp, #40	; 0x28
 8004fac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d101      	bne.n	8004fb8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e116      	b.n	80051e6 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d106      	bne.n	8004fd8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f7fc fd92 	bl	8001afc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2203      	movs	r2, #3
 8004fdc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d102      	bne.n	8004ff2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f002 fb89 	bl	800770e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	603b      	str	r3, [r7, #0]
 8005002:	687e      	ldr	r6, [r7, #4]
 8005004:	466d      	mov	r5, sp
 8005006:	f106 0410 	add.w	r4, r6, #16
 800500a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800500c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800500e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005010:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005012:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005016:	e885 0003 	stmia.w	r5, {r0, r1}
 800501a:	1d33      	adds	r3, r6, #4
 800501c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800501e:	6838      	ldr	r0, [r7, #0]
 8005020:	f002 fb49 	bl	80076b6 <USB_CoreInit>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d005      	beq.n	8005036 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2202      	movs	r2, #2
 800502e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e0d7      	b.n	80051e6 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	2100      	movs	r1, #0
 800503c:	4618      	mov	r0, r3
 800503e:	f002 fb77 	bl	8007730 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005042:	2300      	movs	r3, #0
 8005044:	73fb      	strb	r3, [r7, #15]
 8005046:	e04a      	b.n	80050de <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005048:	7bfa      	ldrb	r2, [r7, #15]
 800504a:	6879      	ldr	r1, [r7, #4]
 800504c:	4613      	mov	r3, r2
 800504e:	00db      	lsls	r3, r3, #3
 8005050:	1a9b      	subs	r3, r3, r2
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	440b      	add	r3, r1
 8005056:	333d      	adds	r3, #61	; 0x3d
 8005058:	2201      	movs	r2, #1
 800505a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800505c:	7bfa      	ldrb	r2, [r7, #15]
 800505e:	6879      	ldr	r1, [r7, #4]
 8005060:	4613      	mov	r3, r2
 8005062:	00db      	lsls	r3, r3, #3
 8005064:	1a9b      	subs	r3, r3, r2
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	440b      	add	r3, r1
 800506a:	333c      	adds	r3, #60	; 0x3c
 800506c:	7bfa      	ldrb	r2, [r7, #15]
 800506e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005070:	7bfa      	ldrb	r2, [r7, #15]
 8005072:	7bfb      	ldrb	r3, [r7, #15]
 8005074:	b298      	uxth	r0, r3
 8005076:	6879      	ldr	r1, [r7, #4]
 8005078:	4613      	mov	r3, r2
 800507a:	00db      	lsls	r3, r3, #3
 800507c:	1a9b      	subs	r3, r3, r2
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	440b      	add	r3, r1
 8005082:	3342      	adds	r3, #66	; 0x42
 8005084:	4602      	mov	r2, r0
 8005086:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005088:	7bfa      	ldrb	r2, [r7, #15]
 800508a:	6879      	ldr	r1, [r7, #4]
 800508c:	4613      	mov	r3, r2
 800508e:	00db      	lsls	r3, r3, #3
 8005090:	1a9b      	subs	r3, r3, r2
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	440b      	add	r3, r1
 8005096:	333f      	adds	r3, #63	; 0x3f
 8005098:	2200      	movs	r2, #0
 800509a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800509c:	7bfa      	ldrb	r2, [r7, #15]
 800509e:	6879      	ldr	r1, [r7, #4]
 80050a0:	4613      	mov	r3, r2
 80050a2:	00db      	lsls	r3, r3, #3
 80050a4:	1a9b      	subs	r3, r3, r2
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	440b      	add	r3, r1
 80050aa:	3344      	adds	r3, #68	; 0x44
 80050ac:	2200      	movs	r2, #0
 80050ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80050b0:	7bfa      	ldrb	r2, [r7, #15]
 80050b2:	6879      	ldr	r1, [r7, #4]
 80050b4:	4613      	mov	r3, r2
 80050b6:	00db      	lsls	r3, r3, #3
 80050b8:	1a9b      	subs	r3, r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	440b      	add	r3, r1
 80050be:	3348      	adds	r3, #72	; 0x48
 80050c0:	2200      	movs	r2, #0
 80050c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80050c4:	7bfa      	ldrb	r2, [r7, #15]
 80050c6:	6879      	ldr	r1, [r7, #4]
 80050c8:	4613      	mov	r3, r2
 80050ca:	00db      	lsls	r3, r3, #3
 80050cc:	1a9b      	subs	r3, r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	440b      	add	r3, r1
 80050d2:	3350      	adds	r3, #80	; 0x50
 80050d4:	2200      	movs	r2, #0
 80050d6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050d8:	7bfb      	ldrb	r3, [r7, #15]
 80050da:	3301      	adds	r3, #1
 80050dc:	73fb      	strb	r3, [r7, #15]
 80050de:	7bfa      	ldrb	r2, [r7, #15]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d3af      	bcc.n	8005048 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050e8:	2300      	movs	r3, #0
 80050ea:	73fb      	strb	r3, [r7, #15]
 80050ec:	e044      	b.n	8005178 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80050ee:	7bfa      	ldrb	r2, [r7, #15]
 80050f0:	6879      	ldr	r1, [r7, #4]
 80050f2:	4613      	mov	r3, r2
 80050f4:	00db      	lsls	r3, r3, #3
 80050f6:	1a9b      	subs	r3, r3, r2
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	440b      	add	r3, r1
 80050fc:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005100:	2200      	movs	r2, #0
 8005102:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005104:	7bfa      	ldrb	r2, [r7, #15]
 8005106:	6879      	ldr	r1, [r7, #4]
 8005108:	4613      	mov	r3, r2
 800510a:	00db      	lsls	r3, r3, #3
 800510c:	1a9b      	subs	r3, r3, r2
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	440b      	add	r3, r1
 8005112:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8005116:	7bfa      	ldrb	r2, [r7, #15]
 8005118:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800511a:	7bfa      	ldrb	r2, [r7, #15]
 800511c:	6879      	ldr	r1, [r7, #4]
 800511e:	4613      	mov	r3, r2
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	1a9b      	subs	r3, r3, r2
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	440b      	add	r3, r1
 8005128:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800512c:	2200      	movs	r2, #0
 800512e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005130:	7bfa      	ldrb	r2, [r7, #15]
 8005132:	6879      	ldr	r1, [r7, #4]
 8005134:	4613      	mov	r3, r2
 8005136:	00db      	lsls	r3, r3, #3
 8005138:	1a9b      	subs	r3, r3, r2
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	440b      	add	r3, r1
 800513e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005142:	2200      	movs	r2, #0
 8005144:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005146:	7bfa      	ldrb	r2, [r7, #15]
 8005148:	6879      	ldr	r1, [r7, #4]
 800514a:	4613      	mov	r3, r2
 800514c:	00db      	lsls	r3, r3, #3
 800514e:	1a9b      	subs	r3, r3, r2
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	440b      	add	r3, r1
 8005154:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005158:	2200      	movs	r2, #0
 800515a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800515c:	7bfa      	ldrb	r2, [r7, #15]
 800515e:	6879      	ldr	r1, [r7, #4]
 8005160:	4613      	mov	r3, r2
 8005162:	00db      	lsls	r3, r3, #3
 8005164:	1a9b      	subs	r3, r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	440b      	add	r3, r1
 800516a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800516e:	2200      	movs	r2, #0
 8005170:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005172:	7bfb      	ldrb	r3, [r7, #15]
 8005174:	3301      	adds	r3, #1
 8005176:	73fb      	strb	r3, [r7, #15]
 8005178:	7bfa      	ldrb	r2, [r7, #15]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	429a      	cmp	r2, r3
 8005180:	d3b5      	bcc.n	80050ee <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	603b      	str	r3, [r7, #0]
 8005188:	687e      	ldr	r6, [r7, #4]
 800518a:	466d      	mov	r5, sp
 800518c:	f106 0410 	add.w	r4, r6, #16
 8005190:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005192:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005194:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005196:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005198:	e894 0003 	ldmia.w	r4, {r0, r1}
 800519c:	e885 0003 	stmia.w	r5, {r0, r1}
 80051a0:	1d33      	adds	r3, r6, #4
 80051a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051a4:	6838      	ldr	r0, [r7, #0]
 80051a6:	f002 faed 	bl	8007784 <USB_DevInit>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d005      	beq.n	80051bc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2202      	movs	r2, #2
 80051b4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e014      	b.n	80051e6 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d102      	bne.n	80051da <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f000 f80a 	bl	80051ee <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4618      	mov	r0, r3
 80051e0:	f002 fc7d 	bl	8007ade <USB_DevDisconnect>

  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3714      	adds	r7, #20
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

080051ee <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80051ee:	b480      	push	{r7}
 80051f0:	b085      	sub	sp, #20
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	699b      	ldr	r3, [r3, #24]
 8005210:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800521c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005220:	f043 0303 	orr.w	r3, r3, #3
 8005224:	68fa      	ldr	r2, [r7, #12]
 8005226:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8005228:	2300      	movs	r3, #0
}
 800522a:	4618      	mov	r0, r3
 800522c:	3714      	adds	r7, #20
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr
	...

08005238 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005238:	b480      	push	{r7}
 800523a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800523c:	4b05      	ldr	r3, [pc, #20]	; (8005254 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a04      	ldr	r2, [pc, #16]	; (8005254 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005242:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005246:	6013      	str	r3, [r2, #0]
}
 8005248:	bf00      	nop
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	40007000 	.word	0x40007000

08005258 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005258:	b480      	push	{r7}
 800525a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800525c:	4b04      	ldr	r3, [pc, #16]	; (8005270 <HAL_PWREx_GetVoltageRange+0x18>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005264:	4618      	mov	r0, r3
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	40007000 	.word	0x40007000

08005274 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005274:	b480      	push	{r7}
 8005276:	b085      	sub	sp, #20
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005282:	d130      	bne.n	80052e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005284:	4b23      	ldr	r3, [pc, #140]	; (8005314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800528c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005290:	d038      	beq.n	8005304 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005292:	4b20      	ldr	r3, [pc, #128]	; (8005314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800529a:	4a1e      	ldr	r2, [pc, #120]	; (8005314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800529c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80052a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80052a2:	4b1d      	ldr	r3, [pc, #116]	; (8005318 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2232      	movs	r2, #50	; 0x32
 80052a8:	fb02 f303 	mul.w	r3, r2, r3
 80052ac:	4a1b      	ldr	r2, [pc, #108]	; (800531c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80052ae:	fba2 2303 	umull	r2, r3, r2, r3
 80052b2:	0c9b      	lsrs	r3, r3, #18
 80052b4:	3301      	adds	r3, #1
 80052b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052b8:	e002      	b.n	80052c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	3b01      	subs	r3, #1
 80052be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052c0:	4b14      	ldr	r3, [pc, #80]	; (8005314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052c2:	695b      	ldr	r3, [r3, #20]
 80052c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052cc:	d102      	bne.n	80052d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d1f2      	bne.n	80052ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80052d4:	4b0f      	ldr	r3, [pc, #60]	; (8005314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052e0:	d110      	bne.n	8005304 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80052e2:	2303      	movs	r3, #3
 80052e4:	e00f      	b.n	8005306 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80052e6:	4b0b      	ldr	r3, [pc, #44]	; (8005314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80052ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052f2:	d007      	beq.n	8005304 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80052f4:	4b07      	ldr	r3, [pc, #28]	; (8005314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80052fc:	4a05      	ldr	r2, [pc, #20]	; (8005314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80052fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005302:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3714      	adds	r7, #20
 800530a:	46bd      	mov	sp, r7
 800530c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005310:	4770      	bx	lr
 8005312:	bf00      	nop
 8005314:	40007000 	.word	0x40007000
 8005318:	20000004 	.word	0x20000004
 800531c:	431bde83 	.word	0x431bde83

08005320 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8005320:	b480      	push	{r7}
 8005322:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8005324:	4b05      	ldr	r3, [pc, #20]	; (800533c <HAL_PWREx_EnableVddUSB+0x1c>)
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	4a04      	ldr	r2, [pc, #16]	; (800533c <HAL_PWREx_EnableVddUSB+0x1c>)
 800532a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800532e:	6053      	str	r3, [r2, #4]
}
 8005330:	bf00      	nop
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop
 800533c:	40007000 	.word	0x40007000

08005340 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b086      	sub	sp, #24
 8005344:	af02      	add	r7, sp, #8
 8005346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005348:	f7fc fdb0 	bl	8001eac <HAL_GetTick>
 800534c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d101      	bne.n	8005358 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e063      	b.n	8005420 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800535e:	b2db      	uxtb	r3, r3
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10b      	bne.n	800537c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f7fc fac7 	bl	8001900 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8005372:	f241 3188 	movw	r1, #5000	; 0x1388
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 f858 	bl	800542c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	3b01      	subs	r3, #1
 800538c:	021a      	lsls	r2, r3, #8
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	430a      	orrs	r2, r1
 8005394:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800539a:	9300      	str	r3, [sp, #0]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2200      	movs	r2, #0
 80053a0:	2120      	movs	r1, #32
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 f850 	bl	8005448 <QSPI_WaitFlagStateUntilTimeout>
 80053a8:	4603      	mov	r3, r0
 80053aa:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80053ac:	7afb      	ldrb	r3, [r7, #11]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d131      	bne.n	8005416 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80053bc:	f023 0310 	bic.w	r3, r3, #16
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	6852      	ldr	r2, [r2, #4]
 80053c4:	0611      	lsls	r1, r2, #24
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	68d2      	ldr	r2, [r2, #12]
 80053ca:	4311      	orrs	r1, r2
 80053cc:	687a      	ldr	r2, [r7, #4]
 80053ce:	6812      	ldr	r2, [r2, #0]
 80053d0:	430b      	orrs	r3, r1
 80053d2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	685a      	ldr	r2, [r3, #4]
 80053da:	4b13      	ldr	r3, [pc, #76]	; (8005428 <HAL_QSPI_Init+0xe8>)
 80053dc:	4013      	ands	r3, r2
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	6912      	ldr	r2, [r2, #16]
 80053e2:	0411      	lsls	r1, r2, #16
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	6952      	ldr	r2, [r2, #20]
 80053e8:	4311      	orrs	r1, r2
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	6992      	ldr	r2, [r2, #24]
 80053ee:	4311      	orrs	r1, r2
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	6812      	ldr	r2, [r2, #0]
 80053f4:	430b      	orrs	r3, r1
 80053f6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f042 0201 	orr.w	r2, r2, #1
 8005406:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2201      	movs	r2, #1
 8005412:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800541e:	7afb      	ldrb	r3, [r7, #11]
}
 8005420:	4618      	mov	r0, r3
 8005422:	3710      	adds	r7, #16
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}
 8005428:	ffe0f8fe 	.word	0xffe0f8fe

0800542c <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800542c:	b480      	push	{r7}
 800542e:	b083      	sub	sp, #12
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	683a      	ldr	r2, [r7, #0]
 800543a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800543c:	bf00      	nop
 800543e:	370c      	adds	r7, #12
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	603b      	str	r3, [r7, #0]
 8005454:	4613      	mov	r3, r2
 8005456:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005458:	e01a      	b.n	8005490 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800545a:	69bb      	ldr	r3, [r7, #24]
 800545c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005460:	d016      	beq.n	8005490 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005462:	f7fc fd23 	bl	8001eac <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	69ba      	ldr	r2, [r7, #24]
 800546e:	429a      	cmp	r2, r3
 8005470:	d302      	bcc.n	8005478 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8005472:	69bb      	ldr	r3, [r7, #24]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d10b      	bne.n	8005490 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2204      	movs	r2, #4
 800547c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005484:	f043 0201 	orr.w	r2, r3, #1
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	e00e      	b.n	80054ae <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	689a      	ldr	r2, [r3, #8]
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	4013      	ands	r3, r2
 800549a:	2b00      	cmp	r3, #0
 800549c:	bf14      	ite	ne
 800549e:	2301      	movne	r3, #1
 80054a0:	2300      	moveq	r3, #0
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	461a      	mov	r2, r3
 80054a6:	79fb      	ldrb	r3, [r7, #7]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d1d6      	bne.n	800545a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
	...

080054b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b088      	sub	sp, #32
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e3d4      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054ca:	4ba1      	ldr	r3, [pc, #644]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	f003 030c 	and.w	r3, r3, #12
 80054d2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054d4:	4b9e      	ldr	r3, [pc, #632]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	f003 0303 	and.w	r3, r3, #3
 80054dc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f003 0310 	and.w	r3, r3, #16
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 80e4 	beq.w	80056b4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d007      	beq.n	8005502 <HAL_RCC_OscConfig+0x4a>
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	2b0c      	cmp	r3, #12
 80054f6:	f040 808b 	bne.w	8005610 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	f040 8087 	bne.w	8005610 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005502:	4b93      	ldr	r3, [pc, #588]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 0302 	and.w	r3, r3, #2
 800550a:	2b00      	cmp	r3, #0
 800550c:	d005      	beq.n	800551a <HAL_RCC_OscConfig+0x62>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d101      	bne.n	800551a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e3ac      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a1a      	ldr	r2, [r3, #32]
 800551e:	4b8c      	ldr	r3, [pc, #560]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 0308 	and.w	r3, r3, #8
 8005526:	2b00      	cmp	r3, #0
 8005528:	d004      	beq.n	8005534 <HAL_RCC_OscConfig+0x7c>
 800552a:	4b89      	ldr	r3, [pc, #548]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005532:	e005      	b.n	8005540 <HAL_RCC_OscConfig+0x88>
 8005534:	4b86      	ldr	r3, [pc, #536]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005536:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800553a:	091b      	lsrs	r3, r3, #4
 800553c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005540:	4293      	cmp	r3, r2
 8005542:	d223      	bcs.n	800558c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a1b      	ldr	r3, [r3, #32]
 8005548:	4618      	mov	r0, r3
 800554a:	f000 fd41 	bl	8005fd0 <RCC_SetFlashLatencyFromMSIRange>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d001      	beq.n	8005558 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e38d      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005558:	4b7d      	ldr	r3, [pc, #500]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a7c      	ldr	r2, [pc, #496]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 800555e:	f043 0308 	orr.w	r3, r3, #8
 8005562:	6013      	str	r3, [r2, #0]
 8005564:	4b7a      	ldr	r3, [pc, #488]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a1b      	ldr	r3, [r3, #32]
 8005570:	4977      	ldr	r1, [pc, #476]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005572:	4313      	orrs	r3, r2
 8005574:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005576:	4b76      	ldr	r3, [pc, #472]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	69db      	ldr	r3, [r3, #28]
 8005582:	021b      	lsls	r3, r3, #8
 8005584:	4972      	ldr	r1, [pc, #456]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005586:	4313      	orrs	r3, r2
 8005588:	604b      	str	r3, [r1, #4]
 800558a:	e025      	b.n	80055d8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800558c:	4b70      	ldr	r3, [pc, #448]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a6f      	ldr	r2, [pc, #444]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005592:	f043 0308 	orr.w	r3, r3, #8
 8005596:	6013      	str	r3, [r2, #0]
 8005598:	4b6d      	ldr	r3, [pc, #436]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a1b      	ldr	r3, [r3, #32]
 80055a4:	496a      	ldr	r1, [pc, #424]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055aa:	4b69      	ldr	r3, [pc, #420]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	69db      	ldr	r3, [r3, #28]
 80055b6:	021b      	lsls	r3, r3, #8
 80055b8:	4965      	ldr	r1, [pc, #404]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80055be:	69bb      	ldr	r3, [r7, #24]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d109      	bne.n	80055d8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a1b      	ldr	r3, [r3, #32]
 80055c8:	4618      	mov	r0, r3
 80055ca:	f000 fd01 	bl	8005fd0 <RCC_SetFlashLatencyFromMSIRange>
 80055ce:	4603      	mov	r3, r0
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d001      	beq.n	80055d8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e34d      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80055d8:	f000 fc36 	bl	8005e48 <HAL_RCC_GetSysClockFreq>
 80055dc:	4602      	mov	r2, r0
 80055de:	4b5c      	ldr	r3, [pc, #368]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	091b      	lsrs	r3, r3, #4
 80055e4:	f003 030f 	and.w	r3, r3, #15
 80055e8:	495a      	ldr	r1, [pc, #360]	; (8005754 <HAL_RCC_OscConfig+0x29c>)
 80055ea:	5ccb      	ldrb	r3, [r1, r3]
 80055ec:	f003 031f 	and.w	r3, r3, #31
 80055f0:	fa22 f303 	lsr.w	r3, r2, r3
 80055f4:	4a58      	ldr	r2, [pc, #352]	; (8005758 <HAL_RCC_OscConfig+0x2a0>)
 80055f6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80055f8:	4b58      	ldr	r3, [pc, #352]	; (800575c <HAL_RCC_OscConfig+0x2a4>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4618      	mov	r0, r3
 80055fe:	f7fc fc05 	bl	8001e0c <HAL_InitTick>
 8005602:	4603      	mov	r3, r0
 8005604:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005606:	7bfb      	ldrb	r3, [r7, #15]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d052      	beq.n	80056b2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800560c:	7bfb      	ldrb	r3, [r7, #15]
 800560e:	e331      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	699b      	ldr	r3, [r3, #24]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d032      	beq.n	800567e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005618:	4b4d      	ldr	r3, [pc, #308]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a4c      	ldr	r2, [pc, #304]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 800561e:	f043 0301 	orr.w	r3, r3, #1
 8005622:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005624:	f7fc fc42 	bl	8001eac <HAL_GetTick>
 8005628:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800562a:	e008      	b.n	800563e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800562c:	f7fc fc3e 	bl	8001eac <HAL_GetTick>
 8005630:	4602      	mov	r2, r0
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	2b02      	cmp	r3, #2
 8005638:	d901      	bls.n	800563e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800563a:	2303      	movs	r3, #3
 800563c:	e31a      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800563e:	4b44      	ldr	r3, [pc, #272]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	2b00      	cmp	r3, #0
 8005648:	d0f0      	beq.n	800562c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800564a:	4b41      	ldr	r3, [pc, #260]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a40      	ldr	r2, [pc, #256]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005650:	f043 0308 	orr.w	r3, r3, #8
 8005654:	6013      	str	r3, [r2, #0]
 8005656:	4b3e      	ldr	r3, [pc, #248]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a1b      	ldr	r3, [r3, #32]
 8005662:	493b      	ldr	r1, [pc, #236]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005664:	4313      	orrs	r3, r2
 8005666:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005668:	4b39      	ldr	r3, [pc, #228]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	69db      	ldr	r3, [r3, #28]
 8005674:	021b      	lsls	r3, r3, #8
 8005676:	4936      	ldr	r1, [pc, #216]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005678:	4313      	orrs	r3, r2
 800567a:	604b      	str	r3, [r1, #4]
 800567c:	e01a      	b.n	80056b4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800567e:	4b34      	ldr	r3, [pc, #208]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a33      	ldr	r2, [pc, #204]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005684:	f023 0301 	bic.w	r3, r3, #1
 8005688:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800568a:	f7fc fc0f 	bl	8001eac <HAL_GetTick>
 800568e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005690:	e008      	b.n	80056a4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005692:	f7fc fc0b 	bl	8001eac <HAL_GetTick>
 8005696:	4602      	mov	r2, r0
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	2b02      	cmp	r3, #2
 800569e:	d901      	bls.n	80056a4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80056a0:	2303      	movs	r3, #3
 80056a2:	e2e7      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80056a4:	4b2a      	ldr	r3, [pc, #168]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0302 	and.w	r3, r3, #2
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d1f0      	bne.n	8005692 <HAL_RCC_OscConfig+0x1da>
 80056b0:	e000      	b.n	80056b4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80056b2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0301 	and.w	r3, r3, #1
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d074      	beq.n	80057aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	2b08      	cmp	r3, #8
 80056c4:	d005      	beq.n	80056d2 <HAL_RCC_OscConfig+0x21a>
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	2b0c      	cmp	r3, #12
 80056ca:	d10e      	bne.n	80056ea <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	2b03      	cmp	r3, #3
 80056d0:	d10b      	bne.n	80056ea <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056d2:	4b1f      	ldr	r3, [pc, #124]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d064      	beq.n	80057a8 <HAL_RCC_OscConfig+0x2f0>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d160      	bne.n	80057a8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e2c4      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056f2:	d106      	bne.n	8005702 <HAL_RCC_OscConfig+0x24a>
 80056f4:	4b16      	ldr	r3, [pc, #88]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a15      	ldr	r2, [pc, #84]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 80056fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056fe:	6013      	str	r3, [r2, #0]
 8005700:	e01d      	b.n	800573e <HAL_RCC_OscConfig+0x286>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800570a:	d10c      	bne.n	8005726 <HAL_RCC_OscConfig+0x26e>
 800570c:	4b10      	ldr	r3, [pc, #64]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a0f      	ldr	r2, [pc, #60]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005712:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005716:	6013      	str	r3, [r2, #0]
 8005718:	4b0d      	ldr	r3, [pc, #52]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a0c      	ldr	r2, [pc, #48]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 800571e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005722:	6013      	str	r3, [r2, #0]
 8005724:	e00b      	b.n	800573e <HAL_RCC_OscConfig+0x286>
 8005726:	4b0a      	ldr	r3, [pc, #40]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a09      	ldr	r2, [pc, #36]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 800572c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005730:	6013      	str	r3, [r2, #0]
 8005732:	4b07      	ldr	r3, [pc, #28]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a06      	ldr	r2, [pc, #24]	; (8005750 <HAL_RCC_OscConfig+0x298>)
 8005738:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800573c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d01c      	beq.n	8005780 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005746:	f7fc fbb1 	bl	8001eac <HAL_GetTick>
 800574a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800574c:	e011      	b.n	8005772 <HAL_RCC_OscConfig+0x2ba>
 800574e:	bf00      	nop
 8005750:	40021000 	.word	0x40021000
 8005754:	08008af4 	.word	0x08008af4
 8005758:	20000004 	.word	0x20000004
 800575c:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005760:	f7fc fba4 	bl	8001eac <HAL_GetTick>
 8005764:	4602      	mov	r2, r0
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	2b64      	cmp	r3, #100	; 0x64
 800576c:	d901      	bls.n	8005772 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	e280      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005772:	4baf      	ldr	r3, [pc, #700]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800577a:	2b00      	cmp	r3, #0
 800577c:	d0f0      	beq.n	8005760 <HAL_RCC_OscConfig+0x2a8>
 800577e:	e014      	b.n	80057aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005780:	f7fc fb94 	bl	8001eac <HAL_GetTick>
 8005784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005786:	e008      	b.n	800579a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005788:	f7fc fb90 	bl	8001eac <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	2b64      	cmp	r3, #100	; 0x64
 8005794:	d901      	bls.n	800579a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e26c      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800579a:	4ba5      	ldr	r3, [pc, #660]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1f0      	bne.n	8005788 <HAL_RCC_OscConfig+0x2d0>
 80057a6:	e000      	b.n	80057aa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0302 	and.w	r3, r3, #2
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d060      	beq.n	8005878 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80057b6:	69bb      	ldr	r3, [r7, #24]
 80057b8:	2b04      	cmp	r3, #4
 80057ba:	d005      	beq.n	80057c8 <HAL_RCC_OscConfig+0x310>
 80057bc:	69bb      	ldr	r3, [r7, #24]
 80057be:	2b0c      	cmp	r3, #12
 80057c0:	d119      	bne.n	80057f6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	2b02      	cmp	r3, #2
 80057c6:	d116      	bne.n	80057f6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057c8:	4b99      	ldr	r3, [pc, #612]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d005      	beq.n	80057e0 <HAL_RCC_OscConfig+0x328>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d101      	bne.n	80057e0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e249      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e0:	4b93      	ldr	r3, [pc, #588]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	061b      	lsls	r3, r3, #24
 80057ee:	4990      	ldr	r1, [pc, #576]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80057f0:	4313      	orrs	r3, r2
 80057f2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057f4:	e040      	b.n	8005878 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d023      	beq.n	8005846 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057fe:	4b8c      	ldr	r3, [pc, #560]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a8b      	ldr	r2, [pc, #556]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 8005804:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005808:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800580a:	f7fc fb4f 	bl	8001eac <HAL_GetTick>
 800580e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005810:	e008      	b.n	8005824 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005812:	f7fc fb4b 	bl	8001eac <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	2b02      	cmp	r3, #2
 800581e:	d901      	bls.n	8005824 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e227      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005824:	4b82      	ldr	r3, [pc, #520]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800582c:	2b00      	cmp	r3, #0
 800582e:	d0f0      	beq.n	8005812 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005830:	4b7f      	ldr	r3, [pc, #508]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	061b      	lsls	r3, r3, #24
 800583e:	497c      	ldr	r1, [pc, #496]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 8005840:	4313      	orrs	r3, r2
 8005842:	604b      	str	r3, [r1, #4]
 8005844:	e018      	b.n	8005878 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005846:	4b7a      	ldr	r3, [pc, #488]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a79      	ldr	r2, [pc, #484]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 800584c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005850:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005852:	f7fc fb2b 	bl	8001eac <HAL_GetTick>
 8005856:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005858:	e008      	b.n	800586c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800585a:	f7fc fb27 	bl	8001eac <HAL_GetTick>
 800585e:	4602      	mov	r2, r0
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	1ad3      	subs	r3, r2, r3
 8005864:	2b02      	cmp	r3, #2
 8005866:	d901      	bls.n	800586c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005868:	2303      	movs	r3, #3
 800586a:	e203      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800586c:	4b70      	ldr	r3, [pc, #448]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1f0      	bne.n	800585a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 0308 	and.w	r3, r3, #8
 8005880:	2b00      	cmp	r3, #0
 8005882:	d03c      	beq.n	80058fe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	695b      	ldr	r3, [r3, #20]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d01c      	beq.n	80058c6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800588c:	4b68      	ldr	r3, [pc, #416]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 800588e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005892:	4a67      	ldr	r2, [pc, #412]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 8005894:	f043 0301 	orr.w	r3, r3, #1
 8005898:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800589c:	f7fc fb06 	bl	8001eac <HAL_GetTick>
 80058a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058a2:	e008      	b.n	80058b6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058a4:	f7fc fb02 	bl	8001eac <HAL_GetTick>
 80058a8:	4602      	mov	r2, r0
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d901      	bls.n	80058b6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80058b2:	2303      	movs	r3, #3
 80058b4:	e1de      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058b6:	4b5e      	ldr	r3, [pc, #376]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80058b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058bc:	f003 0302 	and.w	r3, r3, #2
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d0ef      	beq.n	80058a4 <HAL_RCC_OscConfig+0x3ec>
 80058c4:	e01b      	b.n	80058fe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058c6:	4b5a      	ldr	r3, [pc, #360]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80058c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058cc:	4a58      	ldr	r2, [pc, #352]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80058ce:	f023 0301 	bic.w	r3, r3, #1
 80058d2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058d6:	f7fc fae9 	bl	8001eac <HAL_GetTick>
 80058da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80058dc:	e008      	b.n	80058f0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058de:	f7fc fae5 	bl	8001eac <HAL_GetTick>
 80058e2:	4602      	mov	r2, r0
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	1ad3      	subs	r3, r2, r3
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	d901      	bls.n	80058f0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80058ec:	2303      	movs	r3, #3
 80058ee:	e1c1      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80058f0:	4b4f      	ldr	r3, [pc, #316]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80058f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058f6:	f003 0302 	and.w	r3, r3, #2
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1ef      	bne.n	80058de <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 0304 	and.w	r3, r3, #4
 8005906:	2b00      	cmp	r3, #0
 8005908:	f000 80a6 	beq.w	8005a58 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800590c:	2300      	movs	r3, #0
 800590e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005910:	4b47      	ldr	r3, [pc, #284]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 8005912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005914:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005918:	2b00      	cmp	r3, #0
 800591a:	d10d      	bne.n	8005938 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800591c:	4b44      	ldr	r3, [pc, #272]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 800591e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005920:	4a43      	ldr	r2, [pc, #268]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 8005922:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005926:	6593      	str	r3, [r2, #88]	; 0x58
 8005928:	4b41      	ldr	r3, [pc, #260]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 800592a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800592c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005930:	60bb      	str	r3, [r7, #8]
 8005932:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005934:	2301      	movs	r3, #1
 8005936:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005938:	4b3e      	ldr	r3, [pc, #248]	; (8005a34 <HAL_RCC_OscConfig+0x57c>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005940:	2b00      	cmp	r3, #0
 8005942:	d118      	bne.n	8005976 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005944:	4b3b      	ldr	r3, [pc, #236]	; (8005a34 <HAL_RCC_OscConfig+0x57c>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a3a      	ldr	r2, [pc, #232]	; (8005a34 <HAL_RCC_OscConfig+0x57c>)
 800594a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800594e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005950:	f7fc faac 	bl	8001eac <HAL_GetTick>
 8005954:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005956:	e008      	b.n	800596a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005958:	f7fc faa8 	bl	8001eac <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	2b02      	cmp	r3, #2
 8005964:	d901      	bls.n	800596a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e184      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800596a:	4b32      	ldr	r3, [pc, #200]	; (8005a34 <HAL_RCC_OscConfig+0x57c>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005972:	2b00      	cmp	r3, #0
 8005974:	d0f0      	beq.n	8005958 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d108      	bne.n	8005990 <HAL_RCC_OscConfig+0x4d8>
 800597e:	4b2c      	ldr	r3, [pc, #176]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 8005980:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005984:	4a2a      	ldr	r2, [pc, #168]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 8005986:	f043 0301 	orr.w	r3, r3, #1
 800598a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800598e:	e024      	b.n	80059da <HAL_RCC_OscConfig+0x522>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	2b05      	cmp	r3, #5
 8005996:	d110      	bne.n	80059ba <HAL_RCC_OscConfig+0x502>
 8005998:	4b25      	ldr	r3, [pc, #148]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 800599a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800599e:	4a24      	ldr	r2, [pc, #144]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80059a0:	f043 0304 	orr.w	r3, r3, #4
 80059a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059a8:	4b21      	ldr	r3, [pc, #132]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80059aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059ae:	4a20      	ldr	r2, [pc, #128]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80059b0:	f043 0301 	orr.w	r3, r3, #1
 80059b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059b8:	e00f      	b.n	80059da <HAL_RCC_OscConfig+0x522>
 80059ba:	4b1d      	ldr	r3, [pc, #116]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80059bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059c0:	4a1b      	ldr	r2, [pc, #108]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80059c2:	f023 0301 	bic.w	r3, r3, #1
 80059c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059ca:	4b19      	ldr	r3, [pc, #100]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80059cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059d0:	4a17      	ldr	r2, [pc, #92]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 80059d2:	f023 0304 	bic.w	r3, r3, #4
 80059d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d016      	beq.n	8005a10 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059e2:	f7fc fa63 	bl	8001eac <HAL_GetTick>
 80059e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059e8:	e00a      	b.n	8005a00 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ea:	f7fc fa5f 	bl	8001eac <HAL_GetTick>
 80059ee:	4602      	mov	r2, r0
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	1ad3      	subs	r3, r2, r3
 80059f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d901      	bls.n	8005a00 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80059fc:	2303      	movs	r3, #3
 80059fe:	e139      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a00:	4b0b      	ldr	r3, [pc, #44]	; (8005a30 <HAL_RCC_OscConfig+0x578>)
 8005a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a06:	f003 0302 	and.w	r3, r3, #2
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d0ed      	beq.n	80059ea <HAL_RCC_OscConfig+0x532>
 8005a0e:	e01a      	b.n	8005a46 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a10:	f7fc fa4c 	bl	8001eac <HAL_GetTick>
 8005a14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a16:	e00f      	b.n	8005a38 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a18:	f7fc fa48 	bl	8001eac <HAL_GetTick>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	1ad3      	subs	r3, r2, r3
 8005a22:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d906      	bls.n	8005a38 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005a2a:	2303      	movs	r3, #3
 8005a2c:	e122      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
 8005a2e:	bf00      	nop
 8005a30:	40021000 	.word	0x40021000
 8005a34:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a38:	4b90      	ldr	r3, [pc, #576]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a3e:	f003 0302 	and.w	r3, r3, #2
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1e8      	bne.n	8005a18 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a46:	7ffb      	ldrb	r3, [r7, #31]
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d105      	bne.n	8005a58 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a4c:	4b8b      	ldr	r3, [pc, #556]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005a4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a50:	4a8a      	ldr	r2, [pc, #552]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005a52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a56:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f000 8108 	beq.w	8005c72 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	f040 80d0 	bne.w	8005c0c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005a6c:	4b83      	ldr	r3, [pc, #524]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	f003 0203 	and.w	r2, r3, #3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d130      	bne.n	8005ae2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a8a:	3b01      	subs	r3, #1
 8005a8c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d127      	bne.n	8005ae2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a9c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d11f      	bne.n	8005ae2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005aac:	2a07      	cmp	r2, #7
 8005aae:	bf14      	ite	ne
 8005ab0:	2201      	movne	r2, #1
 8005ab2:	2200      	moveq	r2, #0
 8005ab4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d113      	bne.n	8005ae2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ac4:	085b      	lsrs	r3, r3, #1
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d109      	bne.n	8005ae2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad8:	085b      	lsrs	r3, r3, #1
 8005ada:	3b01      	subs	r3, #1
 8005adc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d06e      	beq.n	8005bc0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	2b0c      	cmp	r3, #12
 8005ae6:	d069      	beq.n	8005bbc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005ae8:	4b64      	ldr	r3, [pc, #400]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d105      	bne.n	8005b00 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005af4:	4b61      	ldr	r3, [pc, #388]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d001      	beq.n	8005b04 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e0b7      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005b04:	4b5d      	ldr	r3, [pc, #372]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a5c      	ldr	r2, [pc, #368]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005b0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b0e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005b10:	f7fc f9cc 	bl	8001eac <HAL_GetTick>
 8005b14:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b16:	e008      	b.n	8005b2a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b18:	f7fc f9c8 	bl	8001eac <HAL_GetTick>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	d901      	bls.n	8005b2a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005b26:	2303      	movs	r3, #3
 8005b28:	e0a4      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b2a:	4b54      	ldr	r3, [pc, #336]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1f0      	bne.n	8005b18 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b36:	4b51      	ldr	r3, [pc, #324]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005b38:	68da      	ldr	r2, [r3, #12]
 8005b3a:	4b51      	ldr	r3, [pc, #324]	; (8005c80 <HAL_RCC_OscConfig+0x7c8>)
 8005b3c:	4013      	ands	r3, r2
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005b46:	3a01      	subs	r2, #1
 8005b48:	0112      	lsls	r2, r2, #4
 8005b4a:	4311      	orrs	r1, r2
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005b50:	0212      	lsls	r2, r2, #8
 8005b52:	4311      	orrs	r1, r2
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005b58:	0852      	lsrs	r2, r2, #1
 8005b5a:	3a01      	subs	r2, #1
 8005b5c:	0552      	lsls	r2, r2, #21
 8005b5e:	4311      	orrs	r1, r2
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005b64:	0852      	lsrs	r2, r2, #1
 8005b66:	3a01      	subs	r2, #1
 8005b68:	0652      	lsls	r2, r2, #25
 8005b6a:	4311      	orrs	r1, r2
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b70:	0912      	lsrs	r2, r2, #4
 8005b72:	0452      	lsls	r2, r2, #17
 8005b74:	430a      	orrs	r2, r1
 8005b76:	4941      	ldr	r1, [pc, #260]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005b7c:	4b3f      	ldr	r3, [pc, #252]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a3e      	ldr	r2, [pc, #248]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005b82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b86:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b88:	4b3c      	ldr	r3, [pc, #240]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	4a3b      	ldr	r2, [pc, #236]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005b8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b92:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005b94:	f7fc f98a 	bl	8001eac <HAL_GetTick>
 8005b98:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b9a:	e008      	b.n	8005bae <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b9c:	f7fc f986 	bl	8001eac <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d901      	bls.n	8005bae <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e062      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bae:	4b33      	ldr	r3, [pc, #204]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d0f0      	beq.n	8005b9c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005bba:	e05a      	b.n	8005c72 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e059      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bc0:	4b2e      	ldr	r3, [pc, #184]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d152      	bne.n	8005c72 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005bcc:	4b2b      	ldr	r3, [pc, #172]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a2a      	ldr	r2, [pc, #168]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005bd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005bd6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005bd8:	4b28      	ldr	r3, [pc, #160]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	4a27      	ldr	r2, [pc, #156]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005bde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005be2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005be4:	f7fc f962 	bl	8001eac <HAL_GetTick>
 8005be8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bea:	e008      	b.n	8005bfe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bec:	f7fc f95e 	bl	8001eac <HAL_GetTick>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	d901      	bls.n	8005bfe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	e03a      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bfe:	4b1f      	ldr	r3, [pc, #124]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d0f0      	beq.n	8005bec <HAL_RCC_OscConfig+0x734>
 8005c0a:	e032      	b.n	8005c72 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c0c:	69bb      	ldr	r3, [r7, #24]
 8005c0e:	2b0c      	cmp	r3, #12
 8005c10:	d02d      	beq.n	8005c6e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c12:	4b1a      	ldr	r3, [pc, #104]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a19      	ldr	r2, [pc, #100]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005c18:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c1c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8005c1e:	4b17      	ldr	r3, [pc, #92]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d105      	bne.n	8005c36 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005c2a:	4b14      	ldr	r3, [pc, #80]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	4a13      	ldr	r2, [pc, #76]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005c30:	f023 0303 	bic.w	r3, r3, #3
 8005c34:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005c36:	4b11      	ldr	r3, [pc, #68]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005c38:	68db      	ldr	r3, [r3, #12]
 8005c3a:	4a10      	ldr	r2, [pc, #64]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005c3c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005c40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c44:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c46:	f7fc f931 	bl	8001eac <HAL_GetTick>
 8005c4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c4c:	e008      	b.n	8005c60 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c4e:	f7fc f92d 	bl	8001eac <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d901      	bls.n	8005c60 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	e009      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c60:	4b06      	ldr	r3, [pc, #24]	; (8005c7c <HAL_RCC_OscConfig+0x7c4>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1f0      	bne.n	8005c4e <HAL_RCC_OscConfig+0x796>
 8005c6c:	e001      	b.n	8005c72 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e000      	b.n	8005c74 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8005c72:	2300      	movs	r3, #0
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3720      	adds	r7, #32
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	40021000 	.word	0x40021000
 8005c80:	f99d808c 	.word	0xf99d808c

08005c84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d101      	bne.n	8005c98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	e0c8      	b.n	8005e2a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c98:	4b66      	ldr	r3, [pc, #408]	; (8005e34 <HAL_RCC_ClockConfig+0x1b0>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f003 0307 	and.w	r3, r3, #7
 8005ca0:	683a      	ldr	r2, [r7, #0]
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d910      	bls.n	8005cc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ca6:	4b63      	ldr	r3, [pc, #396]	; (8005e34 <HAL_RCC_ClockConfig+0x1b0>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f023 0207 	bic.w	r2, r3, #7
 8005cae:	4961      	ldr	r1, [pc, #388]	; (8005e34 <HAL_RCC_ClockConfig+0x1b0>)
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cb6:	4b5f      	ldr	r3, [pc, #380]	; (8005e34 <HAL_RCC_ClockConfig+0x1b0>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 0307 	and.w	r3, r3, #7
 8005cbe:	683a      	ldr	r2, [r7, #0]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d001      	beq.n	8005cc8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e0b0      	b.n	8005e2a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0301 	and.w	r3, r3, #1
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d04c      	beq.n	8005d6e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	2b03      	cmp	r3, #3
 8005cda:	d107      	bne.n	8005cec <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cdc:	4b56      	ldr	r3, [pc, #344]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d121      	bne.n	8005d2c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e09e      	b.n	8005e2a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d107      	bne.n	8005d04 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005cf4:	4b50      	ldr	r3, [pc, #320]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d115      	bne.n	8005d2c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e092      	b.n	8005e2a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d107      	bne.n	8005d1c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d0c:	4b4a      	ldr	r3, [pc, #296]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0302 	and.w	r3, r3, #2
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d109      	bne.n	8005d2c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e086      	b.n	8005e2a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d1c:	4b46      	ldr	r3, [pc, #280]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d101      	bne.n	8005d2c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e07e      	b.n	8005e2a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005d2c:	4b42      	ldr	r3, [pc, #264]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f023 0203 	bic.w	r2, r3, #3
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	493f      	ldr	r1, [pc, #252]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d3e:	f7fc f8b5 	bl	8001eac <HAL_GetTick>
 8005d42:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d44:	e00a      	b.n	8005d5c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d46:	f7fc f8b1 	bl	8001eac <HAL_GetTick>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	1ad3      	subs	r3, r2, r3
 8005d50:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d901      	bls.n	8005d5c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e066      	b.n	8005e2a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d5c:	4b36      	ldr	r3, [pc, #216]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f003 020c 	and.w	r2, r3, #12
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d1eb      	bne.n	8005d46 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 0302 	and.w	r3, r3, #2
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d008      	beq.n	8005d8c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d7a:	4b2f      	ldr	r3, [pc, #188]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	492c      	ldr	r1, [pc, #176]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005d8c:	4b29      	ldr	r3, [pc, #164]	; (8005e34 <HAL_RCC_ClockConfig+0x1b0>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 0307 	and.w	r3, r3, #7
 8005d94:	683a      	ldr	r2, [r7, #0]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d210      	bcs.n	8005dbc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d9a:	4b26      	ldr	r3, [pc, #152]	; (8005e34 <HAL_RCC_ClockConfig+0x1b0>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f023 0207 	bic.w	r2, r3, #7
 8005da2:	4924      	ldr	r1, [pc, #144]	; (8005e34 <HAL_RCC_ClockConfig+0x1b0>)
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005daa:	4b22      	ldr	r3, [pc, #136]	; (8005e34 <HAL_RCC_ClockConfig+0x1b0>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 0307 	and.w	r3, r3, #7
 8005db2:	683a      	ldr	r2, [r7, #0]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d001      	beq.n	8005dbc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e036      	b.n	8005e2a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0304 	and.w	r3, r3, #4
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d008      	beq.n	8005dda <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005dc8:	4b1b      	ldr	r3, [pc, #108]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	4918      	ldr	r1, [pc, #96]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f003 0308 	and.w	r3, r3, #8
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d009      	beq.n	8005dfa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005de6:	4b14      	ldr	r3, [pc, #80]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	00db      	lsls	r3, r3, #3
 8005df4:	4910      	ldr	r1, [pc, #64]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005df6:	4313      	orrs	r3, r2
 8005df8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005dfa:	f000 f825 	bl	8005e48 <HAL_RCC_GetSysClockFreq>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	4b0d      	ldr	r3, [pc, #52]	; (8005e38 <HAL_RCC_ClockConfig+0x1b4>)
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	091b      	lsrs	r3, r3, #4
 8005e06:	f003 030f 	and.w	r3, r3, #15
 8005e0a:	490c      	ldr	r1, [pc, #48]	; (8005e3c <HAL_RCC_ClockConfig+0x1b8>)
 8005e0c:	5ccb      	ldrb	r3, [r1, r3]
 8005e0e:	f003 031f 	and.w	r3, r3, #31
 8005e12:	fa22 f303 	lsr.w	r3, r2, r3
 8005e16:	4a0a      	ldr	r2, [pc, #40]	; (8005e40 <HAL_RCC_ClockConfig+0x1bc>)
 8005e18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005e1a:	4b0a      	ldr	r3, [pc, #40]	; (8005e44 <HAL_RCC_ClockConfig+0x1c0>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7fb fff4 	bl	8001e0c <HAL_InitTick>
 8005e24:	4603      	mov	r3, r0
 8005e26:	72fb      	strb	r3, [r7, #11]

  return status;
 8005e28:	7afb      	ldrb	r3, [r7, #11]
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	40022000 	.word	0x40022000
 8005e38:	40021000 	.word	0x40021000
 8005e3c:	08008af4 	.word	0x08008af4
 8005e40:	20000004 	.word	0x20000004
 8005e44:	20000008 	.word	0x20000008

08005e48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b089      	sub	sp, #36	; 0x24
 8005e4c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	61fb      	str	r3, [r7, #28]
 8005e52:	2300      	movs	r3, #0
 8005e54:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e56:	4b3e      	ldr	r3, [pc, #248]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f003 030c 	and.w	r3, r3, #12
 8005e5e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e60:	4b3b      	ldr	r3, [pc, #236]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	f003 0303 	and.w	r3, r3, #3
 8005e68:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d005      	beq.n	8005e7c <HAL_RCC_GetSysClockFreq+0x34>
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	2b0c      	cmp	r3, #12
 8005e74:	d121      	bne.n	8005eba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d11e      	bne.n	8005eba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005e7c:	4b34      	ldr	r3, [pc, #208]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0308 	and.w	r3, r3, #8
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d107      	bne.n	8005e98 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005e88:	4b31      	ldr	r3, [pc, #196]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e8e:	0a1b      	lsrs	r3, r3, #8
 8005e90:	f003 030f 	and.w	r3, r3, #15
 8005e94:	61fb      	str	r3, [r7, #28]
 8005e96:	e005      	b.n	8005ea4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005e98:	4b2d      	ldr	r3, [pc, #180]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	091b      	lsrs	r3, r3, #4
 8005e9e:	f003 030f 	and.w	r3, r3, #15
 8005ea2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005ea4:	4a2b      	ldr	r2, [pc, #172]	; (8005f54 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005ea6:	69fb      	ldr	r3, [r7, #28]
 8005ea8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005eac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d10d      	bne.n	8005ed0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005eb8:	e00a      	b.n	8005ed0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	2b04      	cmp	r3, #4
 8005ebe:	d102      	bne.n	8005ec6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005ec0:	4b25      	ldr	r3, [pc, #148]	; (8005f58 <HAL_RCC_GetSysClockFreq+0x110>)
 8005ec2:	61bb      	str	r3, [r7, #24]
 8005ec4:	e004      	b.n	8005ed0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	2b08      	cmp	r3, #8
 8005eca:	d101      	bne.n	8005ed0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005ecc:	4b23      	ldr	r3, [pc, #140]	; (8005f5c <HAL_RCC_GetSysClockFreq+0x114>)
 8005ece:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	2b0c      	cmp	r3, #12
 8005ed4:	d134      	bne.n	8005f40 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005ed6:	4b1e      	ldr	r3, [pc, #120]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	f003 0303 	and.w	r3, r3, #3
 8005ede:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d003      	beq.n	8005eee <HAL_RCC_GetSysClockFreq+0xa6>
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	2b03      	cmp	r3, #3
 8005eea:	d003      	beq.n	8005ef4 <HAL_RCC_GetSysClockFreq+0xac>
 8005eec:	e005      	b.n	8005efa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005eee:	4b1a      	ldr	r3, [pc, #104]	; (8005f58 <HAL_RCC_GetSysClockFreq+0x110>)
 8005ef0:	617b      	str	r3, [r7, #20]
      break;
 8005ef2:	e005      	b.n	8005f00 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005ef4:	4b19      	ldr	r3, [pc, #100]	; (8005f5c <HAL_RCC_GetSysClockFreq+0x114>)
 8005ef6:	617b      	str	r3, [r7, #20]
      break;
 8005ef8:	e002      	b.n	8005f00 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005efa:	69fb      	ldr	r3, [r7, #28]
 8005efc:	617b      	str	r3, [r7, #20]
      break;
 8005efe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f00:	4b13      	ldr	r3, [pc, #76]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	091b      	lsrs	r3, r3, #4
 8005f06:	f003 0307 	and.w	r3, r3, #7
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005f0e:	4b10      	ldr	r3, [pc, #64]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	0a1b      	lsrs	r3, r3, #8
 8005f14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f18:	697a      	ldr	r2, [r7, #20]
 8005f1a:	fb02 f203 	mul.w	r2, r2, r3
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f24:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005f26:	4b0a      	ldr	r3, [pc, #40]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	0e5b      	lsrs	r3, r3, #25
 8005f2c:	f003 0303 	and.w	r3, r3, #3
 8005f30:	3301      	adds	r3, #1
 8005f32:	005b      	lsls	r3, r3, #1
 8005f34:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005f36:	697a      	ldr	r2, [r7, #20]
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f3e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005f40:	69bb      	ldr	r3, [r7, #24]
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3724      	adds	r7, #36	; 0x24
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	40021000 	.word	0x40021000
 8005f54:	08008b0c 	.word	0x08008b0c
 8005f58:	00f42400 	.word	0x00f42400
 8005f5c:	007a1200 	.word	0x007a1200

08005f60 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f60:	b480      	push	{r7}
 8005f62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f64:	4b03      	ldr	r3, [pc, #12]	; (8005f74 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f66:	681b      	ldr	r3, [r3, #0]
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	20000004 	.word	0x20000004

08005f78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005f7c:	f7ff fff0 	bl	8005f60 <HAL_RCC_GetHCLKFreq>
 8005f80:	4602      	mov	r2, r0
 8005f82:	4b06      	ldr	r3, [pc, #24]	; (8005f9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	0a1b      	lsrs	r3, r3, #8
 8005f88:	f003 0307 	and.w	r3, r3, #7
 8005f8c:	4904      	ldr	r1, [pc, #16]	; (8005fa0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005f8e:	5ccb      	ldrb	r3, [r1, r3]
 8005f90:	f003 031f 	and.w	r3, r3, #31
 8005f94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	40021000 	.word	0x40021000
 8005fa0:	08008b04 	.word	0x08008b04

08005fa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005fa8:	f7ff ffda 	bl	8005f60 <HAL_RCC_GetHCLKFreq>
 8005fac:	4602      	mov	r2, r0
 8005fae:	4b06      	ldr	r3, [pc, #24]	; (8005fc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	0adb      	lsrs	r3, r3, #11
 8005fb4:	f003 0307 	and.w	r3, r3, #7
 8005fb8:	4904      	ldr	r1, [pc, #16]	; (8005fcc <HAL_RCC_GetPCLK2Freq+0x28>)
 8005fba:	5ccb      	ldrb	r3, [r1, r3]
 8005fbc:	f003 031f 	and.w	r3, r3, #31
 8005fc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	40021000 	.word	0x40021000
 8005fcc:	08008b04 	.word	0x08008b04

08005fd0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005fd8:	2300      	movs	r3, #0
 8005fda:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005fdc:	4b2a      	ldr	r3, [pc, #168]	; (8006088 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d003      	beq.n	8005ff0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005fe8:	f7ff f936 	bl	8005258 <HAL_PWREx_GetVoltageRange>
 8005fec:	6178      	str	r0, [r7, #20]
 8005fee:	e014      	b.n	800601a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005ff0:	4b25      	ldr	r3, [pc, #148]	; (8006088 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ff4:	4a24      	ldr	r2, [pc, #144]	; (8006088 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ff6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ffa:	6593      	str	r3, [r2, #88]	; 0x58
 8005ffc:	4b22      	ldr	r3, [pc, #136]	; (8006088 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006000:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006004:	60fb      	str	r3, [r7, #12]
 8006006:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006008:	f7ff f926 	bl	8005258 <HAL_PWREx_GetVoltageRange>
 800600c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800600e:	4b1e      	ldr	r3, [pc, #120]	; (8006088 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006012:	4a1d      	ldr	r2, [pc, #116]	; (8006088 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006014:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006018:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006020:	d10b      	bne.n	800603a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2b80      	cmp	r3, #128	; 0x80
 8006026:	d919      	bls.n	800605c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2ba0      	cmp	r3, #160	; 0xa0
 800602c:	d902      	bls.n	8006034 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800602e:	2302      	movs	r3, #2
 8006030:	613b      	str	r3, [r7, #16]
 8006032:	e013      	b.n	800605c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006034:	2301      	movs	r3, #1
 8006036:	613b      	str	r3, [r7, #16]
 8006038:	e010      	b.n	800605c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2b80      	cmp	r3, #128	; 0x80
 800603e:	d902      	bls.n	8006046 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006040:	2303      	movs	r3, #3
 8006042:	613b      	str	r3, [r7, #16]
 8006044:	e00a      	b.n	800605c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2b80      	cmp	r3, #128	; 0x80
 800604a:	d102      	bne.n	8006052 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800604c:	2302      	movs	r3, #2
 800604e:	613b      	str	r3, [r7, #16]
 8006050:	e004      	b.n	800605c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2b70      	cmp	r3, #112	; 0x70
 8006056:	d101      	bne.n	800605c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006058:	2301      	movs	r3, #1
 800605a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800605c:	4b0b      	ldr	r3, [pc, #44]	; (800608c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f023 0207 	bic.w	r2, r3, #7
 8006064:	4909      	ldr	r1, [pc, #36]	; (800608c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	4313      	orrs	r3, r2
 800606a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800606c:	4b07      	ldr	r3, [pc, #28]	; (800608c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0307 	and.w	r3, r3, #7
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	429a      	cmp	r2, r3
 8006078:	d001      	beq.n	800607e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e000      	b.n	8006080 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800607e:	2300      	movs	r3, #0
}
 8006080:	4618      	mov	r0, r3
 8006082:	3718      	adds	r7, #24
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}
 8006088:	40021000 	.word	0x40021000
 800608c:	40022000 	.word	0x40022000

08006090 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b086      	sub	sp, #24
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006098:	2300      	movs	r3, #0
 800609a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800609c:	2300      	movs	r3, #0
 800609e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d041      	beq.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060b0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80060b4:	d02a      	beq.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80060b6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80060ba:	d824      	bhi.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80060bc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80060c0:	d008      	beq.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80060c2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80060c6:	d81e      	bhi.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d00a      	beq.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80060cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80060d0:	d010      	beq.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80060d2:	e018      	b.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80060d4:	4b86      	ldr	r3, [pc, #536]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	4a85      	ldr	r2, [pc, #532]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060de:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80060e0:	e015      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	3304      	adds	r3, #4
 80060e6:	2100      	movs	r1, #0
 80060e8:	4618      	mov	r0, r3
 80060ea:	f000 facb 	bl	8006684 <RCCEx_PLLSAI1_Config>
 80060ee:	4603      	mov	r3, r0
 80060f0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80060f2:	e00c      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	3320      	adds	r3, #32
 80060f8:	2100      	movs	r1, #0
 80060fa:	4618      	mov	r0, r3
 80060fc:	f000 fbb6 	bl	800686c <RCCEx_PLLSAI2_Config>
 8006100:	4603      	mov	r3, r0
 8006102:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006104:	e003      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	74fb      	strb	r3, [r7, #19]
      break;
 800610a:	e000      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800610c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800610e:	7cfb      	ldrb	r3, [r7, #19]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d10b      	bne.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006114:	4b76      	ldr	r3, [pc, #472]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800611a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006122:	4973      	ldr	r1, [pc, #460]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006124:	4313      	orrs	r3, r2
 8006126:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800612a:	e001      	b.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800612c:	7cfb      	ldrb	r3, [r7, #19]
 800612e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006138:	2b00      	cmp	r3, #0
 800613a:	d041      	beq.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006140:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006144:	d02a      	beq.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8006146:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800614a:	d824      	bhi.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800614c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006150:	d008      	beq.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006152:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006156:	d81e      	bhi.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00a      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800615c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006160:	d010      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006162:	e018      	b.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006164:	4b62      	ldr	r3, [pc, #392]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	4a61      	ldr	r2, [pc, #388]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800616a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800616e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006170:	e015      	b.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	3304      	adds	r3, #4
 8006176:	2100      	movs	r1, #0
 8006178:	4618      	mov	r0, r3
 800617a:	f000 fa83 	bl	8006684 <RCCEx_PLLSAI1_Config>
 800617e:	4603      	mov	r3, r0
 8006180:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006182:	e00c      	b.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	3320      	adds	r3, #32
 8006188:	2100      	movs	r1, #0
 800618a:	4618      	mov	r0, r3
 800618c:	f000 fb6e 	bl	800686c <RCCEx_PLLSAI2_Config>
 8006190:	4603      	mov	r3, r0
 8006192:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006194:	e003      	b.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	74fb      	strb	r3, [r7, #19]
      break;
 800619a:	e000      	b.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800619c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800619e:	7cfb      	ldrb	r3, [r7, #19]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d10b      	bne.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80061a4:	4b52      	ldr	r3, [pc, #328]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061aa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80061b2:	494f      	ldr	r1, [pc, #316]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061b4:	4313      	orrs	r3, r2
 80061b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80061ba:	e001      	b.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061bc:	7cfb      	ldrb	r3, [r7, #19]
 80061be:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	f000 80a0 	beq.w	800630e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061ce:	2300      	movs	r3, #0
 80061d0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80061d2:	4b47      	ldr	r3, [pc, #284]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d101      	bne.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80061de:	2301      	movs	r3, #1
 80061e0:	e000      	b.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80061e2:	2300      	movs	r3, #0
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d00d      	beq.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061e8:	4b41      	ldr	r3, [pc, #260]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061ec:	4a40      	ldr	r2, [pc, #256]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061f2:	6593      	str	r3, [r2, #88]	; 0x58
 80061f4:	4b3e      	ldr	r3, [pc, #248]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061fc:	60bb      	str	r3, [r7, #8]
 80061fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006200:	2301      	movs	r3, #1
 8006202:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006204:	4b3b      	ldr	r3, [pc, #236]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a3a      	ldr	r2, [pc, #232]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800620a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800620e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006210:	f7fb fe4c 	bl	8001eac <HAL_GetTick>
 8006214:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006216:	e009      	b.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006218:	f7fb fe48 	bl	8001eac <HAL_GetTick>
 800621c:	4602      	mov	r2, r0
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	1ad3      	subs	r3, r2, r3
 8006222:	2b02      	cmp	r3, #2
 8006224:	d902      	bls.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8006226:	2303      	movs	r3, #3
 8006228:	74fb      	strb	r3, [r7, #19]
        break;
 800622a:	e005      	b.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800622c:	4b31      	ldr	r3, [pc, #196]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006234:	2b00      	cmp	r3, #0
 8006236:	d0ef      	beq.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8006238:	7cfb      	ldrb	r3, [r7, #19]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d15c      	bne.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800623e:	4b2c      	ldr	r3, [pc, #176]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006244:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006248:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d01f      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006256:	697a      	ldr	r2, [r7, #20]
 8006258:	429a      	cmp	r2, r3
 800625a:	d019      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800625c:	4b24      	ldr	r3, [pc, #144]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800625e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006262:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006266:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006268:	4b21      	ldr	r3, [pc, #132]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800626a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800626e:	4a20      	ldr	r2, [pc, #128]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006270:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006274:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006278:	4b1d      	ldr	r3, [pc, #116]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800627a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800627e:	4a1c      	ldr	r2, [pc, #112]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006280:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006284:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006288:	4a19      	ldr	r2, [pc, #100]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	f003 0301 	and.w	r3, r3, #1
 8006296:	2b00      	cmp	r3, #0
 8006298:	d016      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800629a:	f7fb fe07 	bl	8001eac <HAL_GetTick>
 800629e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062a0:	e00b      	b.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062a2:	f7fb fe03 	bl	8001eac <HAL_GetTick>
 80062a6:	4602      	mov	r2, r0
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d902      	bls.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80062b4:	2303      	movs	r3, #3
 80062b6:	74fb      	strb	r3, [r7, #19]
            break;
 80062b8:	e006      	b.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062ba:	4b0d      	ldr	r3, [pc, #52]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062c0:	f003 0302 	and.w	r3, r3, #2
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d0ec      	beq.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80062c8:	7cfb      	ldrb	r3, [r7, #19]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d10c      	bne.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062ce:	4b08      	ldr	r3, [pc, #32]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062de:	4904      	ldr	r1, [pc, #16]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062e0:	4313      	orrs	r3, r2
 80062e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80062e6:	e009      	b.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80062e8:	7cfb      	ldrb	r3, [r7, #19]
 80062ea:	74bb      	strb	r3, [r7, #18]
 80062ec:	e006      	b.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80062ee:	bf00      	nop
 80062f0:	40021000 	.word	0x40021000
 80062f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062f8:	7cfb      	ldrb	r3, [r7, #19]
 80062fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80062fc:	7c7b      	ldrb	r3, [r7, #17]
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d105      	bne.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006302:	4b9e      	ldr	r3, [pc, #632]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006306:	4a9d      	ldr	r2, [pc, #628]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006308:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800630c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 0301 	and.w	r3, r3, #1
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00a      	beq.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800631a:	4b98      	ldr	r3, [pc, #608]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800631c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006320:	f023 0203 	bic.w	r2, r3, #3
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006328:	4994      	ldr	r1, [pc, #592]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800632a:	4313      	orrs	r3, r2
 800632c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 0302 	and.w	r3, r3, #2
 8006338:	2b00      	cmp	r3, #0
 800633a:	d00a      	beq.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800633c:	4b8f      	ldr	r3, [pc, #572]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800633e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006342:	f023 020c 	bic.w	r2, r3, #12
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800634a:	498c      	ldr	r1, [pc, #560]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800634c:	4313      	orrs	r3, r2
 800634e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0304 	and.w	r3, r3, #4
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00a      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800635e:	4b87      	ldr	r3, [pc, #540]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006360:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006364:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636c:	4983      	ldr	r1, [pc, #524]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800636e:	4313      	orrs	r3, r2
 8006370:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 0308 	and.w	r3, r3, #8
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00a      	beq.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006380:	4b7e      	ldr	r3, [pc, #504]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006382:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006386:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800638e:	497b      	ldr	r1, [pc, #492]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006390:	4313      	orrs	r3, r2
 8006392:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0310 	and.w	r3, r3, #16
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d00a      	beq.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80063a2:	4b76      	ldr	r3, [pc, #472]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063b0:	4972      	ldr	r1, [pc, #456]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063b2:	4313      	orrs	r3, r2
 80063b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0320 	and.w	r3, r3, #32
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d00a      	beq.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80063c4:	4b6d      	ldr	r3, [pc, #436]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063d2:	496a      	ldr	r1, [pc, #424]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00a      	beq.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80063e6:	4b65      	ldr	r3, [pc, #404]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063f4:	4961      	ldr	r1, [pc, #388]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063f6:	4313      	orrs	r3, r2
 80063f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006404:	2b00      	cmp	r3, #0
 8006406:	d00a      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006408:	4b5c      	ldr	r3, [pc, #368]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800640a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800640e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006416:	4959      	ldr	r1, [pc, #356]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006418:	4313      	orrs	r3, r2
 800641a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00a      	beq.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800642a:	4b54      	ldr	r3, [pc, #336]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800642c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006430:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006438:	4950      	ldr	r1, [pc, #320]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800643a:	4313      	orrs	r3, r2
 800643c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00a      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800644c:	4b4b      	ldr	r3, [pc, #300]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800644e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006452:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800645a:	4948      	ldr	r1, [pc, #288]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800645c:	4313      	orrs	r3, r2
 800645e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800646a:	2b00      	cmp	r3, #0
 800646c:	d00a      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800646e:	4b43      	ldr	r3, [pc, #268]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006474:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800647c:	493f      	ldr	r1, [pc, #252]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800647e:	4313      	orrs	r3, r2
 8006480:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d028      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006490:	4b3a      	ldr	r3, [pc, #232]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006492:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006496:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800649e:	4937      	ldr	r1, [pc, #220]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064a0:	4313      	orrs	r3, r2
 80064a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80064aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064ae:	d106      	bne.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064b0:	4b32      	ldr	r3, [pc, #200]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	4a31      	ldr	r2, [pc, #196]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064ba:	60d3      	str	r3, [r2, #12]
 80064bc:	e011      	b.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80064c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80064c6:	d10c      	bne.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	3304      	adds	r3, #4
 80064cc:	2101      	movs	r1, #1
 80064ce:	4618      	mov	r0, r3
 80064d0:	f000 f8d8 	bl	8006684 <RCCEx_PLLSAI1_Config>
 80064d4:	4603      	mov	r3, r0
 80064d6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80064d8:	7cfb      	ldrb	r3, [r7, #19]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d001      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80064de:	7cfb      	ldrb	r3, [r7, #19]
 80064e0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d028      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80064ee:	4b23      	ldr	r3, [pc, #140]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064f4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064fc:	491f      	ldr	r1, [pc, #124]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064fe:	4313      	orrs	r3, r2
 8006500:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006508:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800650c:	d106      	bne.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800650e:	4b1b      	ldr	r3, [pc, #108]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	4a1a      	ldr	r2, [pc, #104]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006518:	60d3      	str	r3, [r2, #12]
 800651a:	e011      	b.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006520:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006524:	d10c      	bne.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	3304      	adds	r3, #4
 800652a:	2101      	movs	r1, #1
 800652c:	4618      	mov	r0, r3
 800652e:	f000 f8a9 	bl	8006684 <RCCEx_PLLSAI1_Config>
 8006532:	4603      	mov	r3, r0
 8006534:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006536:	7cfb      	ldrb	r3, [r7, #19]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d001      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800653c:	7cfb      	ldrb	r3, [r7, #19]
 800653e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006548:	2b00      	cmp	r3, #0
 800654a:	d02b      	beq.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800654c:	4b0b      	ldr	r3, [pc, #44]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800654e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006552:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800655a:	4908      	ldr	r1, [pc, #32]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800655c:	4313      	orrs	r3, r2
 800655e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006566:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800656a:	d109      	bne.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800656c:	4b03      	ldr	r3, [pc, #12]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	4a02      	ldr	r2, [pc, #8]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006572:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006576:	60d3      	str	r3, [r2, #12]
 8006578:	e014      	b.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800657a:	bf00      	nop
 800657c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006584:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006588:	d10c      	bne.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	3304      	adds	r3, #4
 800658e:	2101      	movs	r1, #1
 8006590:	4618      	mov	r0, r3
 8006592:	f000 f877 	bl	8006684 <RCCEx_PLLSAI1_Config>
 8006596:	4603      	mov	r3, r0
 8006598:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800659a:	7cfb      	ldrb	r3, [r7, #19]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d001      	beq.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80065a0:	7cfb      	ldrb	r3, [r7, #19]
 80065a2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d02f      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80065b0:	4b2b      	ldr	r3, [pc, #172]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80065b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065b6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80065be:	4928      	ldr	r1, [pc, #160]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80065c0:	4313      	orrs	r3, r2
 80065c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80065ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80065ce:	d10d      	bne.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	3304      	adds	r3, #4
 80065d4:	2102      	movs	r1, #2
 80065d6:	4618      	mov	r0, r3
 80065d8:	f000 f854 	bl	8006684 <RCCEx_PLLSAI1_Config>
 80065dc:	4603      	mov	r3, r0
 80065de:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80065e0:	7cfb      	ldrb	r3, [r7, #19]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d014      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80065e6:	7cfb      	ldrb	r3, [r7, #19]
 80065e8:	74bb      	strb	r3, [r7, #18]
 80065ea:	e011      	b.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80065f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80065f4:	d10c      	bne.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	3320      	adds	r3, #32
 80065fa:	2102      	movs	r1, #2
 80065fc:	4618      	mov	r0, r3
 80065fe:	f000 f935 	bl	800686c <RCCEx_PLLSAI2_Config>
 8006602:	4603      	mov	r3, r0
 8006604:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006606:	7cfb      	ldrb	r3, [r7, #19]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d001      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800660c:	7cfb      	ldrb	r3, [r7, #19]
 800660e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00a      	beq.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800661c:	4b10      	ldr	r3, [pc, #64]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800661e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006622:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800662a:	490d      	ldr	r1, [pc, #52]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800662c:	4313      	orrs	r3, r2
 800662e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00b      	beq.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800663e:	4b08      	ldr	r3, [pc, #32]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006644:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800664e:	4904      	ldr	r1, [pc, #16]	; (8006660 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006650:	4313      	orrs	r3, r2
 8006652:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006656:	7cbb      	ldrb	r3, [r7, #18]
}
 8006658:	4618      	mov	r0, r3
 800665a:	3718      	adds	r7, #24
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}
 8006660:	40021000 	.word	0x40021000

08006664 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006664:	b480      	push	{r7}
 8006666:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006668:	4b05      	ldr	r3, [pc, #20]	; (8006680 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a04      	ldr	r2, [pc, #16]	; (8006680 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800666e:	f043 0304 	orr.w	r3, r3, #4
 8006672:	6013      	str	r3, [r2, #0]
}
 8006674:	bf00      	nop
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr
 800667e:	bf00      	nop
 8006680:	40021000 	.word	0x40021000

08006684 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800668e:	2300      	movs	r3, #0
 8006690:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006692:	4b75      	ldr	r3, [pc, #468]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	f003 0303 	and.w	r3, r3, #3
 800669a:	2b00      	cmp	r3, #0
 800669c:	d018      	beq.n	80066d0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800669e:	4b72      	ldr	r3, [pc, #456]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066a0:	68db      	ldr	r3, [r3, #12]
 80066a2:	f003 0203 	and.w	r2, r3, #3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d10d      	bne.n	80066ca <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
       ||
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d009      	beq.n	80066ca <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80066b6:	4b6c      	ldr	r3, [pc, #432]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	091b      	lsrs	r3, r3, #4
 80066bc:	f003 0307 	and.w	r3, r3, #7
 80066c0:	1c5a      	adds	r2, r3, #1
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	685b      	ldr	r3, [r3, #4]
       ||
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d047      	beq.n	800675a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	73fb      	strb	r3, [r7, #15]
 80066ce:	e044      	b.n	800675a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	2b03      	cmp	r3, #3
 80066d6:	d018      	beq.n	800670a <RCCEx_PLLSAI1_Config+0x86>
 80066d8:	2b03      	cmp	r3, #3
 80066da:	d825      	bhi.n	8006728 <RCCEx_PLLSAI1_Config+0xa4>
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d002      	beq.n	80066e6 <RCCEx_PLLSAI1_Config+0x62>
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d009      	beq.n	80066f8 <RCCEx_PLLSAI1_Config+0x74>
 80066e4:	e020      	b.n	8006728 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80066e6:	4b60      	ldr	r3, [pc, #384]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 0302 	and.w	r3, r3, #2
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d11d      	bne.n	800672e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80066f6:	e01a      	b.n	800672e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80066f8:	4b5b      	ldr	r3, [pc, #364]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006700:	2b00      	cmp	r3, #0
 8006702:	d116      	bne.n	8006732 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006708:	e013      	b.n	8006732 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800670a:	4b57      	ldr	r3, [pc, #348]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006712:	2b00      	cmp	r3, #0
 8006714:	d10f      	bne.n	8006736 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006716:	4b54      	ldr	r3, [pc, #336]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d109      	bne.n	8006736 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006726:	e006      	b.n	8006736 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	73fb      	strb	r3, [r7, #15]
      break;
 800672c:	e004      	b.n	8006738 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800672e:	bf00      	nop
 8006730:	e002      	b.n	8006738 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006732:	bf00      	nop
 8006734:	e000      	b.n	8006738 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006736:	bf00      	nop
    }

    if(status == HAL_OK)
 8006738:	7bfb      	ldrb	r3, [r7, #15]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d10d      	bne.n	800675a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800673e:	4b4a      	ldr	r3, [pc, #296]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6819      	ldr	r1, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	3b01      	subs	r3, #1
 8006750:	011b      	lsls	r3, r3, #4
 8006752:	430b      	orrs	r3, r1
 8006754:	4944      	ldr	r1, [pc, #272]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006756:	4313      	orrs	r3, r2
 8006758:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800675a:	7bfb      	ldrb	r3, [r7, #15]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d17d      	bne.n	800685c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006760:	4b41      	ldr	r3, [pc, #260]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a40      	ldr	r2, [pc, #256]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006766:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800676a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800676c:	f7fb fb9e 	bl	8001eac <HAL_GetTick>
 8006770:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006772:	e009      	b.n	8006788 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006774:	f7fb fb9a 	bl	8001eac <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	2b02      	cmp	r3, #2
 8006780:	d902      	bls.n	8006788 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	73fb      	strb	r3, [r7, #15]
        break;
 8006786:	e005      	b.n	8006794 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006788:	4b37      	ldr	r3, [pc, #220]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006790:	2b00      	cmp	r3, #0
 8006792:	d1ef      	bne.n	8006774 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006794:	7bfb      	ldrb	r3, [r7, #15]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d160      	bne.n	800685c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d111      	bne.n	80067c4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80067a0:	4b31      	ldr	r3, [pc, #196]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067a2:	691b      	ldr	r3, [r3, #16]
 80067a4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80067a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	6892      	ldr	r2, [r2, #8]
 80067b0:	0211      	lsls	r1, r2, #8
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	68d2      	ldr	r2, [r2, #12]
 80067b6:	0912      	lsrs	r2, r2, #4
 80067b8:	0452      	lsls	r2, r2, #17
 80067ba:	430a      	orrs	r2, r1
 80067bc:	492a      	ldr	r1, [pc, #168]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	610b      	str	r3, [r1, #16]
 80067c2:	e027      	b.n	8006814 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	d112      	bne.n	80067f0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80067ca:	4b27      	ldr	r3, [pc, #156]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80067d2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	6892      	ldr	r2, [r2, #8]
 80067da:	0211      	lsls	r1, r2, #8
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	6912      	ldr	r2, [r2, #16]
 80067e0:	0852      	lsrs	r2, r2, #1
 80067e2:	3a01      	subs	r2, #1
 80067e4:	0552      	lsls	r2, r2, #21
 80067e6:	430a      	orrs	r2, r1
 80067e8:	491f      	ldr	r1, [pc, #124]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067ea:	4313      	orrs	r3, r2
 80067ec:	610b      	str	r3, [r1, #16]
 80067ee:	e011      	b.n	8006814 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80067f0:	4b1d      	ldr	r3, [pc, #116]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80067f8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80067fc:	687a      	ldr	r2, [r7, #4]
 80067fe:	6892      	ldr	r2, [r2, #8]
 8006800:	0211      	lsls	r1, r2, #8
 8006802:	687a      	ldr	r2, [r7, #4]
 8006804:	6952      	ldr	r2, [r2, #20]
 8006806:	0852      	lsrs	r2, r2, #1
 8006808:	3a01      	subs	r2, #1
 800680a:	0652      	lsls	r2, r2, #25
 800680c:	430a      	orrs	r2, r1
 800680e:	4916      	ldr	r1, [pc, #88]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006810:	4313      	orrs	r3, r2
 8006812:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006814:	4b14      	ldr	r3, [pc, #80]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a13      	ldr	r2, [pc, #76]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 800681a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800681e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006820:	f7fb fb44 	bl	8001eac <HAL_GetTick>
 8006824:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006826:	e009      	b.n	800683c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006828:	f7fb fb40 	bl	8001eac <HAL_GetTick>
 800682c:	4602      	mov	r2, r0
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	2b02      	cmp	r3, #2
 8006834:	d902      	bls.n	800683c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	73fb      	strb	r3, [r7, #15]
          break;
 800683a:	e005      	b.n	8006848 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800683c:	4b0a      	ldr	r3, [pc, #40]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006844:	2b00      	cmp	r3, #0
 8006846:	d0ef      	beq.n	8006828 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006848:	7bfb      	ldrb	r3, [r7, #15]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d106      	bne.n	800685c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800684e:	4b06      	ldr	r3, [pc, #24]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006850:	691a      	ldr	r2, [r3, #16]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	699b      	ldr	r3, [r3, #24]
 8006856:	4904      	ldr	r1, [pc, #16]	; (8006868 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006858:	4313      	orrs	r3, r2
 800685a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800685c:	7bfb      	ldrb	r3, [r7, #15]
}
 800685e:	4618      	mov	r0, r3
 8006860:	3710      	adds	r7, #16
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}
 8006866:	bf00      	nop
 8006868:	40021000 	.word	0x40021000

0800686c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006876:	2300      	movs	r3, #0
 8006878:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800687a:	4b6a      	ldr	r3, [pc, #424]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	f003 0303 	and.w	r3, r3, #3
 8006882:	2b00      	cmp	r3, #0
 8006884:	d018      	beq.n	80068b8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006886:	4b67      	ldr	r3, [pc, #412]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006888:	68db      	ldr	r3, [r3, #12]
 800688a:	f003 0203 	and.w	r2, r3, #3
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	429a      	cmp	r2, r3
 8006894:	d10d      	bne.n	80068b2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
       ||
 800689a:	2b00      	cmp	r3, #0
 800689c:	d009      	beq.n	80068b2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800689e:	4b61      	ldr	r3, [pc, #388]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068a0:	68db      	ldr	r3, [r3, #12]
 80068a2:	091b      	lsrs	r3, r3, #4
 80068a4:	f003 0307 	and.w	r3, r3, #7
 80068a8:	1c5a      	adds	r2, r3, #1
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	685b      	ldr	r3, [r3, #4]
       ||
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d047      	beq.n	8006942 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	73fb      	strb	r3, [r7, #15]
 80068b6:	e044      	b.n	8006942 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2b03      	cmp	r3, #3
 80068be:	d018      	beq.n	80068f2 <RCCEx_PLLSAI2_Config+0x86>
 80068c0:	2b03      	cmp	r3, #3
 80068c2:	d825      	bhi.n	8006910 <RCCEx_PLLSAI2_Config+0xa4>
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d002      	beq.n	80068ce <RCCEx_PLLSAI2_Config+0x62>
 80068c8:	2b02      	cmp	r3, #2
 80068ca:	d009      	beq.n	80068e0 <RCCEx_PLLSAI2_Config+0x74>
 80068cc:	e020      	b.n	8006910 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80068ce:	4b55      	ldr	r3, [pc, #340]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0302 	and.w	r3, r3, #2
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d11d      	bne.n	8006916 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068de:	e01a      	b.n	8006916 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80068e0:	4b50      	ldr	r3, [pc, #320]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d116      	bne.n	800691a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068f0:	e013      	b.n	800691a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80068f2:	4b4c      	ldr	r3, [pc, #304]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10f      	bne.n	800691e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80068fe:	4b49      	ldr	r3, [pc, #292]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d109      	bne.n	800691e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800690a:	2301      	movs	r3, #1
 800690c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800690e:	e006      	b.n	800691e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	73fb      	strb	r3, [r7, #15]
      break;
 8006914:	e004      	b.n	8006920 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006916:	bf00      	nop
 8006918:	e002      	b.n	8006920 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800691a:	bf00      	nop
 800691c:	e000      	b.n	8006920 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800691e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006920:	7bfb      	ldrb	r3, [r7, #15]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d10d      	bne.n	8006942 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006926:	4b3f      	ldr	r3, [pc, #252]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6819      	ldr	r1, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	3b01      	subs	r3, #1
 8006938:	011b      	lsls	r3, r3, #4
 800693a:	430b      	orrs	r3, r1
 800693c:	4939      	ldr	r1, [pc, #228]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 800693e:	4313      	orrs	r3, r2
 8006940:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006942:	7bfb      	ldrb	r3, [r7, #15]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d167      	bne.n	8006a18 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006948:	4b36      	ldr	r3, [pc, #216]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a35      	ldr	r2, [pc, #212]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 800694e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006952:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006954:	f7fb faaa 	bl	8001eac <HAL_GetTick>
 8006958:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800695a:	e009      	b.n	8006970 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800695c:	f7fb faa6 	bl	8001eac <HAL_GetTick>
 8006960:	4602      	mov	r2, r0
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	2b02      	cmp	r3, #2
 8006968:	d902      	bls.n	8006970 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800696a:	2303      	movs	r3, #3
 800696c:	73fb      	strb	r3, [r7, #15]
        break;
 800696e:	e005      	b.n	800697c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006970:	4b2c      	ldr	r3, [pc, #176]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006978:	2b00      	cmp	r3, #0
 800697a:	d1ef      	bne.n	800695c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800697c:	7bfb      	ldrb	r3, [r7, #15]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d14a      	bne.n	8006a18 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d111      	bne.n	80069ac <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006988:	4b26      	ldr	r3, [pc, #152]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 800698a:	695b      	ldr	r3, [r3, #20]
 800698c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006990:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	6892      	ldr	r2, [r2, #8]
 8006998:	0211      	lsls	r1, r2, #8
 800699a:	687a      	ldr	r2, [r7, #4]
 800699c:	68d2      	ldr	r2, [r2, #12]
 800699e:	0912      	lsrs	r2, r2, #4
 80069a0:	0452      	lsls	r2, r2, #17
 80069a2:	430a      	orrs	r2, r1
 80069a4:	491f      	ldr	r1, [pc, #124]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069a6:	4313      	orrs	r3, r2
 80069a8:	614b      	str	r3, [r1, #20]
 80069aa:	e011      	b.n	80069d0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80069ac:	4b1d      	ldr	r3, [pc, #116]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069ae:	695b      	ldr	r3, [r3, #20]
 80069b0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80069b4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	6892      	ldr	r2, [r2, #8]
 80069bc:	0211      	lsls	r1, r2, #8
 80069be:	687a      	ldr	r2, [r7, #4]
 80069c0:	6912      	ldr	r2, [r2, #16]
 80069c2:	0852      	lsrs	r2, r2, #1
 80069c4:	3a01      	subs	r2, #1
 80069c6:	0652      	lsls	r2, r2, #25
 80069c8:	430a      	orrs	r2, r1
 80069ca:	4916      	ldr	r1, [pc, #88]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069cc:	4313      	orrs	r3, r2
 80069ce:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80069d0:	4b14      	ldr	r3, [pc, #80]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a13      	ldr	r2, [pc, #76]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069da:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069dc:	f7fb fa66 	bl	8001eac <HAL_GetTick>
 80069e0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80069e2:	e009      	b.n	80069f8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80069e4:	f7fb fa62 	bl	8001eac <HAL_GetTick>
 80069e8:	4602      	mov	r2, r0
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	1ad3      	subs	r3, r2, r3
 80069ee:	2b02      	cmp	r3, #2
 80069f0:	d902      	bls.n	80069f8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80069f2:	2303      	movs	r3, #3
 80069f4:	73fb      	strb	r3, [r7, #15]
          break;
 80069f6:	e005      	b.n	8006a04 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80069f8:	4b0a      	ldr	r3, [pc, #40]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d0ef      	beq.n	80069e4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006a04:	7bfb      	ldrb	r3, [r7, #15]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d106      	bne.n	8006a18 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006a0a:	4b06      	ldr	r3, [pc, #24]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a0c:	695a      	ldr	r2, [r3, #20]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	695b      	ldr	r3, [r3, #20]
 8006a12:	4904      	ldr	r1, [pc, #16]	; (8006a24 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a14:	4313      	orrs	r3, r2
 8006a16:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3710      	adds	r7, #16
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	bf00      	nop
 8006a24:	40021000 	.word	0x40021000

08006a28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d101      	bne.n	8006a3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e095      	b.n	8006b66 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d108      	bne.n	8006a54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a4a:	d009      	beq.n	8006a60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	61da      	str	r2, [r3, #28]
 8006a52:	e005      	b.n	8006a60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2200      	movs	r2, #0
 8006a64:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006a6c:	b2db      	uxtb	r3, r3
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d106      	bne.n	8006a80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f7fa ff84 	bl	8001988 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2202      	movs	r2, #2
 8006a84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a96:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006aa0:	d902      	bls.n	8006aa8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	60fb      	str	r3, [r7, #12]
 8006aa6:	e002      	b.n	8006aae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006aa8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006aac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006ab6:	d007      	beq.n	8006ac8 <HAL_SPI_Init+0xa0>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006ac0:	d002      	beq.n	8006ac8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006ad8:	431a      	orrs	r2, r3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	691b      	ldr	r3, [r3, #16]
 8006ade:	f003 0302 	and.w	r3, r3, #2
 8006ae2:	431a      	orrs	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	695b      	ldr	r3, [r3, #20]
 8006ae8:	f003 0301 	and.w	r3, r3, #1
 8006aec:	431a      	orrs	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	699b      	ldr	r3, [r3, #24]
 8006af2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006af6:	431a      	orrs	r2, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	69db      	ldr	r3, [r3, #28]
 8006afc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b00:	431a      	orrs	r2, r3
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6a1b      	ldr	r3, [r3, #32]
 8006b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b0a:	ea42 0103 	orr.w	r1, r2, r3
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b12:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	699b      	ldr	r3, [r3, #24]
 8006b22:	0c1b      	lsrs	r3, r3, #16
 8006b24:	f003 0204 	and.w	r2, r3, #4
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b2c:	f003 0310 	and.w	r3, r3, #16
 8006b30:	431a      	orrs	r2, r3
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b36:	f003 0308 	and.w	r3, r3, #8
 8006b3a:	431a      	orrs	r2, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	68db      	ldr	r3, [r3, #12]
 8006b40:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006b44:	ea42 0103 	orr.w	r1, r2, r3
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	430a      	orrs	r2, r1
 8006b54:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006b64:	2300      	movs	r3, #0
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3710      	adds	r7, #16
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}

08006b6e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b6e:	b580      	push	{r7, lr}
 8006b70:	b082      	sub	sp, #8
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d101      	bne.n	8006b80 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	e040      	b.n	8006c02 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d106      	bne.n	8006b96 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f7fa ff3d 	bl	8001a10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2224      	movs	r2, #36	; 0x24
 8006b9a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f022 0201 	bic.w	r2, r2, #1
 8006baa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f000 f991 	bl	8006ed4 <UART_SetConfig>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d101      	bne.n	8006bbc <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e022      	b.n	8006c02 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d002      	beq.n	8006bca <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f000 fc0f 	bl	80073e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	685a      	ldr	r2, [r3, #4]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006bd8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	689a      	ldr	r2, [r3, #8]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006be8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f042 0201 	orr.w	r2, r2, #1
 8006bf8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 fc96 	bl	800752c <UART_CheckIdleState>
 8006c00:	4603      	mov	r3, r0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3708      	adds	r7, #8
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}

08006c0a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c0a:	b580      	push	{r7, lr}
 8006c0c:	b08a      	sub	sp, #40	; 0x28
 8006c0e:	af02      	add	r7, sp, #8
 8006c10:	60f8      	str	r0, [r7, #12]
 8006c12:	60b9      	str	r1, [r7, #8]
 8006c14:	603b      	str	r3, [r7, #0]
 8006c16:	4613      	mov	r3, r2
 8006c18:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006c1e:	2b20      	cmp	r3, #32
 8006c20:	f040 8082 	bne.w	8006d28 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d002      	beq.n	8006c30 <HAL_UART_Transmit+0x26>
 8006c2a:	88fb      	ldrh	r3, [r7, #6]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d101      	bne.n	8006c34 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	e07a      	b.n	8006d2a <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	d101      	bne.n	8006c42 <HAL_UART_Transmit+0x38>
 8006c3e:	2302      	movs	r3, #2
 8006c40:	e073      	b.n	8006d2a <HAL_UART_Transmit+0x120>
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2201      	movs	r2, #1
 8006c46:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2221      	movs	r2, #33	; 0x21
 8006c56:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c58:	f7fb f928 	bl	8001eac <HAL_GetTick>
 8006c5c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	88fa      	ldrh	r2, [r7, #6]
 8006c62:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	88fa      	ldrh	r2, [r7, #6]
 8006c6a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c76:	d108      	bne.n	8006c8a <HAL_UART_Transmit+0x80>
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	691b      	ldr	r3, [r3, #16]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d104      	bne.n	8006c8a <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006c80:	2300      	movs	r3, #0
 8006c82:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	61bb      	str	r3, [r7, #24]
 8006c88:	e003      	b.n	8006c92 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006c9a:	e02d      	b.n	8006cf8 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	9300      	str	r3, [sp, #0]
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	2180      	movs	r1, #128	; 0x80
 8006ca6:	68f8      	ldr	r0, [r7, #12]
 8006ca8:	f000 fc89 	bl	80075be <UART_WaitOnFlagUntilTimeout>
 8006cac:	4603      	mov	r3, r0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d001      	beq.n	8006cb6 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006cb2:	2303      	movs	r3, #3
 8006cb4:	e039      	b.n	8006d2a <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d10b      	bne.n	8006cd4 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006cbc:	69bb      	ldr	r3, [r7, #24]
 8006cbe:	881a      	ldrh	r2, [r3, #0]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006cc8:	b292      	uxth	r2, r2
 8006cca:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006ccc:	69bb      	ldr	r3, [r7, #24]
 8006cce:	3302      	adds	r3, #2
 8006cd0:	61bb      	str	r3, [r7, #24]
 8006cd2:	e008      	b.n	8006ce6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006cd4:	69fb      	ldr	r3, [r7, #28]
 8006cd6:	781a      	ldrb	r2, [r3, #0]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	b292      	uxth	r2, r2
 8006cde:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	b29a      	uxth	r2, r3
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d1cb      	bne.n	8006c9c <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	9300      	str	r3, [sp, #0]
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	2140      	movs	r1, #64	; 0x40
 8006d0e:	68f8      	ldr	r0, [r7, #12]
 8006d10:	f000 fc55 	bl	80075be <UART_WaitOnFlagUntilTimeout>
 8006d14:	4603      	mov	r3, r0
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d001      	beq.n	8006d1e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006d1a:	2303      	movs	r3, #3
 8006d1c:	e005      	b.n	8006d2a <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2220      	movs	r2, #32
 8006d22:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006d24:	2300      	movs	r3, #0
 8006d26:	e000      	b.n	8006d2a <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006d28:	2302      	movs	r3, #2
  }
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3720      	adds	r7, #32
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}

08006d32 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d32:	b580      	push	{r7, lr}
 8006d34:	b08a      	sub	sp, #40	; 0x28
 8006d36:	af02      	add	r7, sp, #8
 8006d38:	60f8      	str	r0, [r7, #12]
 8006d3a:	60b9      	str	r1, [r7, #8]
 8006d3c:	603b      	str	r3, [r7, #0]
 8006d3e:	4613      	mov	r3, r2
 8006d40:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d46:	2b20      	cmp	r3, #32
 8006d48:	f040 80bf 	bne.w	8006eca <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d002      	beq.n	8006d58 <HAL_UART_Receive+0x26>
 8006d52:	88fb      	ldrh	r3, [r7, #6]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d101      	bne.n	8006d5c <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e0b7      	b.n	8006ecc <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d101      	bne.n	8006d6a <HAL_UART_Receive+0x38>
 8006d66:	2302      	movs	r3, #2
 8006d68:	e0b0      	b.n	8006ecc <HAL_UART_Receive+0x19a>
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2200      	movs	r2, #0
 8006d76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2222      	movs	r2, #34	; 0x22
 8006d7e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2200      	movs	r2, #0
 8006d84:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d86:	f7fb f891 	bl	8001eac <HAL_GetTick>
 8006d8a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	88fa      	ldrh	r2, [r7, #6]
 8006d90:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	88fa      	ldrh	r2, [r7, #6]
 8006d98:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006da4:	d10e      	bne.n	8006dc4 <HAL_UART_Receive+0x92>
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	691b      	ldr	r3, [r3, #16]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d105      	bne.n	8006dba <HAL_UART_Receive+0x88>
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006db4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006db8:	e02d      	b.n	8006e16 <HAL_UART_Receive+0xe4>
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	22ff      	movs	r2, #255	; 0xff
 8006dbe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006dc2:	e028      	b.n	8006e16 <HAL_UART_Receive+0xe4>
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d10d      	bne.n	8006de8 <HAL_UART_Receive+0xb6>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	691b      	ldr	r3, [r3, #16]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d104      	bne.n	8006dde <HAL_UART_Receive+0xac>
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	22ff      	movs	r2, #255	; 0xff
 8006dd8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006ddc:	e01b      	b.n	8006e16 <HAL_UART_Receive+0xe4>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	227f      	movs	r2, #127	; 0x7f
 8006de2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006de6:	e016      	b.n	8006e16 <HAL_UART_Receive+0xe4>
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006df0:	d10d      	bne.n	8006e0e <HAL_UART_Receive+0xdc>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	691b      	ldr	r3, [r3, #16]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d104      	bne.n	8006e04 <HAL_UART_Receive+0xd2>
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	227f      	movs	r2, #127	; 0x7f
 8006dfe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006e02:	e008      	b.n	8006e16 <HAL_UART_Receive+0xe4>
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	223f      	movs	r2, #63	; 0x3f
 8006e08:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006e0c:	e003      	b.n	8006e16 <HAL_UART_Receive+0xe4>
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2200      	movs	r2, #0
 8006e12:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006e1c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e26:	d108      	bne.n	8006e3a <HAL_UART_Receive+0x108>
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	691b      	ldr	r3, [r3, #16]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d104      	bne.n	8006e3a <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8006e30:	2300      	movs	r3, #0
 8006e32:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	61bb      	str	r3, [r7, #24]
 8006e38:	e003      	b.n	8006e42 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	2200      	movs	r2, #0
 8006e46:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006e4a:	e033      	b.n	8006eb4 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	9300      	str	r3, [sp, #0]
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	2200      	movs	r2, #0
 8006e54:	2120      	movs	r1, #32
 8006e56:	68f8      	ldr	r0, [r7, #12]
 8006e58:	f000 fbb1 	bl	80075be <UART_WaitOnFlagUntilTimeout>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d001      	beq.n	8006e66 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8006e62:	2303      	movs	r3, #3
 8006e64:	e032      	b.n	8006ecc <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d10c      	bne.n	8006e86 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	8a7b      	ldrh	r3, [r7, #18]
 8006e76:	4013      	ands	r3, r2
 8006e78:	b29a      	uxth	r2, r3
 8006e7a:	69bb      	ldr	r3, [r7, #24]
 8006e7c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006e7e:	69bb      	ldr	r3, [r7, #24]
 8006e80:	3302      	adds	r3, #2
 8006e82:	61bb      	str	r3, [r7, #24]
 8006e84:	e00d      	b.n	8006ea2 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	b2da      	uxtb	r2, r3
 8006e90:	8a7b      	ldrh	r3, [r7, #18]
 8006e92:	b2db      	uxtb	r3, r3
 8006e94:	4013      	ands	r3, r2
 8006e96:	b2da      	uxtb	r2, r3
 8006e98:	69fb      	ldr	r3, [r7, #28]
 8006e9a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006e9c:	69fb      	ldr	r3, [r7, #28]
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	3b01      	subs	r3, #1
 8006eac:	b29a      	uxth	r2, r3
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d1c5      	bne.n	8006e4c <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2220      	movs	r2, #32
 8006ec4:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	e000      	b.n	8006ecc <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8006eca:	2302      	movs	r3, #2
  }
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3720      	adds	r7, #32
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}

08006ed4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ed4:	b5b0      	push	{r4, r5, r7, lr}
 8006ed6:	b088      	sub	sp, #32
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006edc:	2300      	movs	r3, #0
 8006ede:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	689a      	ldr	r2, [r3, #8]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	431a      	orrs	r2, r3
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	695b      	ldr	r3, [r3, #20]
 8006eee:	431a      	orrs	r2, r3
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	69db      	ldr	r3, [r3, #28]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	4bad      	ldr	r3, [pc, #692]	; (80071b4 <UART_SetConfig+0x2e0>)
 8006f00:	4013      	ands	r3, r2
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	6812      	ldr	r2, [r2, #0]
 8006f06:	69f9      	ldr	r1, [r7, #28]
 8006f08:	430b      	orrs	r3, r1
 8006f0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	68da      	ldr	r2, [r3, #12]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	430a      	orrs	r2, r1
 8006f20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	699b      	ldr	r3, [r3, #24]
 8006f26:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4aa2      	ldr	r2, [pc, #648]	; (80071b8 <UART_SetConfig+0x2e4>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d004      	beq.n	8006f3c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6a1b      	ldr	r3, [r3, #32]
 8006f36:	69fa      	ldr	r2, [r7, #28]
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	69fa      	ldr	r2, [r7, #28]
 8006f4c:	430a      	orrs	r2, r1
 8006f4e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a99      	ldr	r2, [pc, #612]	; (80071bc <UART_SetConfig+0x2e8>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d121      	bne.n	8006f9e <UART_SetConfig+0xca>
 8006f5a:	4b99      	ldr	r3, [pc, #612]	; (80071c0 <UART_SetConfig+0x2ec>)
 8006f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f60:	f003 0303 	and.w	r3, r3, #3
 8006f64:	2b03      	cmp	r3, #3
 8006f66:	d817      	bhi.n	8006f98 <UART_SetConfig+0xc4>
 8006f68:	a201      	add	r2, pc, #4	; (adr r2, 8006f70 <UART_SetConfig+0x9c>)
 8006f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f6e:	bf00      	nop
 8006f70:	08006f81 	.word	0x08006f81
 8006f74:	08006f8d 	.word	0x08006f8d
 8006f78:	08006f87 	.word	0x08006f87
 8006f7c:	08006f93 	.word	0x08006f93
 8006f80:	2301      	movs	r3, #1
 8006f82:	76fb      	strb	r3, [r7, #27]
 8006f84:	e0e7      	b.n	8007156 <UART_SetConfig+0x282>
 8006f86:	2302      	movs	r3, #2
 8006f88:	76fb      	strb	r3, [r7, #27]
 8006f8a:	e0e4      	b.n	8007156 <UART_SetConfig+0x282>
 8006f8c:	2304      	movs	r3, #4
 8006f8e:	76fb      	strb	r3, [r7, #27]
 8006f90:	e0e1      	b.n	8007156 <UART_SetConfig+0x282>
 8006f92:	2308      	movs	r3, #8
 8006f94:	76fb      	strb	r3, [r7, #27]
 8006f96:	e0de      	b.n	8007156 <UART_SetConfig+0x282>
 8006f98:	2310      	movs	r3, #16
 8006f9a:	76fb      	strb	r3, [r7, #27]
 8006f9c:	e0db      	b.n	8007156 <UART_SetConfig+0x282>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a88      	ldr	r2, [pc, #544]	; (80071c4 <UART_SetConfig+0x2f0>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d132      	bne.n	800700e <UART_SetConfig+0x13a>
 8006fa8:	4b85      	ldr	r3, [pc, #532]	; (80071c0 <UART_SetConfig+0x2ec>)
 8006faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fae:	f003 030c 	and.w	r3, r3, #12
 8006fb2:	2b0c      	cmp	r3, #12
 8006fb4:	d828      	bhi.n	8007008 <UART_SetConfig+0x134>
 8006fb6:	a201      	add	r2, pc, #4	; (adr r2, 8006fbc <UART_SetConfig+0xe8>)
 8006fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fbc:	08006ff1 	.word	0x08006ff1
 8006fc0:	08007009 	.word	0x08007009
 8006fc4:	08007009 	.word	0x08007009
 8006fc8:	08007009 	.word	0x08007009
 8006fcc:	08006ffd 	.word	0x08006ffd
 8006fd0:	08007009 	.word	0x08007009
 8006fd4:	08007009 	.word	0x08007009
 8006fd8:	08007009 	.word	0x08007009
 8006fdc:	08006ff7 	.word	0x08006ff7
 8006fe0:	08007009 	.word	0x08007009
 8006fe4:	08007009 	.word	0x08007009
 8006fe8:	08007009 	.word	0x08007009
 8006fec:	08007003 	.word	0x08007003
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	76fb      	strb	r3, [r7, #27]
 8006ff4:	e0af      	b.n	8007156 <UART_SetConfig+0x282>
 8006ff6:	2302      	movs	r3, #2
 8006ff8:	76fb      	strb	r3, [r7, #27]
 8006ffa:	e0ac      	b.n	8007156 <UART_SetConfig+0x282>
 8006ffc:	2304      	movs	r3, #4
 8006ffe:	76fb      	strb	r3, [r7, #27]
 8007000:	e0a9      	b.n	8007156 <UART_SetConfig+0x282>
 8007002:	2308      	movs	r3, #8
 8007004:	76fb      	strb	r3, [r7, #27]
 8007006:	e0a6      	b.n	8007156 <UART_SetConfig+0x282>
 8007008:	2310      	movs	r3, #16
 800700a:	76fb      	strb	r3, [r7, #27]
 800700c:	e0a3      	b.n	8007156 <UART_SetConfig+0x282>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a6d      	ldr	r2, [pc, #436]	; (80071c8 <UART_SetConfig+0x2f4>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d120      	bne.n	800705a <UART_SetConfig+0x186>
 8007018:	4b69      	ldr	r3, [pc, #420]	; (80071c0 <UART_SetConfig+0x2ec>)
 800701a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800701e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007022:	2b30      	cmp	r3, #48	; 0x30
 8007024:	d013      	beq.n	800704e <UART_SetConfig+0x17a>
 8007026:	2b30      	cmp	r3, #48	; 0x30
 8007028:	d814      	bhi.n	8007054 <UART_SetConfig+0x180>
 800702a:	2b20      	cmp	r3, #32
 800702c:	d009      	beq.n	8007042 <UART_SetConfig+0x16e>
 800702e:	2b20      	cmp	r3, #32
 8007030:	d810      	bhi.n	8007054 <UART_SetConfig+0x180>
 8007032:	2b00      	cmp	r3, #0
 8007034:	d002      	beq.n	800703c <UART_SetConfig+0x168>
 8007036:	2b10      	cmp	r3, #16
 8007038:	d006      	beq.n	8007048 <UART_SetConfig+0x174>
 800703a:	e00b      	b.n	8007054 <UART_SetConfig+0x180>
 800703c:	2300      	movs	r3, #0
 800703e:	76fb      	strb	r3, [r7, #27]
 8007040:	e089      	b.n	8007156 <UART_SetConfig+0x282>
 8007042:	2302      	movs	r3, #2
 8007044:	76fb      	strb	r3, [r7, #27]
 8007046:	e086      	b.n	8007156 <UART_SetConfig+0x282>
 8007048:	2304      	movs	r3, #4
 800704a:	76fb      	strb	r3, [r7, #27]
 800704c:	e083      	b.n	8007156 <UART_SetConfig+0x282>
 800704e:	2308      	movs	r3, #8
 8007050:	76fb      	strb	r3, [r7, #27]
 8007052:	e080      	b.n	8007156 <UART_SetConfig+0x282>
 8007054:	2310      	movs	r3, #16
 8007056:	76fb      	strb	r3, [r7, #27]
 8007058:	e07d      	b.n	8007156 <UART_SetConfig+0x282>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a5b      	ldr	r2, [pc, #364]	; (80071cc <UART_SetConfig+0x2f8>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d120      	bne.n	80070a6 <UART_SetConfig+0x1d2>
 8007064:	4b56      	ldr	r3, [pc, #344]	; (80071c0 <UART_SetConfig+0x2ec>)
 8007066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800706a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800706e:	2bc0      	cmp	r3, #192	; 0xc0
 8007070:	d013      	beq.n	800709a <UART_SetConfig+0x1c6>
 8007072:	2bc0      	cmp	r3, #192	; 0xc0
 8007074:	d814      	bhi.n	80070a0 <UART_SetConfig+0x1cc>
 8007076:	2b80      	cmp	r3, #128	; 0x80
 8007078:	d009      	beq.n	800708e <UART_SetConfig+0x1ba>
 800707a:	2b80      	cmp	r3, #128	; 0x80
 800707c:	d810      	bhi.n	80070a0 <UART_SetConfig+0x1cc>
 800707e:	2b00      	cmp	r3, #0
 8007080:	d002      	beq.n	8007088 <UART_SetConfig+0x1b4>
 8007082:	2b40      	cmp	r3, #64	; 0x40
 8007084:	d006      	beq.n	8007094 <UART_SetConfig+0x1c0>
 8007086:	e00b      	b.n	80070a0 <UART_SetConfig+0x1cc>
 8007088:	2300      	movs	r3, #0
 800708a:	76fb      	strb	r3, [r7, #27]
 800708c:	e063      	b.n	8007156 <UART_SetConfig+0x282>
 800708e:	2302      	movs	r3, #2
 8007090:	76fb      	strb	r3, [r7, #27]
 8007092:	e060      	b.n	8007156 <UART_SetConfig+0x282>
 8007094:	2304      	movs	r3, #4
 8007096:	76fb      	strb	r3, [r7, #27]
 8007098:	e05d      	b.n	8007156 <UART_SetConfig+0x282>
 800709a:	2308      	movs	r3, #8
 800709c:	76fb      	strb	r3, [r7, #27]
 800709e:	e05a      	b.n	8007156 <UART_SetConfig+0x282>
 80070a0:	2310      	movs	r3, #16
 80070a2:	76fb      	strb	r3, [r7, #27]
 80070a4:	e057      	b.n	8007156 <UART_SetConfig+0x282>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a49      	ldr	r2, [pc, #292]	; (80071d0 <UART_SetConfig+0x2fc>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d125      	bne.n	80070fc <UART_SetConfig+0x228>
 80070b0:	4b43      	ldr	r3, [pc, #268]	; (80071c0 <UART_SetConfig+0x2ec>)
 80070b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070be:	d017      	beq.n	80070f0 <UART_SetConfig+0x21c>
 80070c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070c4:	d817      	bhi.n	80070f6 <UART_SetConfig+0x222>
 80070c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070ca:	d00b      	beq.n	80070e4 <UART_SetConfig+0x210>
 80070cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070d0:	d811      	bhi.n	80070f6 <UART_SetConfig+0x222>
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d003      	beq.n	80070de <UART_SetConfig+0x20a>
 80070d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070da:	d006      	beq.n	80070ea <UART_SetConfig+0x216>
 80070dc:	e00b      	b.n	80070f6 <UART_SetConfig+0x222>
 80070de:	2300      	movs	r3, #0
 80070e0:	76fb      	strb	r3, [r7, #27]
 80070e2:	e038      	b.n	8007156 <UART_SetConfig+0x282>
 80070e4:	2302      	movs	r3, #2
 80070e6:	76fb      	strb	r3, [r7, #27]
 80070e8:	e035      	b.n	8007156 <UART_SetConfig+0x282>
 80070ea:	2304      	movs	r3, #4
 80070ec:	76fb      	strb	r3, [r7, #27]
 80070ee:	e032      	b.n	8007156 <UART_SetConfig+0x282>
 80070f0:	2308      	movs	r3, #8
 80070f2:	76fb      	strb	r3, [r7, #27]
 80070f4:	e02f      	b.n	8007156 <UART_SetConfig+0x282>
 80070f6:	2310      	movs	r3, #16
 80070f8:	76fb      	strb	r3, [r7, #27]
 80070fa:	e02c      	b.n	8007156 <UART_SetConfig+0x282>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a2d      	ldr	r2, [pc, #180]	; (80071b8 <UART_SetConfig+0x2e4>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d125      	bne.n	8007152 <UART_SetConfig+0x27e>
 8007106:	4b2e      	ldr	r3, [pc, #184]	; (80071c0 <UART_SetConfig+0x2ec>)
 8007108:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800710c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007110:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007114:	d017      	beq.n	8007146 <UART_SetConfig+0x272>
 8007116:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800711a:	d817      	bhi.n	800714c <UART_SetConfig+0x278>
 800711c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007120:	d00b      	beq.n	800713a <UART_SetConfig+0x266>
 8007122:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007126:	d811      	bhi.n	800714c <UART_SetConfig+0x278>
 8007128:	2b00      	cmp	r3, #0
 800712a:	d003      	beq.n	8007134 <UART_SetConfig+0x260>
 800712c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007130:	d006      	beq.n	8007140 <UART_SetConfig+0x26c>
 8007132:	e00b      	b.n	800714c <UART_SetConfig+0x278>
 8007134:	2300      	movs	r3, #0
 8007136:	76fb      	strb	r3, [r7, #27]
 8007138:	e00d      	b.n	8007156 <UART_SetConfig+0x282>
 800713a:	2302      	movs	r3, #2
 800713c:	76fb      	strb	r3, [r7, #27]
 800713e:	e00a      	b.n	8007156 <UART_SetConfig+0x282>
 8007140:	2304      	movs	r3, #4
 8007142:	76fb      	strb	r3, [r7, #27]
 8007144:	e007      	b.n	8007156 <UART_SetConfig+0x282>
 8007146:	2308      	movs	r3, #8
 8007148:	76fb      	strb	r3, [r7, #27]
 800714a:	e004      	b.n	8007156 <UART_SetConfig+0x282>
 800714c:	2310      	movs	r3, #16
 800714e:	76fb      	strb	r3, [r7, #27]
 8007150:	e001      	b.n	8007156 <UART_SetConfig+0x282>
 8007152:	2310      	movs	r3, #16
 8007154:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a17      	ldr	r2, [pc, #92]	; (80071b8 <UART_SetConfig+0x2e4>)
 800715c:	4293      	cmp	r3, r2
 800715e:	f040 8087 	bne.w	8007270 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007162:	7efb      	ldrb	r3, [r7, #27]
 8007164:	2b08      	cmp	r3, #8
 8007166:	d837      	bhi.n	80071d8 <UART_SetConfig+0x304>
 8007168:	a201      	add	r2, pc, #4	; (adr r2, 8007170 <UART_SetConfig+0x29c>)
 800716a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800716e:	bf00      	nop
 8007170:	08007195 	.word	0x08007195
 8007174:	080071d9 	.word	0x080071d9
 8007178:	0800719d 	.word	0x0800719d
 800717c:	080071d9 	.word	0x080071d9
 8007180:	080071a3 	.word	0x080071a3
 8007184:	080071d9 	.word	0x080071d9
 8007188:	080071d9 	.word	0x080071d9
 800718c:	080071d9 	.word	0x080071d9
 8007190:	080071ab 	.word	0x080071ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007194:	f7fe fef0 	bl	8005f78 <HAL_RCC_GetPCLK1Freq>
 8007198:	6178      	str	r0, [r7, #20]
        break;
 800719a:	e022      	b.n	80071e2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800719c:	4b0d      	ldr	r3, [pc, #52]	; (80071d4 <UART_SetConfig+0x300>)
 800719e:	617b      	str	r3, [r7, #20]
        break;
 80071a0:	e01f      	b.n	80071e2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071a2:	f7fe fe51 	bl	8005e48 <HAL_RCC_GetSysClockFreq>
 80071a6:	6178      	str	r0, [r7, #20]
        break;
 80071a8:	e01b      	b.n	80071e2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071ae:	617b      	str	r3, [r7, #20]
        break;
 80071b0:	e017      	b.n	80071e2 <UART_SetConfig+0x30e>
 80071b2:	bf00      	nop
 80071b4:	efff69f3 	.word	0xefff69f3
 80071b8:	40008000 	.word	0x40008000
 80071bc:	40013800 	.word	0x40013800
 80071c0:	40021000 	.word	0x40021000
 80071c4:	40004400 	.word	0x40004400
 80071c8:	40004800 	.word	0x40004800
 80071cc:	40004c00 	.word	0x40004c00
 80071d0:	40005000 	.word	0x40005000
 80071d4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80071d8:	2300      	movs	r3, #0
 80071da:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80071dc:	2301      	movs	r3, #1
 80071de:	76bb      	strb	r3, [r7, #26]
        break;
 80071e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	f000 80f1 	beq.w	80073cc <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	685a      	ldr	r2, [r3, #4]
 80071ee:	4613      	mov	r3, r2
 80071f0:	005b      	lsls	r3, r3, #1
 80071f2:	4413      	add	r3, r2
 80071f4:	697a      	ldr	r2, [r7, #20]
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d305      	bcc.n	8007206 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007200:	697a      	ldr	r2, [r7, #20]
 8007202:	429a      	cmp	r2, r3
 8007204:	d902      	bls.n	800720c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8007206:	2301      	movs	r3, #1
 8007208:	76bb      	strb	r3, [r7, #26]
 800720a:	e0df      	b.n	80073cc <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	4618      	mov	r0, r3
 8007210:	f04f 0100 	mov.w	r1, #0
 8007214:	f04f 0200 	mov.w	r2, #0
 8007218:	f04f 0300 	mov.w	r3, #0
 800721c:	020b      	lsls	r3, r1, #8
 800721e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007222:	0202      	lsls	r2, r0, #8
 8007224:	6879      	ldr	r1, [r7, #4]
 8007226:	6849      	ldr	r1, [r1, #4]
 8007228:	0849      	lsrs	r1, r1, #1
 800722a:	4608      	mov	r0, r1
 800722c:	f04f 0100 	mov.w	r1, #0
 8007230:	1814      	adds	r4, r2, r0
 8007232:	eb43 0501 	adc.w	r5, r3, r1
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	461a      	mov	r2, r3
 800723c:	f04f 0300 	mov.w	r3, #0
 8007240:	4620      	mov	r0, r4
 8007242:	4629      	mov	r1, r5
 8007244:	f7f9 f81c 	bl	8000280 <__aeabi_uldivmod>
 8007248:	4602      	mov	r2, r0
 800724a:	460b      	mov	r3, r1
 800724c:	4613      	mov	r3, r2
 800724e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007256:	d308      	bcc.n	800726a <UART_SetConfig+0x396>
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800725e:	d204      	bcs.n	800726a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	693a      	ldr	r2, [r7, #16]
 8007266:	60da      	str	r2, [r3, #12]
 8007268:	e0b0      	b.n	80073cc <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	76bb      	strb	r3, [r7, #26]
 800726e:	e0ad      	b.n	80073cc <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	69db      	ldr	r3, [r3, #28]
 8007274:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007278:	d15c      	bne.n	8007334 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800727a:	7efb      	ldrb	r3, [r7, #27]
 800727c:	2b08      	cmp	r3, #8
 800727e:	d828      	bhi.n	80072d2 <UART_SetConfig+0x3fe>
 8007280:	a201      	add	r2, pc, #4	; (adr r2, 8007288 <UART_SetConfig+0x3b4>)
 8007282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007286:	bf00      	nop
 8007288:	080072ad 	.word	0x080072ad
 800728c:	080072b5 	.word	0x080072b5
 8007290:	080072bd 	.word	0x080072bd
 8007294:	080072d3 	.word	0x080072d3
 8007298:	080072c3 	.word	0x080072c3
 800729c:	080072d3 	.word	0x080072d3
 80072a0:	080072d3 	.word	0x080072d3
 80072a4:	080072d3 	.word	0x080072d3
 80072a8:	080072cb 	.word	0x080072cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072ac:	f7fe fe64 	bl	8005f78 <HAL_RCC_GetPCLK1Freq>
 80072b0:	6178      	str	r0, [r7, #20]
        break;
 80072b2:	e013      	b.n	80072dc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072b4:	f7fe fe76 	bl	8005fa4 <HAL_RCC_GetPCLK2Freq>
 80072b8:	6178      	str	r0, [r7, #20]
        break;
 80072ba:	e00f      	b.n	80072dc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072bc:	4b49      	ldr	r3, [pc, #292]	; (80073e4 <UART_SetConfig+0x510>)
 80072be:	617b      	str	r3, [r7, #20]
        break;
 80072c0:	e00c      	b.n	80072dc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072c2:	f7fe fdc1 	bl	8005e48 <HAL_RCC_GetSysClockFreq>
 80072c6:	6178      	str	r0, [r7, #20]
        break;
 80072c8:	e008      	b.n	80072dc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072ce:	617b      	str	r3, [r7, #20]
        break;
 80072d0:	e004      	b.n	80072dc <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80072d2:	2300      	movs	r3, #0
 80072d4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	76bb      	strb	r3, [r7, #26]
        break;
 80072da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d074      	beq.n	80073cc <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	005a      	lsls	r2, r3, #1
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	085b      	lsrs	r3, r3, #1
 80072ec:	441a      	add	r2, r3
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80072f6:	b29b      	uxth	r3, r3
 80072f8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	2b0f      	cmp	r3, #15
 80072fe:	d916      	bls.n	800732e <UART_SetConfig+0x45a>
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007306:	d212      	bcs.n	800732e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	b29b      	uxth	r3, r3
 800730c:	f023 030f 	bic.w	r3, r3, #15
 8007310:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	085b      	lsrs	r3, r3, #1
 8007316:	b29b      	uxth	r3, r3
 8007318:	f003 0307 	and.w	r3, r3, #7
 800731c:	b29a      	uxth	r2, r3
 800731e:	89fb      	ldrh	r3, [r7, #14]
 8007320:	4313      	orrs	r3, r2
 8007322:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	89fa      	ldrh	r2, [r7, #14]
 800732a:	60da      	str	r2, [r3, #12]
 800732c:	e04e      	b.n	80073cc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	76bb      	strb	r3, [r7, #26]
 8007332:	e04b      	b.n	80073cc <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007334:	7efb      	ldrb	r3, [r7, #27]
 8007336:	2b08      	cmp	r3, #8
 8007338:	d827      	bhi.n	800738a <UART_SetConfig+0x4b6>
 800733a:	a201      	add	r2, pc, #4	; (adr r2, 8007340 <UART_SetConfig+0x46c>)
 800733c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007340:	08007365 	.word	0x08007365
 8007344:	0800736d 	.word	0x0800736d
 8007348:	08007375 	.word	0x08007375
 800734c:	0800738b 	.word	0x0800738b
 8007350:	0800737b 	.word	0x0800737b
 8007354:	0800738b 	.word	0x0800738b
 8007358:	0800738b 	.word	0x0800738b
 800735c:	0800738b 	.word	0x0800738b
 8007360:	08007383 	.word	0x08007383
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007364:	f7fe fe08 	bl	8005f78 <HAL_RCC_GetPCLK1Freq>
 8007368:	6178      	str	r0, [r7, #20]
        break;
 800736a:	e013      	b.n	8007394 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800736c:	f7fe fe1a 	bl	8005fa4 <HAL_RCC_GetPCLK2Freq>
 8007370:	6178      	str	r0, [r7, #20]
        break;
 8007372:	e00f      	b.n	8007394 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007374:	4b1b      	ldr	r3, [pc, #108]	; (80073e4 <UART_SetConfig+0x510>)
 8007376:	617b      	str	r3, [r7, #20]
        break;
 8007378:	e00c      	b.n	8007394 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800737a:	f7fe fd65 	bl	8005e48 <HAL_RCC_GetSysClockFreq>
 800737e:	6178      	str	r0, [r7, #20]
        break;
 8007380:	e008      	b.n	8007394 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007382:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007386:	617b      	str	r3, [r7, #20]
        break;
 8007388:	e004      	b.n	8007394 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800738a:	2300      	movs	r3, #0
 800738c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	76bb      	strb	r3, [r7, #26]
        break;
 8007392:	bf00      	nop
    }

    if (pclk != 0U)
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d018      	beq.n	80073cc <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	085a      	lsrs	r2, r3, #1
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	441a      	add	r2, r3
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	2b0f      	cmp	r3, #15
 80073b4:	d908      	bls.n	80073c8 <UART_SetConfig+0x4f4>
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073bc:	d204      	bcs.n	80073c8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	693a      	ldr	r2, [r7, #16]
 80073c4:	60da      	str	r2, [r3, #12]
 80073c6:	e001      	b.n	80073cc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2200      	movs	r2, #0
 80073d0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80073d8:	7ebb      	ldrb	r3, [r7, #26]
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3720      	adds	r7, #32
 80073de:	46bd      	mov	sp, r7
 80073e0:	bdb0      	pop	{r4, r5, r7, pc}
 80073e2:	bf00      	nop
 80073e4:	00f42400 	.word	0x00f42400

080073e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f4:	f003 0301 	and.w	r3, r3, #1
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d00a      	beq.n	8007412 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	430a      	orrs	r2, r1
 8007410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007416:	f003 0302 	and.w	r3, r3, #2
 800741a:	2b00      	cmp	r3, #0
 800741c:	d00a      	beq.n	8007434 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	430a      	orrs	r2, r1
 8007432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007438:	f003 0304 	and.w	r3, r3, #4
 800743c:	2b00      	cmp	r3, #0
 800743e:	d00a      	beq.n	8007456 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	430a      	orrs	r2, r1
 8007454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745a:	f003 0308 	and.w	r3, r3, #8
 800745e:	2b00      	cmp	r3, #0
 8007460:	d00a      	beq.n	8007478 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	430a      	orrs	r2, r1
 8007476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747c:	f003 0310 	and.w	r3, r3, #16
 8007480:	2b00      	cmp	r3, #0
 8007482:	d00a      	beq.n	800749a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	430a      	orrs	r2, r1
 8007498:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800749e:	f003 0320 	and.w	r3, r3, #32
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d00a      	beq.n	80074bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	430a      	orrs	r2, r1
 80074ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d01a      	beq.n	80074fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	430a      	orrs	r2, r1
 80074dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80074e6:	d10a      	bne.n	80074fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	430a      	orrs	r2, r1
 80074fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00a      	beq.n	8007520 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	430a      	orrs	r2, r1
 800751e:	605a      	str	r2, [r3, #4]
  }
}
 8007520:	bf00      	nop
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b086      	sub	sp, #24
 8007530:	af02      	add	r7, sp, #8
 8007532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2200      	movs	r2, #0
 8007538:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800753c:	f7fa fcb6 	bl	8001eac <HAL_GetTick>
 8007540:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f003 0308 	and.w	r3, r3, #8
 800754c:	2b08      	cmp	r3, #8
 800754e:	d10e      	bne.n	800756e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007550:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007554:	9300      	str	r3, [sp, #0]
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2200      	movs	r2, #0
 800755a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f000 f82d 	bl	80075be <UART_WaitOnFlagUntilTimeout>
 8007564:	4603      	mov	r3, r0
 8007566:	2b00      	cmp	r3, #0
 8007568:	d001      	beq.n	800756e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800756a:	2303      	movs	r3, #3
 800756c:	e023      	b.n	80075b6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f003 0304 	and.w	r3, r3, #4
 8007578:	2b04      	cmp	r3, #4
 800757a:	d10e      	bne.n	800759a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800757c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007580:	9300      	str	r3, [sp, #0]
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2200      	movs	r2, #0
 8007586:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f000 f817 	bl	80075be <UART_WaitOnFlagUntilTimeout>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d001      	beq.n	800759a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e00d      	b.n	80075b6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2220      	movs	r2, #32
 800759e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2220      	movs	r2, #32
 80075a4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2200      	movs	r2, #0
 80075aa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80075b4:	2300      	movs	r3, #0
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	3710      	adds	r7, #16
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}

080075be <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075be:	b580      	push	{r7, lr}
 80075c0:	b084      	sub	sp, #16
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	60f8      	str	r0, [r7, #12]
 80075c6:	60b9      	str	r1, [r7, #8]
 80075c8:	603b      	str	r3, [r7, #0]
 80075ca:	4613      	mov	r3, r2
 80075cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075ce:	e05e      	b.n	800768e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075d0:	69bb      	ldr	r3, [r7, #24]
 80075d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075d6:	d05a      	beq.n	800768e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075d8:	f7fa fc68 	bl	8001eac <HAL_GetTick>
 80075dc:	4602      	mov	r2, r0
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	69ba      	ldr	r2, [r7, #24]
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d302      	bcc.n	80075ee <UART_WaitOnFlagUntilTimeout+0x30>
 80075e8:	69bb      	ldr	r3, [r7, #24]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d11b      	bne.n	8007626 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80075fc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	689a      	ldr	r2, [r3, #8]
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f022 0201 	bic.w	r2, r2, #1
 800760c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2220      	movs	r2, #32
 8007612:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2220      	movs	r2, #32
 8007618:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2200      	movs	r2, #0
 800761e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e043      	b.n	80076ae <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f003 0304 	and.w	r3, r3, #4
 8007630:	2b00      	cmp	r3, #0
 8007632:	d02c      	beq.n	800768e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	69db      	ldr	r3, [r3, #28]
 800763a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800763e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007642:	d124      	bne.n	800768e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800764c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	681a      	ldr	r2, [r3, #0]
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800765c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	689a      	ldr	r2, [r3, #8]
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f022 0201 	bic.w	r2, r2, #1
 800766c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2220      	movs	r2, #32
 8007672:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2220      	movs	r2, #32
 8007678:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2220      	movs	r2, #32
 800767e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2200      	movs	r2, #0
 8007686:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	e00f      	b.n	80076ae <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	69da      	ldr	r2, [r3, #28]
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	4013      	ands	r3, r2
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	429a      	cmp	r2, r3
 800769c:	bf0c      	ite	eq
 800769e:	2301      	moveq	r3, #1
 80076a0:	2300      	movne	r3, #0
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	461a      	mov	r2, r3
 80076a6:	79fb      	ldrb	r3, [r7, #7]
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d091      	beq.n	80075d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	3710      	adds	r7, #16
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}

080076b6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80076b6:	b084      	sub	sp, #16
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b084      	sub	sp, #16
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	f107 001c 	add.w	r0, r7, #28
 80076c4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;


  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 fa23 	bl	8007b20 <USB_CoreReset>
 80076da:	4603      	mov	r3, r0
 80076dc:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80076de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d106      	bne.n	80076f2 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076e8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	639a      	str	r2, [r3, #56]	; 0x38
 80076f0:	e005      	b.n	80076fe <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076f6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 80076fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007700:	4618      	mov	r0, r3
 8007702:	3710      	adds	r7, #16
 8007704:	46bd      	mov	sp, r7
 8007706:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800770a:	b004      	add	sp, #16
 800770c:	4770      	bx	lr

0800770e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800770e:	b480      	push	{r7}
 8007710:	b083      	sub	sp, #12
 8007712:	af00      	add	r7, sp, #0
 8007714:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	f023 0201 	bic.w	r2, r3, #1
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007722:	2300      	movs	r3, #0
}
 8007724:	4618      	mov	r0, r3
 8007726:	370c      	adds	r7, #12
 8007728:	46bd      	mov	sp, r7
 800772a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772e:	4770      	bx	lr

08007730 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	460b      	mov	r3, r1
 800773a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	68db      	ldr	r3, [r3, #12]
 8007740:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007748:	78fb      	ldrb	r3, [r7, #3]
 800774a:	2b01      	cmp	r3, #1
 800774c:	d106      	bne.n	800775c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	60da      	str	r2, [r3, #12]
 800775a:	e00b      	b.n	8007774 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800775c:	78fb      	ldrb	r3, [r7, #3]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d106      	bne.n	8007770 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	60da      	str	r2, [r3, #12]
 800776e:	e001      	b.n	8007774 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	e003      	b.n	800777c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007774:	2032      	movs	r0, #50	; 0x32
 8007776:	f7fa fba5 	bl	8001ec4 <HAL_Delay>

  return HAL_OK;
 800777a:	2300      	movs	r3, #0
}
 800777c:	4618      	mov	r0, r3
 800777e:	3708      	adds	r7, #8
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007784:	b084      	sub	sp, #16
 8007786:	b580      	push	{r7, lr}
 8007788:	b086      	sub	sp, #24
 800778a:	af00      	add	r7, sp, #0
 800778c:	6078      	str	r0, [r7, #4]
 800778e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007792:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007796:	2300      	movs	r3, #0
 8007798:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800779e:	2300      	movs	r3, #0
 80077a0:	613b      	str	r3, [r7, #16]
 80077a2:	e009      	b.n	80077b8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80077a4:	687a      	ldr	r2, [r7, #4]
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	3340      	adds	r3, #64	; 0x40
 80077aa:	009b      	lsls	r3, r3, #2
 80077ac:	4413      	add	r3, r2
 80077ae:	2200      	movs	r2, #0
 80077b0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	3301      	adds	r3, #1
 80077b6:	613b      	str	r3, [r7, #16]
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	2b0e      	cmp	r3, #14
 80077bc:	d9f2      	bls.n	80077a4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80077be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d11c      	bne.n	80077fe <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	68fa      	ldr	r2, [r7, #12]
 80077ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80077d2:	f043 0302 	orr.w	r3, r3, #2
 80077d6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077dc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	601a      	str	r2, [r3, #0]
 80077fc:	e005      	b.n	800780a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007802:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007810:	461a      	mov	r2, r3
 8007812:	2300      	movs	r3, #0
 8007814:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800781c:	4619      	mov	r1, r3
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007824:	461a      	mov	r2, r3
 8007826:	680b      	ldr	r3, [r1, #0]
 8007828:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800782a:	2103      	movs	r1, #3
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f000 f93d 	bl	8007aac <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007832:	2110      	movs	r1, #16
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f000 f8f1 	bl	8007a1c <USB_FlushTxFifo>
 800783a:	4603      	mov	r3, r0
 800783c:	2b00      	cmp	r3, #0
 800783e:	d001      	beq.n	8007844 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 f90f 	bl	8007a68 <USB_FlushRxFifo>
 800784a:	4603      	mov	r3, r0
 800784c:	2b00      	cmp	r3, #0
 800784e:	d001      	beq.n	8007854 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800785a:	461a      	mov	r2, r3
 800785c:	2300      	movs	r3, #0
 800785e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007866:	461a      	mov	r2, r3
 8007868:	2300      	movs	r3, #0
 800786a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007872:	461a      	mov	r2, r3
 8007874:	2300      	movs	r3, #0
 8007876:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007878:	2300      	movs	r3, #0
 800787a:	613b      	str	r3, [r7, #16]
 800787c:	e043      	b.n	8007906 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	015a      	lsls	r2, r3, #5
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	4413      	add	r3, r2
 8007886:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007890:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007894:	d118      	bne.n	80078c8 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d10a      	bne.n	80078b2 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	015a      	lsls	r2, r3, #5
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	4413      	add	r3, r2
 80078a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078a8:	461a      	mov	r2, r3
 80078aa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80078ae:	6013      	str	r3, [r2, #0]
 80078b0:	e013      	b.n	80078da <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	015a      	lsls	r2, r3, #5
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	4413      	add	r3, r2
 80078ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078be:	461a      	mov	r2, r3
 80078c0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80078c4:	6013      	str	r3, [r2, #0]
 80078c6:	e008      	b.n	80078da <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	015a      	lsls	r2, r3, #5
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	4413      	add	r3, r2
 80078d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078d4:	461a      	mov	r2, r3
 80078d6:	2300      	movs	r3, #0
 80078d8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	015a      	lsls	r2, r3, #5
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	4413      	add	r3, r2
 80078e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078e6:	461a      	mov	r2, r3
 80078e8:	2300      	movs	r3, #0
 80078ea:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	015a      	lsls	r2, r3, #5
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	4413      	add	r3, r2
 80078f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078f8:	461a      	mov	r2, r3
 80078fa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80078fe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	3301      	adds	r3, #1
 8007904:	613b      	str	r3, [r7, #16]
 8007906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007908:	693a      	ldr	r2, [r7, #16]
 800790a:	429a      	cmp	r2, r3
 800790c:	d3b7      	bcc.n	800787e <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800790e:	2300      	movs	r3, #0
 8007910:	613b      	str	r3, [r7, #16]
 8007912:	e043      	b.n	800799c <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	015a      	lsls	r2, r3, #5
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	4413      	add	r3, r2
 800791c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007926:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800792a:	d118      	bne.n	800795e <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d10a      	bne.n	8007948 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	015a      	lsls	r2, r3, #5
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	4413      	add	r3, r2
 800793a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800793e:	461a      	mov	r2, r3
 8007940:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007944:	6013      	str	r3, [r2, #0]
 8007946:	e013      	b.n	8007970 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	015a      	lsls	r2, r3, #5
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	4413      	add	r3, r2
 8007950:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007954:	461a      	mov	r2, r3
 8007956:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800795a:	6013      	str	r3, [r2, #0]
 800795c:	e008      	b.n	8007970 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	015a      	lsls	r2, r3, #5
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	4413      	add	r3, r2
 8007966:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800796a:	461a      	mov	r2, r3
 800796c:	2300      	movs	r3, #0
 800796e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	015a      	lsls	r2, r3, #5
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	4413      	add	r3, r2
 8007978:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800797c:	461a      	mov	r2, r3
 800797e:	2300      	movs	r3, #0
 8007980:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	015a      	lsls	r2, r3, #5
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	4413      	add	r3, r2
 800798a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800798e:	461a      	mov	r2, r3
 8007990:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007994:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	3301      	adds	r3, #1
 800799a:	613b      	str	r3, [r7, #16]
 800799c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800799e:	693a      	ldr	r2, [r7, #16]
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d3b7      	bcc.n	8007914 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079aa:	691b      	ldr	r3, [r3, #16]
 80079ac:	68fa      	ldr	r2, [r7, #12]
 80079ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079b6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2200      	movs	r2, #0
 80079bc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80079c4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	699b      	ldr	r3, [r3, #24]
 80079ca:	f043 0210 	orr.w	r2, r3, #16
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	699a      	ldr	r2, [r3, #24]
 80079d6:	4b10      	ldr	r3, [pc, #64]	; (8007a18 <USB_DevInit+0x294>)
 80079d8:	4313      	orrs	r3, r2
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80079de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d005      	beq.n	80079f0 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	699b      	ldr	r3, [r3, #24]
 80079e8:	f043 0208 	orr.w	r2, r3, #8
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80079f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d107      	bne.n	8007a06 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	699b      	ldr	r3, [r3, #24]
 80079fa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80079fe:	f043 0304 	orr.w	r3, r3, #4
 8007a02:	687a      	ldr	r2, [r7, #4]
 8007a04:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007a06:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a08:	4618      	mov	r0, r3
 8007a0a:	3718      	adds	r7, #24
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007a12:	b004      	add	sp, #16
 8007a14:	4770      	bx	lr
 8007a16:	bf00      	nop
 8007a18:	803c3800 	.word	0x803c3800

08007a1c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b085      	sub	sp, #20
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007a26:	2300      	movs	r3, #0
 8007a28:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	019b      	lsls	r3, r3, #6
 8007a2e:	f043 0220 	orr.w	r2, r3, #32
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	3301      	adds	r3, #1
 8007a3a:	60fb      	str	r3, [r7, #12]
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	4a09      	ldr	r2, [pc, #36]	; (8007a64 <USB_FlushTxFifo+0x48>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d901      	bls.n	8007a48 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007a44:	2303      	movs	r3, #3
 8007a46:	e006      	b.n	8007a56 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	691b      	ldr	r3, [r3, #16]
 8007a4c:	f003 0320 	and.w	r3, r3, #32
 8007a50:	2b20      	cmp	r3, #32
 8007a52:	d0f0      	beq.n	8007a36 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007a54:	2300      	movs	r3, #0
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3714      	adds	r7, #20
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a60:	4770      	bx	lr
 8007a62:	bf00      	nop
 8007a64:	00030d40 	.word	0x00030d40

08007a68 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b085      	sub	sp, #20
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007a70:	2300      	movs	r3, #0
 8007a72:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2210      	movs	r2, #16
 8007a78:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	3301      	adds	r3, #1
 8007a7e:	60fb      	str	r3, [r7, #12]
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	4a09      	ldr	r2, [pc, #36]	; (8007aa8 <USB_FlushRxFifo+0x40>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d901      	bls.n	8007a8c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007a88:	2303      	movs	r3, #3
 8007a8a:	e006      	b.n	8007a9a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	691b      	ldr	r3, [r3, #16]
 8007a90:	f003 0310 	and.w	r3, r3, #16
 8007a94:	2b10      	cmp	r3, #16
 8007a96:	d0f0      	beq.n	8007a7a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007a98:	2300      	movs	r3, #0
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3714      	adds	r7, #20
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr
 8007aa6:	bf00      	nop
 8007aa8:	00030d40 	.word	0x00030d40

08007aac <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b085      	sub	sp, #20
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	78fb      	ldrb	r3, [r7, #3]
 8007ac6:	68f9      	ldr	r1, [r7, #12]
 8007ac8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007acc:	4313      	orrs	r3, r2
 8007ace:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007ad0:	2300      	movs	r3, #0
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3714      	adds	r7, #20
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007adc:	4770      	bx	lr

08007ade <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007ade:	b480      	push	{r7}
 8007ae0:	b085      	sub	sp, #20
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	68fa      	ldr	r2, [r7, #12]
 8007af4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007af8:	f023 0303 	bic.w	r3, r3, #3
 8007afc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	68fa      	ldr	r2, [r7, #12]
 8007b08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b0c:	f043 0302 	orr.w	r3, r3, #2
 8007b10:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007b12:	2300      	movs	r3, #0
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3714      	adds	r7, #20
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1e:	4770      	bx	lr

08007b20 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	3301      	adds	r3, #1
 8007b30:	60fb      	str	r3, [r7, #12]
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	4a13      	ldr	r2, [pc, #76]	; (8007b84 <USB_CoreReset+0x64>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d901      	bls.n	8007b3e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007b3a:	2303      	movs	r3, #3
 8007b3c:	e01b      	b.n	8007b76 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	daf2      	bge.n	8007b2c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007b46:	2300      	movs	r3, #0
 8007b48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	691b      	ldr	r3, [r3, #16]
 8007b4e:	f043 0201 	orr.w	r2, r3, #1
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	3301      	adds	r3, #1
 8007b5a:	60fb      	str	r3, [r7, #12]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	4a09      	ldr	r2, [pc, #36]	; (8007b84 <USB_CoreReset+0x64>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d901      	bls.n	8007b68 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007b64:	2303      	movs	r3, #3
 8007b66:	e006      	b.n	8007b76 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	691b      	ldr	r3, [r3, #16]
 8007b6c:	f003 0301 	and.w	r3, r3, #1
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d0f0      	beq.n	8007b56 <USB_CoreReset+0x36>

  return HAL_OK;
 8007b74:	2300      	movs	r3, #0
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	3714      	adds	r7, #20
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b80:	4770      	bx	lr
 8007b82:	bf00      	nop
 8007b84:	00030d40 	.word	0x00030d40

08007b88 <__errno>:
 8007b88:	4b01      	ldr	r3, [pc, #4]	; (8007b90 <__errno+0x8>)
 8007b8a:	6818      	ldr	r0, [r3, #0]
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop
 8007b90:	20000010 	.word	0x20000010

08007b94 <__libc_init_array>:
 8007b94:	b570      	push	{r4, r5, r6, lr}
 8007b96:	4d0d      	ldr	r5, [pc, #52]	; (8007bcc <__libc_init_array+0x38>)
 8007b98:	4c0d      	ldr	r4, [pc, #52]	; (8007bd0 <__libc_init_array+0x3c>)
 8007b9a:	1b64      	subs	r4, r4, r5
 8007b9c:	10a4      	asrs	r4, r4, #2
 8007b9e:	2600      	movs	r6, #0
 8007ba0:	42a6      	cmp	r6, r4
 8007ba2:	d109      	bne.n	8007bb8 <__libc_init_array+0x24>
 8007ba4:	4d0b      	ldr	r5, [pc, #44]	; (8007bd4 <__libc_init_array+0x40>)
 8007ba6:	4c0c      	ldr	r4, [pc, #48]	; (8007bd8 <__libc_init_array+0x44>)
 8007ba8:	f000 fc62 	bl	8008470 <_init>
 8007bac:	1b64      	subs	r4, r4, r5
 8007bae:	10a4      	asrs	r4, r4, #2
 8007bb0:	2600      	movs	r6, #0
 8007bb2:	42a6      	cmp	r6, r4
 8007bb4:	d105      	bne.n	8007bc2 <__libc_init_array+0x2e>
 8007bb6:	bd70      	pop	{r4, r5, r6, pc}
 8007bb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bbc:	4798      	blx	r3
 8007bbe:	3601      	adds	r6, #1
 8007bc0:	e7ee      	b.n	8007ba0 <__libc_init_array+0xc>
 8007bc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bc6:	4798      	blx	r3
 8007bc8:	3601      	adds	r6, #1
 8007bca:	e7f2      	b.n	8007bb2 <__libc_init_array+0x1e>
 8007bcc:	08008b78 	.word	0x08008b78
 8007bd0:	08008b78 	.word	0x08008b78
 8007bd4:	08008b78 	.word	0x08008b78
 8007bd8:	08008b7c 	.word	0x08008b7c

08007bdc <memset>:
 8007bdc:	4402      	add	r2, r0
 8007bde:	4603      	mov	r3, r0
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d100      	bne.n	8007be6 <memset+0xa>
 8007be4:	4770      	bx	lr
 8007be6:	f803 1b01 	strb.w	r1, [r3], #1
 8007bea:	e7f9      	b.n	8007be0 <memset+0x4>

08007bec <sniprintf>:
 8007bec:	b40c      	push	{r2, r3}
 8007bee:	b530      	push	{r4, r5, lr}
 8007bf0:	4b17      	ldr	r3, [pc, #92]	; (8007c50 <sniprintf+0x64>)
 8007bf2:	1e0c      	subs	r4, r1, #0
 8007bf4:	681d      	ldr	r5, [r3, #0]
 8007bf6:	b09d      	sub	sp, #116	; 0x74
 8007bf8:	da08      	bge.n	8007c0c <sniprintf+0x20>
 8007bfa:	238b      	movs	r3, #139	; 0x8b
 8007bfc:	602b      	str	r3, [r5, #0]
 8007bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8007c02:	b01d      	add	sp, #116	; 0x74
 8007c04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007c08:	b002      	add	sp, #8
 8007c0a:	4770      	bx	lr
 8007c0c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007c10:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007c14:	bf14      	ite	ne
 8007c16:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007c1a:	4623      	moveq	r3, r4
 8007c1c:	9304      	str	r3, [sp, #16]
 8007c1e:	9307      	str	r3, [sp, #28]
 8007c20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007c24:	9002      	str	r0, [sp, #8]
 8007c26:	9006      	str	r0, [sp, #24]
 8007c28:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007c2c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007c2e:	ab21      	add	r3, sp, #132	; 0x84
 8007c30:	a902      	add	r1, sp, #8
 8007c32:	4628      	mov	r0, r5
 8007c34:	9301      	str	r3, [sp, #4]
 8007c36:	f000 f869 	bl	8007d0c <_svfiprintf_r>
 8007c3a:	1c43      	adds	r3, r0, #1
 8007c3c:	bfbc      	itt	lt
 8007c3e:	238b      	movlt	r3, #139	; 0x8b
 8007c40:	602b      	strlt	r3, [r5, #0]
 8007c42:	2c00      	cmp	r4, #0
 8007c44:	d0dd      	beq.n	8007c02 <sniprintf+0x16>
 8007c46:	9b02      	ldr	r3, [sp, #8]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	701a      	strb	r2, [r3, #0]
 8007c4c:	e7d9      	b.n	8007c02 <sniprintf+0x16>
 8007c4e:	bf00      	nop
 8007c50:	20000010 	.word	0x20000010

08007c54 <__ssputs_r>:
 8007c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c58:	688e      	ldr	r6, [r1, #8]
 8007c5a:	429e      	cmp	r6, r3
 8007c5c:	4682      	mov	sl, r0
 8007c5e:	460c      	mov	r4, r1
 8007c60:	4690      	mov	r8, r2
 8007c62:	461f      	mov	r7, r3
 8007c64:	d838      	bhi.n	8007cd8 <__ssputs_r+0x84>
 8007c66:	898a      	ldrh	r2, [r1, #12]
 8007c68:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007c6c:	d032      	beq.n	8007cd4 <__ssputs_r+0x80>
 8007c6e:	6825      	ldr	r5, [r4, #0]
 8007c70:	6909      	ldr	r1, [r1, #16]
 8007c72:	eba5 0901 	sub.w	r9, r5, r1
 8007c76:	6965      	ldr	r5, [r4, #20]
 8007c78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007c7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007c80:	3301      	adds	r3, #1
 8007c82:	444b      	add	r3, r9
 8007c84:	106d      	asrs	r5, r5, #1
 8007c86:	429d      	cmp	r5, r3
 8007c88:	bf38      	it	cc
 8007c8a:	461d      	movcc	r5, r3
 8007c8c:	0553      	lsls	r3, r2, #21
 8007c8e:	d531      	bpl.n	8007cf4 <__ssputs_r+0xa0>
 8007c90:	4629      	mov	r1, r5
 8007c92:	f000 fb47 	bl	8008324 <_malloc_r>
 8007c96:	4606      	mov	r6, r0
 8007c98:	b950      	cbnz	r0, 8007cb0 <__ssputs_r+0x5c>
 8007c9a:	230c      	movs	r3, #12
 8007c9c:	f8ca 3000 	str.w	r3, [sl]
 8007ca0:	89a3      	ldrh	r3, [r4, #12]
 8007ca2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ca6:	81a3      	strh	r3, [r4, #12]
 8007ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8007cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cb0:	6921      	ldr	r1, [r4, #16]
 8007cb2:	464a      	mov	r2, r9
 8007cb4:	f000 fabe 	bl	8008234 <memcpy>
 8007cb8:	89a3      	ldrh	r3, [r4, #12]
 8007cba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007cbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cc2:	81a3      	strh	r3, [r4, #12]
 8007cc4:	6126      	str	r6, [r4, #16]
 8007cc6:	6165      	str	r5, [r4, #20]
 8007cc8:	444e      	add	r6, r9
 8007cca:	eba5 0509 	sub.w	r5, r5, r9
 8007cce:	6026      	str	r6, [r4, #0]
 8007cd0:	60a5      	str	r5, [r4, #8]
 8007cd2:	463e      	mov	r6, r7
 8007cd4:	42be      	cmp	r6, r7
 8007cd6:	d900      	bls.n	8007cda <__ssputs_r+0x86>
 8007cd8:	463e      	mov	r6, r7
 8007cda:	4632      	mov	r2, r6
 8007cdc:	6820      	ldr	r0, [r4, #0]
 8007cde:	4641      	mov	r1, r8
 8007ce0:	f000 fab6 	bl	8008250 <memmove>
 8007ce4:	68a3      	ldr	r3, [r4, #8]
 8007ce6:	6822      	ldr	r2, [r4, #0]
 8007ce8:	1b9b      	subs	r3, r3, r6
 8007cea:	4432      	add	r2, r6
 8007cec:	60a3      	str	r3, [r4, #8]
 8007cee:	6022      	str	r2, [r4, #0]
 8007cf0:	2000      	movs	r0, #0
 8007cf2:	e7db      	b.n	8007cac <__ssputs_r+0x58>
 8007cf4:	462a      	mov	r2, r5
 8007cf6:	f000 fb6f 	bl	80083d8 <_realloc_r>
 8007cfa:	4606      	mov	r6, r0
 8007cfc:	2800      	cmp	r0, #0
 8007cfe:	d1e1      	bne.n	8007cc4 <__ssputs_r+0x70>
 8007d00:	6921      	ldr	r1, [r4, #16]
 8007d02:	4650      	mov	r0, sl
 8007d04:	f000 fabe 	bl	8008284 <_free_r>
 8007d08:	e7c7      	b.n	8007c9a <__ssputs_r+0x46>
	...

08007d0c <_svfiprintf_r>:
 8007d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d10:	4698      	mov	r8, r3
 8007d12:	898b      	ldrh	r3, [r1, #12]
 8007d14:	061b      	lsls	r3, r3, #24
 8007d16:	b09d      	sub	sp, #116	; 0x74
 8007d18:	4607      	mov	r7, r0
 8007d1a:	460d      	mov	r5, r1
 8007d1c:	4614      	mov	r4, r2
 8007d1e:	d50e      	bpl.n	8007d3e <_svfiprintf_r+0x32>
 8007d20:	690b      	ldr	r3, [r1, #16]
 8007d22:	b963      	cbnz	r3, 8007d3e <_svfiprintf_r+0x32>
 8007d24:	2140      	movs	r1, #64	; 0x40
 8007d26:	f000 fafd 	bl	8008324 <_malloc_r>
 8007d2a:	6028      	str	r0, [r5, #0]
 8007d2c:	6128      	str	r0, [r5, #16]
 8007d2e:	b920      	cbnz	r0, 8007d3a <_svfiprintf_r+0x2e>
 8007d30:	230c      	movs	r3, #12
 8007d32:	603b      	str	r3, [r7, #0]
 8007d34:	f04f 30ff 	mov.w	r0, #4294967295
 8007d38:	e0d1      	b.n	8007ede <_svfiprintf_r+0x1d2>
 8007d3a:	2340      	movs	r3, #64	; 0x40
 8007d3c:	616b      	str	r3, [r5, #20]
 8007d3e:	2300      	movs	r3, #0
 8007d40:	9309      	str	r3, [sp, #36]	; 0x24
 8007d42:	2320      	movs	r3, #32
 8007d44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d48:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d4c:	2330      	movs	r3, #48	; 0x30
 8007d4e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007ef8 <_svfiprintf_r+0x1ec>
 8007d52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d56:	f04f 0901 	mov.w	r9, #1
 8007d5a:	4623      	mov	r3, r4
 8007d5c:	469a      	mov	sl, r3
 8007d5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d62:	b10a      	cbz	r2, 8007d68 <_svfiprintf_r+0x5c>
 8007d64:	2a25      	cmp	r2, #37	; 0x25
 8007d66:	d1f9      	bne.n	8007d5c <_svfiprintf_r+0x50>
 8007d68:	ebba 0b04 	subs.w	fp, sl, r4
 8007d6c:	d00b      	beq.n	8007d86 <_svfiprintf_r+0x7a>
 8007d6e:	465b      	mov	r3, fp
 8007d70:	4622      	mov	r2, r4
 8007d72:	4629      	mov	r1, r5
 8007d74:	4638      	mov	r0, r7
 8007d76:	f7ff ff6d 	bl	8007c54 <__ssputs_r>
 8007d7a:	3001      	adds	r0, #1
 8007d7c:	f000 80aa 	beq.w	8007ed4 <_svfiprintf_r+0x1c8>
 8007d80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d82:	445a      	add	r2, fp
 8007d84:	9209      	str	r2, [sp, #36]	; 0x24
 8007d86:	f89a 3000 	ldrb.w	r3, [sl]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	f000 80a2 	beq.w	8007ed4 <_svfiprintf_r+0x1c8>
 8007d90:	2300      	movs	r3, #0
 8007d92:	f04f 32ff 	mov.w	r2, #4294967295
 8007d96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d9a:	f10a 0a01 	add.w	sl, sl, #1
 8007d9e:	9304      	str	r3, [sp, #16]
 8007da0:	9307      	str	r3, [sp, #28]
 8007da2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007da6:	931a      	str	r3, [sp, #104]	; 0x68
 8007da8:	4654      	mov	r4, sl
 8007daa:	2205      	movs	r2, #5
 8007dac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007db0:	4851      	ldr	r0, [pc, #324]	; (8007ef8 <_svfiprintf_r+0x1ec>)
 8007db2:	f7f8 fa15 	bl	80001e0 <memchr>
 8007db6:	9a04      	ldr	r2, [sp, #16]
 8007db8:	b9d8      	cbnz	r0, 8007df2 <_svfiprintf_r+0xe6>
 8007dba:	06d0      	lsls	r0, r2, #27
 8007dbc:	bf44      	itt	mi
 8007dbe:	2320      	movmi	r3, #32
 8007dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007dc4:	0711      	lsls	r1, r2, #28
 8007dc6:	bf44      	itt	mi
 8007dc8:	232b      	movmi	r3, #43	; 0x2b
 8007dca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007dce:	f89a 3000 	ldrb.w	r3, [sl]
 8007dd2:	2b2a      	cmp	r3, #42	; 0x2a
 8007dd4:	d015      	beq.n	8007e02 <_svfiprintf_r+0xf6>
 8007dd6:	9a07      	ldr	r2, [sp, #28]
 8007dd8:	4654      	mov	r4, sl
 8007dda:	2000      	movs	r0, #0
 8007ddc:	f04f 0c0a 	mov.w	ip, #10
 8007de0:	4621      	mov	r1, r4
 8007de2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007de6:	3b30      	subs	r3, #48	; 0x30
 8007de8:	2b09      	cmp	r3, #9
 8007dea:	d94e      	bls.n	8007e8a <_svfiprintf_r+0x17e>
 8007dec:	b1b0      	cbz	r0, 8007e1c <_svfiprintf_r+0x110>
 8007dee:	9207      	str	r2, [sp, #28]
 8007df0:	e014      	b.n	8007e1c <_svfiprintf_r+0x110>
 8007df2:	eba0 0308 	sub.w	r3, r0, r8
 8007df6:	fa09 f303 	lsl.w	r3, r9, r3
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	9304      	str	r3, [sp, #16]
 8007dfe:	46a2      	mov	sl, r4
 8007e00:	e7d2      	b.n	8007da8 <_svfiprintf_r+0x9c>
 8007e02:	9b03      	ldr	r3, [sp, #12]
 8007e04:	1d19      	adds	r1, r3, #4
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	9103      	str	r1, [sp, #12]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	bfbb      	ittet	lt
 8007e0e:	425b      	neglt	r3, r3
 8007e10:	f042 0202 	orrlt.w	r2, r2, #2
 8007e14:	9307      	strge	r3, [sp, #28]
 8007e16:	9307      	strlt	r3, [sp, #28]
 8007e18:	bfb8      	it	lt
 8007e1a:	9204      	strlt	r2, [sp, #16]
 8007e1c:	7823      	ldrb	r3, [r4, #0]
 8007e1e:	2b2e      	cmp	r3, #46	; 0x2e
 8007e20:	d10c      	bne.n	8007e3c <_svfiprintf_r+0x130>
 8007e22:	7863      	ldrb	r3, [r4, #1]
 8007e24:	2b2a      	cmp	r3, #42	; 0x2a
 8007e26:	d135      	bne.n	8007e94 <_svfiprintf_r+0x188>
 8007e28:	9b03      	ldr	r3, [sp, #12]
 8007e2a:	1d1a      	adds	r2, r3, #4
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	9203      	str	r2, [sp, #12]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	bfb8      	it	lt
 8007e34:	f04f 33ff 	movlt.w	r3, #4294967295
 8007e38:	3402      	adds	r4, #2
 8007e3a:	9305      	str	r3, [sp, #20]
 8007e3c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007f08 <_svfiprintf_r+0x1fc>
 8007e40:	7821      	ldrb	r1, [r4, #0]
 8007e42:	2203      	movs	r2, #3
 8007e44:	4650      	mov	r0, sl
 8007e46:	f7f8 f9cb 	bl	80001e0 <memchr>
 8007e4a:	b140      	cbz	r0, 8007e5e <_svfiprintf_r+0x152>
 8007e4c:	2340      	movs	r3, #64	; 0x40
 8007e4e:	eba0 000a 	sub.w	r0, r0, sl
 8007e52:	fa03 f000 	lsl.w	r0, r3, r0
 8007e56:	9b04      	ldr	r3, [sp, #16]
 8007e58:	4303      	orrs	r3, r0
 8007e5a:	3401      	adds	r4, #1
 8007e5c:	9304      	str	r3, [sp, #16]
 8007e5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e62:	4826      	ldr	r0, [pc, #152]	; (8007efc <_svfiprintf_r+0x1f0>)
 8007e64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e68:	2206      	movs	r2, #6
 8007e6a:	f7f8 f9b9 	bl	80001e0 <memchr>
 8007e6e:	2800      	cmp	r0, #0
 8007e70:	d038      	beq.n	8007ee4 <_svfiprintf_r+0x1d8>
 8007e72:	4b23      	ldr	r3, [pc, #140]	; (8007f00 <_svfiprintf_r+0x1f4>)
 8007e74:	bb1b      	cbnz	r3, 8007ebe <_svfiprintf_r+0x1b2>
 8007e76:	9b03      	ldr	r3, [sp, #12]
 8007e78:	3307      	adds	r3, #7
 8007e7a:	f023 0307 	bic.w	r3, r3, #7
 8007e7e:	3308      	adds	r3, #8
 8007e80:	9303      	str	r3, [sp, #12]
 8007e82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e84:	4433      	add	r3, r6
 8007e86:	9309      	str	r3, [sp, #36]	; 0x24
 8007e88:	e767      	b.n	8007d5a <_svfiprintf_r+0x4e>
 8007e8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e8e:	460c      	mov	r4, r1
 8007e90:	2001      	movs	r0, #1
 8007e92:	e7a5      	b.n	8007de0 <_svfiprintf_r+0xd4>
 8007e94:	2300      	movs	r3, #0
 8007e96:	3401      	adds	r4, #1
 8007e98:	9305      	str	r3, [sp, #20]
 8007e9a:	4619      	mov	r1, r3
 8007e9c:	f04f 0c0a 	mov.w	ip, #10
 8007ea0:	4620      	mov	r0, r4
 8007ea2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ea6:	3a30      	subs	r2, #48	; 0x30
 8007ea8:	2a09      	cmp	r2, #9
 8007eaa:	d903      	bls.n	8007eb4 <_svfiprintf_r+0x1a8>
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d0c5      	beq.n	8007e3c <_svfiprintf_r+0x130>
 8007eb0:	9105      	str	r1, [sp, #20]
 8007eb2:	e7c3      	b.n	8007e3c <_svfiprintf_r+0x130>
 8007eb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007eb8:	4604      	mov	r4, r0
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e7f0      	b.n	8007ea0 <_svfiprintf_r+0x194>
 8007ebe:	ab03      	add	r3, sp, #12
 8007ec0:	9300      	str	r3, [sp, #0]
 8007ec2:	462a      	mov	r2, r5
 8007ec4:	4b0f      	ldr	r3, [pc, #60]	; (8007f04 <_svfiprintf_r+0x1f8>)
 8007ec6:	a904      	add	r1, sp, #16
 8007ec8:	4638      	mov	r0, r7
 8007eca:	f3af 8000 	nop.w
 8007ece:	1c42      	adds	r2, r0, #1
 8007ed0:	4606      	mov	r6, r0
 8007ed2:	d1d6      	bne.n	8007e82 <_svfiprintf_r+0x176>
 8007ed4:	89ab      	ldrh	r3, [r5, #12]
 8007ed6:	065b      	lsls	r3, r3, #25
 8007ed8:	f53f af2c 	bmi.w	8007d34 <_svfiprintf_r+0x28>
 8007edc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ede:	b01d      	add	sp, #116	; 0x74
 8007ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee4:	ab03      	add	r3, sp, #12
 8007ee6:	9300      	str	r3, [sp, #0]
 8007ee8:	462a      	mov	r2, r5
 8007eea:	4b06      	ldr	r3, [pc, #24]	; (8007f04 <_svfiprintf_r+0x1f8>)
 8007eec:	a904      	add	r1, sp, #16
 8007eee:	4638      	mov	r0, r7
 8007ef0:	f000 f87a 	bl	8007fe8 <_printf_i>
 8007ef4:	e7eb      	b.n	8007ece <_svfiprintf_r+0x1c2>
 8007ef6:	bf00      	nop
 8007ef8:	08008b3c 	.word	0x08008b3c
 8007efc:	08008b46 	.word	0x08008b46
 8007f00:	00000000 	.word	0x00000000
 8007f04:	08007c55 	.word	0x08007c55
 8007f08:	08008b42 	.word	0x08008b42

08007f0c <_printf_common>:
 8007f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f10:	4616      	mov	r6, r2
 8007f12:	4699      	mov	r9, r3
 8007f14:	688a      	ldr	r2, [r1, #8]
 8007f16:	690b      	ldr	r3, [r1, #16]
 8007f18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	bfb8      	it	lt
 8007f20:	4613      	movlt	r3, r2
 8007f22:	6033      	str	r3, [r6, #0]
 8007f24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f28:	4607      	mov	r7, r0
 8007f2a:	460c      	mov	r4, r1
 8007f2c:	b10a      	cbz	r2, 8007f32 <_printf_common+0x26>
 8007f2e:	3301      	adds	r3, #1
 8007f30:	6033      	str	r3, [r6, #0]
 8007f32:	6823      	ldr	r3, [r4, #0]
 8007f34:	0699      	lsls	r1, r3, #26
 8007f36:	bf42      	ittt	mi
 8007f38:	6833      	ldrmi	r3, [r6, #0]
 8007f3a:	3302      	addmi	r3, #2
 8007f3c:	6033      	strmi	r3, [r6, #0]
 8007f3e:	6825      	ldr	r5, [r4, #0]
 8007f40:	f015 0506 	ands.w	r5, r5, #6
 8007f44:	d106      	bne.n	8007f54 <_printf_common+0x48>
 8007f46:	f104 0a19 	add.w	sl, r4, #25
 8007f4a:	68e3      	ldr	r3, [r4, #12]
 8007f4c:	6832      	ldr	r2, [r6, #0]
 8007f4e:	1a9b      	subs	r3, r3, r2
 8007f50:	42ab      	cmp	r3, r5
 8007f52:	dc26      	bgt.n	8007fa2 <_printf_common+0x96>
 8007f54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007f58:	1e13      	subs	r3, r2, #0
 8007f5a:	6822      	ldr	r2, [r4, #0]
 8007f5c:	bf18      	it	ne
 8007f5e:	2301      	movne	r3, #1
 8007f60:	0692      	lsls	r2, r2, #26
 8007f62:	d42b      	bmi.n	8007fbc <_printf_common+0xb0>
 8007f64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f68:	4649      	mov	r1, r9
 8007f6a:	4638      	mov	r0, r7
 8007f6c:	47c0      	blx	r8
 8007f6e:	3001      	adds	r0, #1
 8007f70:	d01e      	beq.n	8007fb0 <_printf_common+0xa4>
 8007f72:	6823      	ldr	r3, [r4, #0]
 8007f74:	68e5      	ldr	r5, [r4, #12]
 8007f76:	6832      	ldr	r2, [r6, #0]
 8007f78:	f003 0306 	and.w	r3, r3, #6
 8007f7c:	2b04      	cmp	r3, #4
 8007f7e:	bf08      	it	eq
 8007f80:	1aad      	subeq	r5, r5, r2
 8007f82:	68a3      	ldr	r3, [r4, #8]
 8007f84:	6922      	ldr	r2, [r4, #16]
 8007f86:	bf0c      	ite	eq
 8007f88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f8c:	2500      	movne	r5, #0
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	bfc4      	itt	gt
 8007f92:	1a9b      	subgt	r3, r3, r2
 8007f94:	18ed      	addgt	r5, r5, r3
 8007f96:	2600      	movs	r6, #0
 8007f98:	341a      	adds	r4, #26
 8007f9a:	42b5      	cmp	r5, r6
 8007f9c:	d11a      	bne.n	8007fd4 <_printf_common+0xc8>
 8007f9e:	2000      	movs	r0, #0
 8007fa0:	e008      	b.n	8007fb4 <_printf_common+0xa8>
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	4652      	mov	r2, sl
 8007fa6:	4649      	mov	r1, r9
 8007fa8:	4638      	mov	r0, r7
 8007faa:	47c0      	blx	r8
 8007fac:	3001      	adds	r0, #1
 8007fae:	d103      	bne.n	8007fb8 <_printf_common+0xac>
 8007fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fb8:	3501      	adds	r5, #1
 8007fba:	e7c6      	b.n	8007f4a <_printf_common+0x3e>
 8007fbc:	18e1      	adds	r1, r4, r3
 8007fbe:	1c5a      	adds	r2, r3, #1
 8007fc0:	2030      	movs	r0, #48	; 0x30
 8007fc2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007fc6:	4422      	add	r2, r4
 8007fc8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007fcc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007fd0:	3302      	adds	r3, #2
 8007fd2:	e7c7      	b.n	8007f64 <_printf_common+0x58>
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	4622      	mov	r2, r4
 8007fd8:	4649      	mov	r1, r9
 8007fda:	4638      	mov	r0, r7
 8007fdc:	47c0      	blx	r8
 8007fde:	3001      	adds	r0, #1
 8007fe0:	d0e6      	beq.n	8007fb0 <_printf_common+0xa4>
 8007fe2:	3601      	adds	r6, #1
 8007fe4:	e7d9      	b.n	8007f9a <_printf_common+0x8e>
	...

08007fe8 <_printf_i>:
 8007fe8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fec:	460c      	mov	r4, r1
 8007fee:	4691      	mov	r9, r2
 8007ff0:	7e27      	ldrb	r7, [r4, #24]
 8007ff2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007ff4:	2f78      	cmp	r7, #120	; 0x78
 8007ff6:	4680      	mov	r8, r0
 8007ff8:	469a      	mov	sl, r3
 8007ffa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ffe:	d807      	bhi.n	8008010 <_printf_i+0x28>
 8008000:	2f62      	cmp	r7, #98	; 0x62
 8008002:	d80a      	bhi.n	800801a <_printf_i+0x32>
 8008004:	2f00      	cmp	r7, #0
 8008006:	f000 80d8 	beq.w	80081ba <_printf_i+0x1d2>
 800800a:	2f58      	cmp	r7, #88	; 0x58
 800800c:	f000 80a3 	beq.w	8008156 <_printf_i+0x16e>
 8008010:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008014:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008018:	e03a      	b.n	8008090 <_printf_i+0xa8>
 800801a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800801e:	2b15      	cmp	r3, #21
 8008020:	d8f6      	bhi.n	8008010 <_printf_i+0x28>
 8008022:	a001      	add	r0, pc, #4	; (adr r0, 8008028 <_printf_i+0x40>)
 8008024:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008028:	08008081 	.word	0x08008081
 800802c:	08008095 	.word	0x08008095
 8008030:	08008011 	.word	0x08008011
 8008034:	08008011 	.word	0x08008011
 8008038:	08008011 	.word	0x08008011
 800803c:	08008011 	.word	0x08008011
 8008040:	08008095 	.word	0x08008095
 8008044:	08008011 	.word	0x08008011
 8008048:	08008011 	.word	0x08008011
 800804c:	08008011 	.word	0x08008011
 8008050:	08008011 	.word	0x08008011
 8008054:	080081a1 	.word	0x080081a1
 8008058:	080080c5 	.word	0x080080c5
 800805c:	08008183 	.word	0x08008183
 8008060:	08008011 	.word	0x08008011
 8008064:	08008011 	.word	0x08008011
 8008068:	080081c3 	.word	0x080081c3
 800806c:	08008011 	.word	0x08008011
 8008070:	080080c5 	.word	0x080080c5
 8008074:	08008011 	.word	0x08008011
 8008078:	08008011 	.word	0x08008011
 800807c:	0800818b 	.word	0x0800818b
 8008080:	680b      	ldr	r3, [r1, #0]
 8008082:	1d1a      	adds	r2, r3, #4
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	600a      	str	r2, [r1, #0]
 8008088:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800808c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008090:	2301      	movs	r3, #1
 8008092:	e0a3      	b.n	80081dc <_printf_i+0x1f4>
 8008094:	6825      	ldr	r5, [r4, #0]
 8008096:	6808      	ldr	r0, [r1, #0]
 8008098:	062e      	lsls	r6, r5, #24
 800809a:	f100 0304 	add.w	r3, r0, #4
 800809e:	d50a      	bpl.n	80080b6 <_printf_i+0xce>
 80080a0:	6805      	ldr	r5, [r0, #0]
 80080a2:	600b      	str	r3, [r1, #0]
 80080a4:	2d00      	cmp	r5, #0
 80080a6:	da03      	bge.n	80080b0 <_printf_i+0xc8>
 80080a8:	232d      	movs	r3, #45	; 0x2d
 80080aa:	426d      	negs	r5, r5
 80080ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080b0:	485e      	ldr	r0, [pc, #376]	; (800822c <_printf_i+0x244>)
 80080b2:	230a      	movs	r3, #10
 80080b4:	e019      	b.n	80080ea <_printf_i+0x102>
 80080b6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80080ba:	6805      	ldr	r5, [r0, #0]
 80080bc:	600b      	str	r3, [r1, #0]
 80080be:	bf18      	it	ne
 80080c0:	b22d      	sxthne	r5, r5
 80080c2:	e7ef      	b.n	80080a4 <_printf_i+0xbc>
 80080c4:	680b      	ldr	r3, [r1, #0]
 80080c6:	6825      	ldr	r5, [r4, #0]
 80080c8:	1d18      	adds	r0, r3, #4
 80080ca:	6008      	str	r0, [r1, #0]
 80080cc:	0628      	lsls	r0, r5, #24
 80080ce:	d501      	bpl.n	80080d4 <_printf_i+0xec>
 80080d0:	681d      	ldr	r5, [r3, #0]
 80080d2:	e002      	b.n	80080da <_printf_i+0xf2>
 80080d4:	0669      	lsls	r1, r5, #25
 80080d6:	d5fb      	bpl.n	80080d0 <_printf_i+0xe8>
 80080d8:	881d      	ldrh	r5, [r3, #0]
 80080da:	4854      	ldr	r0, [pc, #336]	; (800822c <_printf_i+0x244>)
 80080dc:	2f6f      	cmp	r7, #111	; 0x6f
 80080de:	bf0c      	ite	eq
 80080e0:	2308      	moveq	r3, #8
 80080e2:	230a      	movne	r3, #10
 80080e4:	2100      	movs	r1, #0
 80080e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80080ea:	6866      	ldr	r6, [r4, #4]
 80080ec:	60a6      	str	r6, [r4, #8]
 80080ee:	2e00      	cmp	r6, #0
 80080f0:	bfa2      	ittt	ge
 80080f2:	6821      	ldrge	r1, [r4, #0]
 80080f4:	f021 0104 	bicge.w	r1, r1, #4
 80080f8:	6021      	strge	r1, [r4, #0]
 80080fa:	b90d      	cbnz	r5, 8008100 <_printf_i+0x118>
 80080fc:	2e00      	cmp	r6, #0
 80080fe:	d04d      	beq.n	800819c <_printf_i+0x1b4>
 8008100:	4616      	mov	r6, r2
 8008102:	fbb5 f1f3 	udiv	r1, r5, r3
 8008106:	fb03 5711 	mls	r7, r3, r1, r5
 800810a:	5dc7      	ldrb	r7, [r0, r7]
 800810c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008110:	462f      	mov	r7, r5
 8008112:	42bb      	cmp	r3, r7
 8008114:	460d      	mov	r5, r1
 8008116:	d9f4      	bls.n	8008102 <_printf_i+0x11a>
 8008118:	2b08      	cmp	r3, #8
 800811a:	d10b      	bne.n	8008134 <_printf_i+0x14c>
 800811c:	6823      	ldr	r3, [r4, #0]
 800811e:	07df      	lsls	r7, r3, #31
 8008120:	d508      	bpl.n	8008134 <_printf_i+0x14c>
 8008122:	6923      	ldr	r3, [r4, #16]
 8008124:	6861      	ldr	r1, [r4, #4]
 8008126:	4299      	cmp	r1, r3
 8008128:	bfde      	ittt	le
 800812a:	2330      	movle	r3, #48	; 0x30
 800812c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008130:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008134:	1b92      	subs	r2, r2, r6
 8008136:	6122      	str	r2, [r4, #16]
 8008138:	f8cd a000 	str.w	sl, [sp]
 800813c:	464b      	mov	r3, r9
 800813e:	aa03      	add	r2, sp, #12
 8008140:	4621      	mov	r1, r4
 8008142:	4640      	mov	r0, r8
 8008144:	f7ff fee2 	bl	8007f0c <_printf_common>
 8008148:	3001      	adds	r0, #1
 800814a:	d14c      	bne.n	80081e6 <_printf_i+0x1fe>
 800814c:	f04f 30ff 	mov.w	r0, #4294967295
 8008150:	b004      	add	sp, #16
 8008152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008156:	4835      	ldr	r0, [pc, #212]	; (800822c <_printf_i+0x244>)
 8008158:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800815c:	6823      	ldr	r3, [r4, #0]
 800815e:	680e      	ldr	r6, [r1, #0]
 8008160:	061f      	lsls	r7, r3, #24
 8008162:	f856 5b04 	ldr.w	r5, [r6], #4
 8008166:	600e      	str	r6, [r1, #0]
 8008168:	d514      	bpl.n	8008194 <_printf_i+0x1ac>
 800816a:	07d9      	lsls	r1, r3, #31
 800816c:	bf44      	itt	mi
 800816e:	f043 0320 	orrmi.w	r3, r3, #32
 8008172:	6023      	strmi	r3, [r4, #0]
 8008174:	b91d      	cbnz	r5, 800817e <_printf_i+0x196>
 8008176:	6823      	ldr	r3, [r4, #0]
 8008178:	f023 0320 	bic.w	r3, r3, #32
 800817c:	6023      	str	r3, [r4, #0]
 800817e:	2310      	movs	r3, #16
 8008180:	e7b0      	b.n	80080e4 <_printf_i+0xfc>
 8008182:	6823      	ldr	r3, [r4, #0]
 8008184:	f043 0320 	orr.w	r3, r3, #32
 8008188:	6023      	str	r3, [r4, #0]
 800818a:	2378      	movs	r3, #120	; 0x78
 800818c:	4828      	ldr	r0, [pc, #160]	; (8008230 <_printf_i+0x248>)
 800818e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008192:	e7e3      	b.n	800815c <_printf_i+0x174>
 8008194:	065e      	lsls	r6, r3, #25
 8008196:	bf48      	it	mi
 8008198:	b2ad      	uxthmi	r5, r5
 800819a:	e7e6      	b.n	800816a <_printf_i+0x182>
 800819c:	4616      	mov	r6, r2
 800819e:	e7bb      	b.n	8008118 <_printf_i+0x130>
 80081a0:	680b      	ldr	r3, [r1, #0]
 80081a2:	6826      	ldr	r6, [r4, #0]
 80081a4:	6960      	ldr	r0, [r4, #20]
 80081a6:	1d1d      	adds	r5, r3, #4
 80081a8:	600d      	str	r5, [r1, #0]
 80081aa:	0635      	lsls	r5, r6, #24
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	d501      	bpl.n	80081b4 <_printf_i+0x1cc>
 80081b0:	6018      	str	r0, [r3, #0]
 80081b2:	e002      	b.n	80081ba <_printf_i+0x1d2>
 80081b4:	0671      	lsls	r1, r6, #25
 80081b6:	d5fb      	bpl.n	80081b0 <_printf_i+0x1c8>
 80081b8:	8018      	strh	r0, [r3, #0]
 80081ba:	2300      	movs	r3, #0
 80081bc:	6123      	str	r3, [r4, #16]
 80081be:	4616      	mov	r6, r2
 80081c0:	e7ba      	b.n	8008138 <_printf_i+0x150>
 80081c2:	680b      	ldr	r3, [r1, #0]
 80081c4:	1d1a      	adds	r2, r3, #4
 80081c6:	600a      	str	r2, [r1, #0]
 80081c8:	681e      	ldr	r6, [r3, #0]
 80081ca:	6862      	ldr	r2, [r4, #4]
 80081cc:	2100      	movs	r1, #0
 80081ce:	4630      	mov	r0, r6
 80081d0:	f7f8 f806 	bl	80001e0 <memchr>
 80081d4:	b108      	cbz	r0, 80081da <_printf_i+0x1f2>
 80081d6:	1b80      	subs	r0, r0, r6
 80081d8:	6060      	str	r0, [r4, #4]
 80081da:	6863      	ldr	r3, [r4, #4]
 80081dc:	6123      	str	r3, [r4, #16]
 80081de:	2300      	movs	r3, #0
 80081e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081e4:	e7a8      	b.n	8008138 <_printf_i+0x150>
 80081e6:	6923      	ldr	r3, [r4, #16]
 80081e8:	4632      	mov	r2, r6
 80081ea:	4649      	mov	r1, r9
 80081ec:	4640      	mov	r0, r8
 80081ee:	47d0      	blx	sl
 80081f0:	3001      	adds	r0, #1
 80081f2:	d0ab      	beq.n	800814c <_printf_i+0x164>
 80081f4:	6823      	ldr	r3, [r4, #0]
 80081f6:	079b      	lsls	r3, r3, #30
 80081f8:	d413      	bmi.n	8008222 <_printf_i+0x23a>
 80081fa:	68e0      	ldr	r0, [r4, #12]
 80081fc:	9b03      	ldr	r3, [sp, #12]
 80081fe:	4298      	cmp	r0, r3
 8008200:	bfb8      	it	lt
 8008202:	4618      	movlt	r0, r3
 8008204:	e7a4      	b.n	8008150 <_printf_i+0x168>
 8008206:	2301      	movs	r3, #1
 8008208:	4632      	mov	r2, r6
 800820a:	4649      	mov	r1, r9
 800820c:	4640      	mov	r0, r8
 800820e:	47d0      	blx	sl
 8008210:	3001      	adds	r0, #1
 8008212:	d09b      	beq.n	800814c <_printf_i+0x164>
 8008214:	3501      	adds	r5, #1
 8008216:	68e3      	ldr	r3, [r4, #12]
 8008218:	9903      	ldr	r1, [sp, #12]
 800821a:	1a5b      	subs	r3, r3, r1
 800821c:	42ab      	cmp	r3, r5
 800821e:	dcf2      	bgt.n	8008206 <_printf_i+0x21e>
 8008220:	e7eb      	b.n	80081fa <_printf_i+0x212>
 8008222:	2500      	movs	r5, #0
 8008224:	f104 0619 	add.w	r6, r4, #25
 8008228:	e7f5      	b.n	8008216 <_printf_i+0x22e>
 800822a:	bf00      	nop
 800822c:	08008b4d 	.word	0x08008b4d
 8008230:	08008b5e 	.word	0x08008b5e

08008234 <memcpy>:
 8008234:	440a      	add	r2, r1
 8008236:	4291      	cmp	r1, r2
 8008238:	f100 33ff 	add.w	r3, r0, #4294967295
 800823c:	d100      	bne.n	8008240 <memcpy+0xc>
 800823e:	4770      	bx	lr
 8008240:	b510      	push	{r4, lr}
 8008242:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008246:	f803 4f01 	strb.w	r4, [r3, #1]!
 800824a:	4291      	cmp	r1, r2
 800824c:	d1f9      	bne.n	8008242 <memcpy+0xe>
 800824e:	bd10      	pop	{r4, pc}

08008250 <memmove>:
 8008250:	4288      	cmp	r0, r1
 8008252:	b510      	push	{r4, lr}
 8008254:	eb01 0402 	add.w	r4, r1, r2
 8008258:	d902      	bls.n	8008260 <memmove+0x10>
 800825a:	4284      	cmp	r4, r0
 800825c:	4623      	mov	r3, r4
 800825e:	d807      	bhi.n	8008270 <memmove+0x20>
 8008260:	1e43      	subs	r3, r0, #1
 8008262:	42a1      	cmp	r1, r4
 8008264:	d008      	beq.n	8008278 <memmove+0x28>
 8008266:	f811 2b01 	ldrb.w	r2, [r1], #1
 800826a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800826e:	e7f8      	b.n	8008262 <memmove+0x12>
 8008270:	4402      	add	r2, r0
 8008272:	4601      	mov	r1, r0
 8008274:	428a      	cmp	r2, r1
 8008276:	d100      	bne.n	800827a <memmove+0x2a>
 8008278:	bd10      	pop	{r4, pc}
 800827a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800827e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008282:	e7f7      	b.n	8008274 <memmove+0x24>

08008284 <_free_r>:
 8008284:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008286:	2900      	cmp	r1, #0
 8008288:	d048      	beq.n	800831c <_free_r+0x98>
 800828a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800828e:	9001      	str	r0, [sp, #4]
 8008290:	2b00      	cmp	r3, #0
 8008292:	f1a1 0404 	sub.w	r4, r1, #4
 8008296:	bfb8      	it	lt
 8008298:	18e4      	addlt	r4, r4, r3
 800829a:	f000 f8d3 	bl	8008444 <__malloc_lock>
 800829e:	4a20      	ldr	r2, [pc, #128]	; (8008320 <_free_r+0x9c>)
 80082a0:	9801      	ldr	r0, [sp, #4]
 80082a2:	6813      	ldr	r3, [r2, #0]
 80082a4:	4615      	mov	r5, r2
 80082a6:	b933      	cbnz	r3, 80082b6 <_free_r+0x32>
 80082a8:	6063      	str	r3, [r4, #4]
 80082aa:	6014      	str	r4, [r2, #0]
 80082ac:	b003      	add	sp, #12
 80082ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80082b2:	f000 b8cd 	b.w	8008450 <__malloc_unlock>
 80082b6:	42a3      	cmp	r3, r4
 80082b8:	d90b      	bls.n	80082d2 <_free_r+0x4e>
 80082ba:	6821      	ldr	r1, [r4, #0]
 80082bc:	1862      	adds	r2, r4, r1
 80082be:	4293      	cmp	r3, r2
 80082c0:	bf04      	itt	eq
 80082c2:	681a      	ldreq	r2, [r3, #0]
 80082c4:	685b      	ldreq	r3, [r3, #4]
 80082c6:	6063      	str	r3, [r4, #4]
 80082c8:	bf04      	itt	eq
 80082ca:	1852      	addeq	r2, r2, r1
 80082cc:	6022      	streq	r2, [r4, #0]
 80082ce:	602c      	str	r4, [r5, #0]
 80082d0:	e7ec      	b.n	80082ac <_free_r+0x28>
 80082d2:	461a      	mov	r2, r3
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	b10b      	cbz	r3, 80082dc <_free_r+0x58>
 80082d8:	42a3      	cmp	r3, r4
 80082da:	d9fa      	bls.n	80082d2 <_free_r+0x4e>
 80082dc:	6811      	ldr	r1, [r2, #0]
 80082de:	1855      	adds	r5, r2, r1
 80082e0:	42a5      	cmp	r5, r4
 80082e2:	d10b      	bne.n	80082fc <_free_r+0x78>
 80082e4:	6824      	ldr	r4, [r4, #0]
 80082e6:	4421      	add	r1, r4
 80082e8:	1854      	adds	r4, r2, r1
 80082ea:	42a3      	cmp	r3, r4
 80082ec:	6011      	str	r1, [r2, #0]
 80082ee:	d1dd      	bne.n	80082ac <_free_r+0x28>
 80082f0:	681c      	ldr	r4, [r3, #0]
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	6053      	str	r3, [r2, #4]
 80082f6:	4421      	add	r1, r4
 80082f8:	6011      	str	r1, [r2, #0]
 80082fa:	e7d7      	b.n	80082ac <_free_r+0x28>
 80082fc:	d902      	bls.n	8008304 <_free_r+0x80>
 80082fe:	230c      	movs	r3, #12
 8008300:	6003      	str	r3, [r0, #0]
 8008302:	e7d3      	b.n	80082ac <_free_r+0x28>
 8008304:	6825      	ldr	r5, [r4, #0]
 8008306:	1961      	adds	r1, r4, r5
 8008308:	428b      	cmp	r3, r1
 800830a:	bf04      	itt	eq
 800830c:	6819      	ldreq	r1, [r3, #0]
 800830e:	685b      	ldreq	r3, [r3, #4]
 8008310:	6063      	str	r3, [r4, #4]
 8008312:	bf04      	itt	eq
 8008314:	1949      	addeq	r1, r1, r5
 8008316:	6021      	streq	r1, [r4, #0]
 8008318:	6054      	str	r4, [r2, #4]
 800831a:	e7c7      	b.n	80082ac <_free_r+0x28>
 800831c:	b003      	add	sp, #12
 800831e:	bd30      	pop	{r4, r5, pc}
 8008320:	200000c0 	.word	0x200000c0

08008324 <_malloc_r>:
 8008324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008326:	1ccd      	adds	r5, r1, #3
 8008328:	f025 0503 	bic.w	r5, r5, #3
 800832c:	3508      	adds	r5, #8
 800832e:	2d0c      	cmp	r5, #12
 8008330:	bf38      	it	cc
 8008332:	250c      	movcc	r5, #12
 8008334:	2d00      	cmp	r5, #0
 8008336:	4606      	mov	r6, r0
 8008338:	db01      	blt.n	800833e <_malloc_r+0x1a>
 800833a:	42a9      	cmp	r1, r5
 800833c:	d903      	bls.n	8008346 <_malloc_r+0x22>
 800833e:	230c      	movs	r3, #12
 8008340:	6033      	str	r3, [r6, #0]
 8008342:	2000      	movs	r0, #0
 8008344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008346:	f000 f87d 	bl	8008444 <__malloc_lock>
 800834a:	4921      	ldr	r1, [pc, #132]	; (80083d0 <_malloc_r+0xac>)
 800834c:	680a      	ldr	r2, [r1, #0]
 800834e:	4614      	mov	r4, r2
 8008350:	b99c      	cbnz	r4, 800837a <_malloc_r+0x56>
 8008352:	4f20      	ldr	r7, [pc, #128]	; (80083d4 <_malloc_r+0xb0>)
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	b923      	cbnz	r3, 8008362 <_malloc_r+0x3e>
 8008358:	4621      	mov	r1, r4
 800835a:	4630      	mov	r0, r6
 800835c:	f000 f862 	bl	8008424 <_sbrk_r>
 8008360:	6038      	str	r0, [r7, #0]
 8008362:	4629      	mov	r1, r5
 8008364:	4630      	mov	r0, r6
 8008366:	f000 f85d 	bl	8008424 <_sbrk_r>
 800836a:	1c43      	adds	r3, r0, #1
 800836c:	d123      	bne.n	80083b6 <_malloc_r+0x92>
 800836e:	230c      	movs	r3, #12
 8008370:	6033      	str	r3, [r6, #0]
 8008372:	4630      	mov	r0, r6
 8008374:	f000 f86c 	bl	8008450 <__malloc_unlock>
 8008378:	e7e3      	b.n	8008342 <_malloc_r+0x1e>
 800837a:	6823      	ldr	r3, [r4, #0]
 800837c:	1b5b      	subs	r3, r3, r5
 800837e:	d417      	bmi.n	80083b0 <_malloc_r+0x8c>
 8008380:	2b0b      	cmp	r3, #11
 8008382:	d903      	bls.n	800838c <_malloc_r+0x68>
 8008384:	6023      	str	r3, [r4, #0]
 8008386:	441c      	add	r4, r3
 8008388:	6025      	str	r5, [r4, #0]
 800838a:	e004      	b.n	8008396 <_malloc_r+0x72>
 800838c:	6863      	ldr	r3, [r4, #4]
 800838e:	42a2      	cmp	r2, r4
 8008390:	bf0c      	ite	eq
 8008392:	600b      	streq	r3, [r1, #0]
 8008394:	6053      	strne	r3, [r2, #4]
 8008396:	4630      	mov	r0, r6
 8008398:	f000 f85a 	bl	8008450 <__malloc_unlock>
 800839c:	f104 000b 	add.w	r0, r4, #11
 80083a0:	1d23      	adds	r3, r4, #4
 80083a2:	f020 0007 	bic.w	r0, r0, #7
 80083a6:	1ac2      	subs	r2, r0, r3
 80083a8:	d0cc      	beq.n	8008344 <_malloc_r+0x20>
 80083aa:	1a1b      	subs	r3, r3, r0
 80083ac:	50a3      	str	r3, [r4, r2]
 80083ae:	e7c9      	b.n	8008344 <_malloc_r+0x20>
 80083b0:	4622      	mov	r2, r4
 80083b2:	6864      	ldr	r4, [r4, #4]
 80083b4:	e7cc      	b.n	8008350 <_malloc_r+0x2c>
 80083b6:	1cc4      	adds	r4, r0, #3
 80083b8:	f024 0403 	bic.w	r4, r4, #3
 80083bc:	42a0      	cmp	r0, r4
 80083be:	d0e3      	beq.n	8008388 <_malloc_r+0x64>
 80083c0:	1a21      	subs	r1, r4, r0
 80083c2:	4630      	mov	r0, r6
 80083c4:	f000 f82e 	bl	8008424 <_sbrk_r>
 80083c8:	3001      	adds	r0, #1
 80083ca:	d1dd      	bne.n	8008388 <_malloc_r+0x64>
 80083cc:	e7cf      	b.n	800836e <_malloc_r+0x4a>
 80083ce:	bf00      	nop
 80083d0:	200000c0 	.word	0x200000c0
 80083d4:	200000c4 	.word	0x200000c4

080083d8 <_realloc_r>:
 80083d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083da:	4607      	mov	r7, r0
 80083dc:	4614      	mov	r4, r2
 80083de:	460e      	mov	r6, r1
 80083e0:	b921      	cbnz	r1, 80083ec <_realloc_r+0x14>
 80083e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80083e6:	4611      	mov	r1, r2
 80083e8:	f7ff bf9c 	b.w	8008324 <_malloc_r>
 80083ec:	b922      	cbnz	r2, 80083f8 <_realloc_r+0x20>
 80083ee:	f7ff ff49 	bl	8008284 <_free_r>
 80083f2:	4625      	mov	r5, r4
 80083f4:	4628      	mov	r0, r5
 80083f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083f8:	f000 f830 	bl	800845c <_malloc_usable_size_r>
 80083fc:	42a0      	cmp	r0, r4
 80083fe:	d20f      	bcs.n	8008420 <_realloc_r+0x48>
 8008400:	4621      	mov	r1, r4
 8008402:	4638      	mov	r0, r7
 8008404:	f7ff ff8e 	bl	8008324 <_malloc_r>
 8008408:	4605      	mov	r5, r0
 800840a:	2800      	cmp	r0, #0
 800840c:	d0f2      	beq.n	80083f4 <_realloc_r+0x1c>
 800840e:	4631      	mov	r1, r6
 8008410:	4622      	mov	r2, r4
 8008412:	f7ff ff0f 	bl	8008234 <memcpy>
 8008416:	4631      	mov	r1, r6
 8008418:	4638      	mov	r0, r7
 800841a:	f7ff ff33 	bl	8008284 <_free_r>
 800841e:	e7e9      	b.n	80083f4 <_realloc_r+0x1c>
 8008420:	4635      	mov	r5, r6
 8008422:	e7e7      	b.n	80083f4 <_realloc_r+0x1c>

08008424 <_sbrk_r>:
 8008424:	b538      	push	{r3, r4, r5, lr}
 8008426:	4d06      	ldr	r5, [pc, #24]	; (8008440 <_sbrk_r+0x1c>)
 8008428:	2300      	movs	r3, #0
 800842a:	4604      	mov	r4, r0
 800842c:	4608      	mov	r0, r1
 800842e:	602b      	str	r3, [r5, #0]
 8008430:	f7f9 fc42 	bl	8001cb8 <_sbrk>
 8008434:	1c43      	adds	r3, r0, #1
 8008436:	d102      	bne.n	800843e <_sbrk_r+0x1a>
 8008438:	682b      	ldr	r3, [r5, #0]
 800843a:	b103      	cbz	r3, 800843e <_sbrk_r+0x1a>
 800843c:	6023      	str	r3, [r4, #0]
 800843e:	bd38      	pop	{r3, r4, r5, pc}
 8008440:	20000798 	.word	0x20000798

08008444 <__malloc_lock>:
 8008444:	4801      	ldr	r0, [pc, #4]	; (800844c <__malloc_lock+0x8>)
 8008446:	f000 b811 	b.w	800846c <__retarget_lock_acquire_recursive>
 800844a:	bf00      	nop
 800844c:	200007a0 	.word	0x200007a0

08008450 <__malloc_unlock>:
 8008450:	4801      	ldr	r0, [pc, #4]	; (8008458 <__malloc_unlock+0x8>)
 8008452:	f000 b80c 	b.w	800846e <__retarget_lock_release_recursive>
 8008456:	bf00      	nop
 8008458:	200007a0 	.word	0x200007a0

0800845c <_malloc_usable_size_r>:
 800845c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008460:	1f18      	subs	r0, r3, #4
 8008462:	2b00      	cmp	r3, #0
 8008464:	bfbc      	itt	lt
 8008466:	580b      	ldrlt	r3, [r1, r0]
 8008468:	18c0      	addlt	r0, r0, r3
 800846a:	4770      	bx	lr

0800846c <__retarget_lock_acquire_recursive>:
 800846c:	4770      	bx	lr

0800846e <__retarget_lock_release_recursive>:
 800846e:	4770      	bx	lr

08008470 <_init>:
 8008470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008472:	bf00      	nop
 8008474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008476:	bc08      	pop	{r3}
 8008478:	469e      	mov	lr, r3
 800847a:	4770      	bx	lr

0800847c <_fini>:
 800847c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800847e:	bf00      	nop
 8008480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008482:	bc08      	pop	{r3}
 8008484:	469e      	mov	lr, r3
 8008486:	4770      	bx	lr
