#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Aug 12 15:17:25 2021
# Process ID: 7951
# Current directory: /home/freaki/Git/BSC/konfigurationsgenerator-fuer-frequenzsynthesebloecke-der-7-series-fpgas
# Command line: vivado -mode batch -source tests/tcl/generated_test_script.tcl -journal tests/tcl/output_dir/vivado.jou -log tests/tcl/output_dir/vivado.log
# Log file: /home/freaki/Git/BSC/konfigurationsgenerator-fuer-frequenzsynthesebloecke-der-7-series-fpgas/tests/tcl/output_dir/vivado.log
# Journal file: /home/freaki/Git/BSC/konfigurationsgenerator-fuer-frequenzsynthesebloecke-der-7-series-fpgas/tests/tcl/output_dir/vivado.jou
#-----------------------------------------------------------
source tests/tcl/generated_test_script.tcl
# set outputDir ./tests/tcl/output_dir
# set_part xc7a35ticsg324-1L
INFO: [Coretcl 2-1500] The part has been set to 'xc7a35ticsg324-1L' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_verilog ./tests/tcl/generated_test_template.v
# synth_design -top clk
Command: synth_design -top clk
Starting synth_design
Using part: xc7a35ticsg324-1L
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7968
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2299.695 ; gain = 0.000 ; free physical = 5167 ; free virtual = 12305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk' [/home/freaki/Git/BSC/konfigurationsgenerator-fuer-frequenzsynthesebloecke-der-7-series-fpgas/tests/tcl/generated_test_template.v:2]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/home/freaki/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 60.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 100.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (1#1) [/home/freaki/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
INFO: [Synth 8-6155] done synthesizing module 'clk' (2#1) [/home/freaki/Git/BSC/konfigurationsgenerator-fuer-frequenzsynthesebloecke-der-7-series-fpgas/tests/tcl/generated_test_template.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2299.695 ; gain = 0.000 ; free physical = 5894 ; free virtual = 13037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2299.695 ; gain = 0.000 ; free physical = 5963 ; free virtual = 13107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2307.590 ; gain = 7.895 ; free physical = 5962 ; free virtual = 13105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2307.590 ; gain = 7.895 ; free physical = 5960 ; free virtual = 13104
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2307.590 ; gain = 7.895 ; free physical = 5739 ; free virtual = 12895
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2307.590 ; gain = 7.895 ; free physical = 5735 ; free virtual = 12892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2307.590 ; gain = 7.895 ; free physical = 5734 ; free virtual = 12892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2307.590 ; gain = 7.895 ; free physical = 5742 ; free virtual = 12887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2307.590 ; gain = 7.895 ; free physical = 5742 ; free virtual = 12887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2307.590 ; gain = 7.895 ; free physical = 5742 ; free virtual = 12887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2307.590 ; gain = 7.895 ; free physical = 5742 ; free virtual = 12887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2307.590 ; gain = 7.895 ; free physical = 5742 ; free virtual = 12887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2307.590 ; gain = 7.895 ; free physical = 5742 ; free virtual = 12887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |MMCME2_BASE |     1|
|2     |IBUF        |     4|
|3     |OBUF        |    14|
+------+------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    19|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2307.590 ; gain = 7.895 ; free physical = 5742 ; free virtual = 12887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2307.590 ; gain = 7.895 ; free physical = 5743 ; free virtual = 12887
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2307.598 ; gain = 7.895 ; free physical = 5743 ; free virtual = 12887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2307.598 ; gain = 0.000 ; free physical = 5825 ; free virtual = 12970
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2307.598 ; gain = 0.000 ; free physical = 5736 ; free virtual = 12893
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2307.598 ; gain = 8.012 ; free physical = 5873 ; free virtual = 13029
# create_clock -name simulated_in_clk -period 100.0 [get_ports clkin1]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2371.621 ; gain = 64.023 ; free physical = 5861 ; free virtual = 13019

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1065b915d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2446.434 ; gain = 74.812 ; free physical = 5467 ; free virtual = 12648

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1065b915d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2591.402 ; gain = 0.000 ; free physical = 5314 ; free virtual = 12498
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1065b915d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2591.402 ; gain = 0.000 ; free physical = 5313 ; free virtual = 12498
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1065b915d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2591.402 ; gain = 0.000 ; free physical = 5313 ; free virtual = 12498
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clkout0_OBUF_BUFG_inst to drive 1 load(s) on clock net clkout0_OBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG clkout0b_OBUF_BUFG_inst to drive 1 load(s) on clock net clkout0b_OBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG clkout1_OBUF_BUFG_inst to drive 1 load(s) on clock net clkout1_OBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG clkout1b_OBUF_BUFG_inst to drive 1 load(s) on clock net clkout1b_OBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG clkout2_OBUF_BUFG_inst to drive 1 load(s) on clock net clkout2_OBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG clkout2b_OBUF_BUFG_inst to drive 1 load(s) on clock net clkout2b_OBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG clkout3_OBUF_BUFG_inst to drive 1 load(s) on clock net clkout3_OBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG clkout3b_OBUF_BUFG_inst to drive 1 load(s) on clock net clkout3b_OBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG clkout4_OBUF_BUFG_inst to drive 1 load(s) on clock net clkout4_OBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG clkout5_OBUF_BUFG_inst to drive 1 load(s) on clock net clkout5_OBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG clkout6_OBUF_BUFG_inst to drive 1 load(s) on clock net clkout6_OBUF_BUFG
INFO: [Opt 31-193] Inserted 11 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: b8448cd2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2591.402 ; gain = 0.000 ; free physical = 5313 ; free virtual = 12498
INFO: [Opt 31-662] Phase BUFG optimization created 11 cells of which 11 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b8448cd2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2591.402 ; gain = 0.000 ; free physical = 5313 ; free virtual = 12498
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b8448cd2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2591.402 ; gain = 0.000 ; free physical = 5313 ; free virtual = 12498
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |              11  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.402 ; gain = 0.000 ; free physical = 5313 ; free virtual = 12498
Ending Logic Optimization Task | Checksum: d51423a2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2591.402 ; gain = 0.000 ; free physical = 5313 ; free virtual = 12498

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d51423a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2591.402 ; gain = 0.000 ; free physical = 5449 ; free virtual = 12633

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d51423a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.402 ; gain = 0.000 ; free physical = 5449 ; free virtual = 12633

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.402 ; gain = 0.000 ; free physical = 5449 ; free virtual = 12633
Ending Netlist Obfuscation Task | Checksum: d51423a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.402 ; gain = 0.000 ; free physical = 5449 ; free virtual = 12633
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2591.402 ; gain = 283.805 ; free physical = 5449 ; free virtual = 12633
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d51423a2
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module clk ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
PSMgr Creation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.406 ; gain = 0.000 ; free physical = 5444 ; free virtual = 12631
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.465 ; gain = 120.059 ; free physical = 5439 ; free virtual = 12626
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.465 ; gain = 0.000 ; free physical = 5439 ; free virtual = 12626
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.465 ; gain = 0.000 ; free physical = 5439 ; free virtual = 12626
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.465 ; gain = 120.059 ; free physical = 5439 ; free virtual = 12626
Running Vector-less Activity Propagation...
WARNING: [Timing 38-41] Feedback on MMCME2_ADV cell MMCME2_BASE_inst forms an incomplete loop. The feedback compensation calculation will be invalid. If the MMCME2_ADV uses external feedback, please apply the set_external_delay constraint to indicate the external board delay.

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5431 ; free virtual = 12619


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design clk ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d51423a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5431 ; free virtual = 12619
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d51423a2
Power optimization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2799.473 ; gain = 208.070 ; free physical = 5435 ; free virtual = 12623
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 10672200 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d51423a2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5450 ; free virtual = 12638
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: d51423a2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5450 ; free virtual = 12638
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: d51423a2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5450 ; free virtual = 12638
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: d51423a2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5450 ; free virtual = 12638
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              1  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d51423a2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5450 ; free virtual = 12638

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5450 ; free virtual = 12638
Ending Netlist Obfuscation Task | Checksum: d51423a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5450 ; free virtual = 12638
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-41] Feedback on MMCME2_ADV cell MMCME2_BASE_inst forms an incomplete loop. The feedback compensation calculation will be invalid. If the MMCME2_ADV uses external feedback, please apply the set_external_delay constraint to indicate the external board delay.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5434 ; free virtual = 12623
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c5caa1db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5434 ; free virtual = 12623
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5434 ; free virtual = 12623

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-673] MMCM instance "MMCME2_BASE_inst" has outputs that directly drive clock pins without going through clock buffers first. This might lead to an unroutable placement if the clock loads aren't grouped into a single clock region. If unintended, please define a clock buffer (BUFG/BUFH) for the MMCM outputs to avoid clock placement issues.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1322549ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5439 ; free virtual = 12633

Phase 1.3 Build Placer Netlist Model
WARNING: [Timing 38-41] Feedback on MMCME2_ADV cell MMCME2_BASE_inst forms an incomplete loop. The feedback compensation calculation will be invalid. If the MMCME2_ADV uses external feedback, please apply the set_external_delay constraint to indicate the external board delay.
Phase 1.3 Build Placer Netlist Model | Checksum: 160bd1864

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5437 ; free virtual = 12631

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 160bd1864

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5436 ; free virtual = 12631
Phase 1 Placer Initialization | Checksum: 160bd1864

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5436 ; free virtual = 12631

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5436 ; free virtual = 12631

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5436 ; free virtual = 12631
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 1322549ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5436 ; free virtual = 12632
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-41] Feedback on MMCME2_ADV cell MMCME2_BASE_inst forms an incomplete loop. The feedback compensation calculation will be invalid. If the MMCME2_ADV uses external feedback, please apply the set_external_delay constraint to indicate the external board delay.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-41] Feedback on MMCME2_ADV cell MMCME2_BASE_inst forms an incomplete loop. The feedback compensation calculation will be invalid. If the MMCME2_ADV uses external feedback, please apply the set_external_delay constraint to indicate the external board delay.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6c5aa814 ConstDB: 0 ShapeSum: c5caa1db RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c042b462

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5362 ; free virtual = 12557
Post Restoration Checksum: NetGraph: e6b39fb NumContArr: b1d77a67 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c042b462

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5351 ; free virtual = 12547

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c042b462

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5319 ; free virtual = 12515

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c042b462

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5318 ; free virtual = 12515
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
WARNING: [Timing 38-41] Feedback on MMCME2_ADV cell MMCME2_BASE_inst forms an incomplete loop. The feedback compensation calculation will be invalid. If the MMCME2_ADV uses external feedback, please apply the set_external_delay constraint to indicate the external board delay.
Phase 2.4 Update Timing | Checksum: d8d80a38

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5310 ; free virtual = 12506
Phase 2 Router Initialization | Checksum: d8d80a38

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5310 ; free virtual = 12506

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d8d80a38

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5308 ; free virtual = 12505
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: e1210eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5309 ; free virtual = 12505

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: e1210eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5309 ; free virtual = 12505
Phase 4 Rip-up And Reroute | Checksum: e1210eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5309 ; free virtual = 12505

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: e1210eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5309 ; free virtual = 12505

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e1210eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5309 ; free virtual = 12505
Phase 5 Delay and Skew Optimization | Checksum: e1210eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5309 ; free virtual = 12505

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e1210eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5309 ; free virtual = 12505
Phase 6.1 Hold Fix Iter | Checksum: e1210eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5309 ; free virtual = 12505
Phase 6 Post Hold Fix | Checksum: e1210eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5309 ; free virtual = 12505

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00287013 %
  Global Horizontal Routing Utilization  = 0.000780843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e1210eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5309 ; free virtual = 12505

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e1210eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5308 ; free virtual = 12504

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e1210eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5308 ; free virtual = 12504

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: e1210eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5311 ; free virtual = 12507
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5344 ; free virtual = 12541

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2799.473 ; gain = 0.000 ; free physical = 5344 ; free virtual = 12541
# report_clocks -file $outputDir/generated_test_clock_report.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Aug 12 15:17:57 2021...
