{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542337407852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542337407853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 03:03:27 2018 " "Processing started: Fri Nov 16 03:03:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542337407853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542337407853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aca_tp1 -c aca_tp1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aca_tp1 -c aca_tp1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542337407853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542337408022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542337408022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verify.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Verify.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Verify-LogicFunction " "Found design unit 1: Verify-LogicFunction" {  } { { "Verify.vhd" "" { Text "/home/andre/aca_tp1/Verify.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542337417007 ""} { "Info" "ISGN_ENTITY_NAME" "1 Verify " "Found entity 1: Verify" {  } { { "Verify.vhd" "" { Text "/home/andre/aca_tp1/Verify.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542337417007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542337417007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder-LogicFunction " "Found design unit 1: Encoder-LogicFunction" {  } { { "Encoder.vhd" "" { Text "/home/andre/aca_tp1/Encoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542337417008 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "Encoder.vhd" "" { Text "/home/andre/aca_tp1/Encoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542337417008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542337417008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HammingCodes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HammingCodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HammingCodes-Structural " "Found design unit 1: HammingCodes-Structural" {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542337417009 ""} { "Info" "ISGN_ENTITY_NAME" "1 HammingCodes " "Found entity 1: HammingCodes" {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542337417009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542337417009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HammingCodes " "Elaborating entity \"HammingCodes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542337417067 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outValue HammingCodes.vhd(9) " "VHDL Signal Declaration warning at HammingCodes.vhd(9): used implicit default value for signal \"outValue\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542337417068 "|HammingCodes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Encoder Encoder:enc A:logicfunction " "Elaborating entity \"Encoder\" using architecture \"A:logicfunction\" for hierarchy \"Encoder:enc\"" {  } { { "HammingCodes.vhd" "enc" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542337417083 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_signal Encoder.vhd(39) " "VHDL Process Statement warning at Encoder.vhd(39): signal \"x_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Encoder.vhd" "" { Text "/home/andre/aca_tp1/Encoder.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542337417084 "|HammingCodes|Encoder:enc"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outValue\[0\] GND " "Pin \"outValue\[0\]\" is stuck at GND" {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542337417499 "|HammingCodes|outValue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outValue\[1\] GND " "Pin \"outValue\[1\]\" is stuck at GND" {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542337417499 "|HammingCodes|outValue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outValue\[2\] GND " "Pin \"outValue\[2\]\" is stuck at GND" {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542337417499 "|HammingCodes|outValue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outValue\[3\] GND " "Pin \"outValue\[3\]\" is stuck at GND" {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542337417499 "|HammingCodes|outValue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outValue\[4\] GND " "Pin \"outValue\[4\]\" is stuck at GND" {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542337417499 "|HammingCodes|outValue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outValue\[5\] GND " "Pin \"outValue\[5\]\" is stuck at GND" {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542337417499 "|HammingCodes|outValue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outValue\[6\] GND " "Pin \"outValue\[6\]\" is stuck at GND" {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542337417499 "|HammingCodes|outValue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outValue\[7\] GND " "Pin \"outValue\[7\]\" is stuck at GND" {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542337417499 "|HammingCodes|outValue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outValue\[8\] GND " "Pin \"outValue\[8\]\" is stuck at GND" {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542337417499 "|HammingCodes|outValue[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outValue\[9\] GND " "Pin \"outValue\[9\]\" is stuck at GND" {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542337417499 "|HammingCodes|outValue[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outValue\[10\] GND " "Pin \"outValue\[10\]\" is stuck at GND" {  } { { "HammingCodes.vhd" "" { Text "/home/andre/aca_tp1/HammingCodes.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542337417499 "|HammingCodes|outValue[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542337417499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542337417581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542337417924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542337417924 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542337418033 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542337418033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542337418033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542337418033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "982 " "Peak virtual memory: 982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542337418039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 03:03:38 2018 " "Processing ended: Fri Nov 16 03:03:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542337418039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542337418039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542337418039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542337418039 ""}
