{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572935025609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572935025609 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HW4P6 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"HW4P6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572935025680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572935025789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572935025789 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572935026024 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572935026071 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572935028085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572935028085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572935028085 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572935028085 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/HW4/Q6/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572935028101 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/HW4/Q6/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572935028101 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/HW4/Q6/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572935028101 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/HW4/Q6/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572935028101 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572935028101 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572935028101 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HW4P6.sdc " "Synopsys Design Constraints File file not found: 'HW4P6.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572935028616 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572935028616 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572935028616 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1572935028616 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572935028616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572935028632 ""}  } { { "HW4P6.sv" "" { Text "I:/ece551/HW4/Q6/HW4P6.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/HW4/Q6/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572935028632 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572935029009 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572935029009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572935029009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572935029009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572935029009 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572935029009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572935029009 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572935029009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572935029025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572935029025 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572935029025 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572935029041 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572935029072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572935029745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572935029807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572935029823 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572935030510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572935030510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572935030867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X43_Y23 X53_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34" {  } { { "loc" "" { Generic "I:/ece551/HW4/Q6/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} { { 12 { 0 ""} 43 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572935031491 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572935031491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572935031959 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572935031959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572935031959 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572935032259 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572935032259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572935032415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572935032415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572935032524 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572935032837 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R8 " "Pin clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "HW4P6.sv" "" { Text "I:/ece551/HW4/Q6/HW4P6.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/HW4/Q6/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572935033071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "brake_n 3.3-V LVTTL G15 " "Pin brake_n uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { brake_n } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "brake_n" } } } } { "HW4P6.sv" "" { Text "I:/ece551/HW4/Q6/HW4P6.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/HW4/Q6/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572935033071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_n 3.3-V LVTTL J15 " "Pin RST_n uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RST_n } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_n" } } } } { "HW4P6.sv" "" { Text "I:/ece551/HW4/Q6/HW4P6.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/HW4/Q6/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572935033071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hallGrn 3.3-V LVTTL E15 " "Pin hallGrn uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hallGrn } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hallGrn" } } } } { "HW4P6.sv" "" { Text "I:/ece551/HW4/Q6/HW4P6.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/HW4/Q6/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572935033071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hallYlw 3.3-V LVTTL E16 " "Pin hallYlw uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hallYlw } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hallYlw" } } } } { "HW4P6.sv" "" { Text "I:/ece551/HW4/Q6/HW4P6.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/HW4/Q6/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572935033071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hallBlu 3.3-V LVTTL M16 " "Pin hallBlu uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hallBlu } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hallBlu" } } } } { "HW4P6.sv" "" { Text "I:/ece551/HW4/Q6/HW4P6.sv" 14 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/HW4/Q6/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572935033071 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A2D_MISO 3.3-V LVTTL A9 " "Pin A2D_MISO uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A2D_MISO } } } { "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2D_MISO" } } } } { "HW4P6.sv" "" { Text "I:/ece551/HW4/Q6/HW4P6.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/HW4/Q6/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572935033071 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1572935033071 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/HW4/Q6/HW4P6.fit.smsg " "Generated suppressed messages file I:/ece551/HW4/Q6/HW4P6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572935033181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6041 " "Peak virtual memory: 6041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572935034055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 00:23:54 2019 " "Processing ended: Tue Nov 05 00:23:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572935034055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572935034055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572935034055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572935034055 ""}
