#RTL Code: 

module onebitfulladder (a,b,cin,sum,ca);
    input a,b,cin;
    output sum,ca;

    assign sum = a ^ b ^ cin;
    assign ca = (a & b) | (a & cin) | (b & cin);
endmodule




#TestBench Code

module onebitfulladder_tb(

    );
    reg a,b,cin;
    wire sum,ca;
    onebitfulladder dut (a,b,cin,sum,ca);
    initial
    begin
    a = 1'b0;
    b = 1'b0;
    cin = 1'b0;
    end 
    always #5 a =~a;
    always #10 b =~b;
    always #15 cin =~cin;
endmodule

