#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May 16 18:05:40 2022
# Process ID: 25514
# Current directory: /home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.runs/design_1_axil_conv2D0_0_0_synth_1
# Command line: vivado -log design_1_axil_conv2D0_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axil_conv2D0_0_0.tcl
# Log file: /home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.runs/design_1_axil_conv2D0_0_0_synth_1/design_1_axil_conv2D0_0_0.vds
# Journal file: /home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.runs/design_1_axil_conv2D0_0_0_synth_1/vivado.jou
# Running On: legion, OS: Linux, CPU Frequency: 2098.468 MHz, CPU Physical cores: 4, Host memory: 8162 MB
#-----------------------------------------------------------
source design_1_axil_conv2D0_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2594.773 ; gain = 0.023 ; free physical = 1740 ; free virtual = 6489
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/archangel/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_axil_conv2D0_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25695
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2594.855 ; gain = 0.000 ; free physical = 1103 ; free virtual = 5853
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axil_conv2D0_0_0' [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_axil_conv2D0_0_0/synth/design_1_axil_conv2D0_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D0' [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0.v:12]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D0_axil_conv2D0_Pipeline_loop_k1_loop_k2' [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_axil_conv2D0_Pipeline_loop_k1_loop_k2.v:10]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1' [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0' [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0' (1#1) [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1' (2#1) [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D0_flow_control_loop_pipe_sequential_init' [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D0_flow_control_loop_pipe_sequential_init' (3#1) [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D0_axil_conv2D0_Pipeline_loop_k1_loop_k2' (4#1) [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_axil_conv2D0_Pipeline_loop_k1_loop_k2.v:10]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D0_BUS1_s_axi' [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D0_BUS1_s_axi_ram' [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v:636]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D0_BUS1_s_axi_ram' (5#1) [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v:636]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D0_BUS1_s_axi_ram__parameterized0' [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v:636]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D0_BUS1_s_axi_ram__parameterized0' (5#1) [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v:636]
INFO: [Synth 8-6157] synthesizing module 'axil_conv2D0_BUS1_s_axi_ram__parameterized1' [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v:636]
WARNING: [Synth 8-3848] Net q0 in module/entity axil_conv2D0_BUS1_s_axi_ram__parameterized1 does not have driver. [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v:649]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D0_BUS1_s_axi_ram__parameterized1' (5#1) [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v:636]
INFO: [Synth 8-155] case statement is not full and has no default [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v:329]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v:386]
WARNING: [Synth 8-6014] Unused sequential element int_img_out_shift0_reg was removed.  [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v:623]
WARNING: [Synth 8-3848] Net int_img_out_write in module/entity axil_conv2D0_BUS1_s_axi does not have driver. [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v:176]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D0_BUS1_s_axi' (6#1) [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axil_conv2D0' (7#1) [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axil_conv2D0_0_0' (8#1) [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_axil_conv2D0_0_0/synth/design_1_axil_conv2D0_0_0.v:58]
WARNING: [Synth 8-7129] Port q0[31] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[30] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[29] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[28] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[27] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[26] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[25] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[24] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[23] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[22] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[21] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[20] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[19] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[18] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[17] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[16] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[15] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[14] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[13] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[12] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[11] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[10] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[9] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[8] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[7] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[6] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[5] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[4] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[3] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[2] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[1] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[0] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[3] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[2] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[1] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[0] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[31] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[30] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[29] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[28] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[27] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[26] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[25] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[24] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[23] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[22] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[21] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[20] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[19] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[18] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[17] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[16] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[15] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[14] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[13] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[12] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[11] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[10] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[9] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[8] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[7] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[6] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[5] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[4] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[3] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[2] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[1] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[0] in module axil_conv2D0_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module axil_conv2D0_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2594.855 ; gain = 0.000 ; free physical = 279 ; free virtual = 4916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2594.855 ; gain = 0.000 ; free physical = 1219 ; free virtual = 5856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2594.855 ; gain = 0.000 ; free physical = 1219 ; free virtual = 5856
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2594.855 ; gain = 0.000 ; free physical = 1212 ; free virtual = 5849
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_axil_conv2D0_0_0/constraints/axil_conv2D0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_axil_conv2D0_0_0/constraints/axil_conv2D0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.runs/design_1_axil_conv2D0_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.runs/design_1_axil_conv2D0_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.789 ; gain = 0.000 ; free physical = 1107 ; free virtual = 5745
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2626.789 ; gain = 0.000 ; free physical = 1107 ; free virtual = 5744
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 1181 ; free virtual = 5822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 1181 ; free virtual = 5822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.runs/design_1_axil_conv2D0_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 1181 ; free virtual = 5822
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 1183 ; free virtual = 5825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   12 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 7     
	               21 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	              28K Bit	(900 X 32 bit)          RAMs := 1     
	              224 Bit	(7 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 22    
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '21' bits. [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '21' bits. [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '21' bits. [/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1.v:30]
DSP Report: Generating DSP grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (P or C)+(A2*B2)'.
DSP Report: register grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/p is absorbed into DSP grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/m is absorbed into DSP grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/mac_muladd_8ns_8s_21s_21_4_1_U1/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 1154 ; free virtual = 5800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | BUS1_s_axi_U/int_img_in/mem_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | BUS1_s_axi_U/int_img_out/mem_reg | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------------------+-----------+----------------------+----------------+
|inst        | BUS1_s_axi_U/int_weights/mem_reg | Implied   | 8 x 32               | RAM16X1D x 32  | 
+------------+----------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1_DSP48_0 | (P or C)+(A2*B2)' | 21     | 9      | 21     | -      | 21     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 1010 ; free virtual = 5657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 1009 ; free virtual = 5656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | BUS1_s_axi_U/int_img_in/mem_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | BUS1_s_axi_U/int_img_out/mem_reg | 0 K x 32(READ_FIRST)   | W |   | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+----------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------------------+-----------+----------------------+----------------+
|inst        | BUS1_s_axi_U/int_weights/mem_reg | Implied   | 8 x 32               | RAM16X1D x 32  | 
+------------+----------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_img_in/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_img_in/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_img_out/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 1004 ; free virtual = 5652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 997 ; free virtual = 5644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 997 ; free virtual = 5644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 997 ; free virtual = 5644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 997 ; free virtual = 5644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 997 ; free virtual = 5644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 997 ; free virtual = 5644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axil_conv2D0 | grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129/ap_loop_exit_ready_pp0_iter4_reg_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |DSP48E1  |     1|
|3     |LUT1     |     5|
|4     |LUT2     |    47|
|5     |LUT3     |    65|
|6     |LUT4     |    50|
|7     |LUT5     |    71|
|8     |LUT6     |   116|
|9     |RAM16X1D |    32|
|10    |RAMB36E1 |     2|
|11    |SRL16E   |     1|
|12    |FDRE     |   285|
|13    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 2626.789 ; gain = 31.934 ; free physical = 997 ; free virtual = 5644
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2626.789 ; gain = 0.000 ; free physical = 1076 ; free virtual = 5724
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 2626.797 ; gain = 31.934 ; free physical = 1076 ; free virtual = 5724
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2626.797 ; gain = 0.000 ; free physical = 1167 ; free virtual = 5815
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.797 ; gain = 0.000 ; free physical = 1102 ; free virtual = 5751
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances

Synth Design complete, checksum: f9a46626
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:33 . Memory (MB): peak = 2626.797 ; gain = 32.023 ; free physical = 1303 ; free virtual = 5952
INFO: [Common 17-1381] The checkpoint '/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.runs/design_1_axil_conv2D0_0_0_synth_1/design_1_axil_conv2D0_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axil_conv2D0_0_0, cache-ID = 6d3e50327de979a2
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/archangel/Desktop/work/MEIC/S2/AAC/Projeto1/vivado/vivado.runs/design_1_axil_conv2D0_0_0_synth_1/design_1_axil_conv2D0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axil_conv2D0_0_0_utilization_synth.rpt -pb design_1_axil_conv2D0_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 16 18:08:16 2022...
