Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/CS141/cs141_git/lab2/lab2/test_alu_isim_beh.exe -prj Z:/CS141/cs141_git/lab2/lab2/test_alu_beh.prj work.test_alu work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/srl_mux_2to1.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/carry_lookahead_unit_4.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/carry_cause.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/srl_mux_4to1.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/carry_lookahead_adder_4b.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/srl_mux_16to1.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/mux_2to1.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/carry_lookahead_unit_2.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/carry_lookahead_adder_16b.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/shift_mux_32to1.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/mux_4to1.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/carry_lookahead_adder_32b.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/add_sub_mux.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/srl_32b.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/sra_unit.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/slt_32b.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/sll_unit.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/mux_16to1.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/add_sub_32b.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/alu.v" into library work
Analyzing Verilog file "Z:/CS141/cs141_git/lab2/lab2/test_alu.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102776 KB
Fuse CPU Usage: 984 ms
Compiling module mux_2to1(N=32)
Compiling module mux_4to1(N=32)
Compiling module mux_16to1
Compiling module mux_2to1
Compiling module input_inversion
Compiling module carry_cause
Compiling module carry_lookahead_unit_4
Compiling module carry_lookahead_adder_4b
Compiling module carry_lookahead_adder_16b
Compiling module carry_lookahead_unit_2
Compiling module carry_lookahead_adder_32b
Compiling module add_sub_32b
Compiling module slt_32b
Compiling module shift_mux_2to1
Compiling module shift_mux_4to1
Compiling module shift_mux_16to1
Compiling module shift_mux_32to1
Compiling module srl_unit
Compiling module sra_unit
Compiling module sll_unit
Compiling module alu
Compiling module test_alu
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 23 Verilog Units
Built simulation executable Z:/CS141/cs141_git/lab2/lab2/test_alu_isim_beh.exe
Fuse Memory Usage: 108072 KB
Fuse CPU Usage: 1733 ms
