INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dania/OneDrive/Documents/SUTD/Term 6/Digital Sys/Nibble_Adder/Nibble_Adder.srcs/sim_1/new/q4_tb_1006351.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nibbleadd_tb
