
F407_L298N.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070b4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  08007248  08007248  00017248  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800769c  0800769c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800769c  0800769c  0001769c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080076a4  080076a4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076a4  080076a4  000176a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080076a8  080076a8  000176a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080076ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  200001e0  0800788c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000480  0800788c  00020480  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000106b2  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002507  00000000  00000000  000308c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf8  00000000  00000000  00032dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c00  00000000  00000000  00033ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003e89  00000000  00000000  000346c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb6a  00000000  00000000  00038551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbfaf  00000000  00000000  000470bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011306a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045b4  00000000  00000000  001130c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800722c 	.word	0x0800722c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800722c 	.word	0x0800722c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <HAL_TIM_PeriodElapsedCallback>:
uint8_t recFlag = 0;    //接收完成标志位
char IRCodes[4] = {0};


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
	upCount++;
 8000ea8:	4b05      	ldr	r3, [pc, #20]	; (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	3301      	adds	r3, #1
 8000eae:	4a04      	ldr	r2, [pc, #16]	; (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000eb0:	6013      	str	r3, [r2, #0]
}
 8000eb2:	bf00      	nop
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	200001fc 	.word	0x200001fc

08000ec4 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	if(isUpCompare)   //如果是上升沿捕获
 8000ecc:	4b67      	ldr	r3, [pc, #412]	; (800106c <HAL_TIM_IC_CaptureCallback+0x1a8>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d01e      	beq.n	8000f12 <HAL_TIM_IC_CaptureCallback+0x4e>
	{
		valueUp = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f002 fcd6 	bl	8003888 <HAL_TIM_ReadCapturedValue>
 8000edc:	4603      	mov	r3, r0
 8000ede:	b29a      	uxth	r2, r3
 8000ee0:	4b63      	ldr	r3, [pc, #396]	; (8001070 <HAL_TIM_IC_CaptureCallback+0x1ac>)
 8000ee2:	801a      	strh	r2, [r3, #0]
		isUpCompare = 0;
 8000ee4:	4b61      	ldr	r3, [pc, #388]	; (800106c <HAL_TIM_IC_CaptureCallback+0x1a8>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_ICPOLARITY_FALLING);   //设置为下降沿捕获
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	6a1a      	ldr	r2, [r3, #32]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f022 020a 	bic.w	r2, r2, #10
 8000ef8:	621a      	str	r2, [r3, #32]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	6a1a      	ldr	r2, [r3, #32]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f042 0202 	orr.w	r2, r2, #2
 8000f08:	621a      	str	r2, [r3, #32]
		upCount = 0;
 8000f0a:	4b5a      	ldr	r3, [pc, #360]	; (8001074 <HAL_TIM_IC_CaptureCallback+0x1b0>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	e056      	b.n	8000fc0 <HAL_TIM_IC_CaptureCallback+0xfc>
	}
	else
	{
		valueDown = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000f12:	2100      	movs	r1, #0
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f002 fcb7 	bl	8003888 <HAL_TIM_ReadCapturedValue>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	4b56      	ldr	r3, [pc, #344]	; (8001078 <HAL_TIM_IC_CaptureCallback+0x1b4>)
 8000f20:	801a      	strh	r2, [r3, #0]
		isUpCompare = 1;
 8000f22:	4b52      	ldr	r3, [pc, #328]	; (800106c <HAL_TIM_IC_CaptureCallback+0x1a8>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_ICPOLARITY_RISING);   //设置为上升沿捕获
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	6a1a      	ldr	r2, [r3, #32]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f022 020a 	bic.w	r2, r2, #10
 8000f36:	621a      	str	r2, [r3, #32]
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	6a12      	ldr	r2, [r2, #32]
 8000f42:	621a      	str	r2, [r3, #32]
		width = valueDown + upCount*65536 - valueUp;
 8000f44:	4b4c      	ldr	r3, [pc, #304]	; (8001078 <HAL_TIM_IC_CaptureCallback+0x1b4>)
 8000f46:	881a      	ldrh	r2, [r3, #0]
 8000f48:	4b49      	ldr	r3, [pc, #292]	; (8001070 <HAL_TIM_IC_CaptureCallback+0x1ac>)
 8000f4a:	881b      	ldrh	r3, [r3, #0]
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	b29a      	uxth	r2, r3
 8000f50:	4b4a      	ldr	r3, [pc, #296]	; (800107c <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8000f52:	801a      	strh	r2, [r3, #0]
		if(width > 4400 && width < 4600)    //判断同步码
 8000f54:	4b49      	ldr	r3, [pc, #292]	; (800107c <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8000f56:	881b      	ldrh	r3, [r3, #0]
 8000f58:	f241 1230 	movw	r2, #4400	; 0x1130
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d915      	bls.n	8000f8c <HAL_TIM_IC_CaptureCallback+0xc8>
 8000f60:	4b46      	ldr	r3, [pc, #280]	; (800107c <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8000f62:	881b      	ldrh	r3, [r3, #0]
 8000f64:	f241 12f7 	movw	r2, #4599	; 0x11f7
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d80f      	bhi.n	8000f8c <HAL_TIM_IC_CaptureCallback+0xc8>
		{
			bufferId = 0;
 8000f6c:	4b44      	ldr	r3, [pc, #272]	; (8001080 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	801a      	strh	r2, [r3, #0]
			buffer[bufferId++] = width;
 8000f72:	4b43      	ldr	r3, [pc, #268]	; (8001080 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8000f74:	881b      	ldrh	r3, [r3, #0]
 8000f76:	1c5a      	adds	r2, r3, #1
 8000f78:	b291      	uxth	r1, r2
 8000f7a:	4a41      	ldr	r2, [pc, #260]	; (8001080 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8000f7c:	8011      	strh	r1, [r2, #0]
 8000f7e:	461a      	mov	r2, r3
 8000f80:	4b3e      	ldr	r3, [pc, #248]	; (800107c <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8000f82:	8819      	ldrh	r1, [r3, #0]
 8000f84:	4b3f      	ldr	r3, [pc, #252]	; (8001084 <HAL_TIM_IC_CaptureCallback+0x1c0>)
 8000f86:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8000f8a:	e019      	b.n	8000fc0 <HAL_TIM_IC_CaptureCallback+0xfc>
		}
		else if(bufferId > 0)
 8000f8c:	4b3c      	ldr	r3, [pc, #240]	; (8001080 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d015      	beq.n	8000fc0 <HAL_TIM_IC_CaptureCallback+0xfc>
		{
			buffer[bufferId++] = width;
 8000f94:	4b3a      	ldr	r3, [pc, #232]	; (8001080 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8000f96:	881b      	ldrh	r3, [r3, #0]
 8000f98:	1c5a      	adds	r2, r3, #1
 8000f9a:	b291      	uxth	r1, r2
 8000f9c:	4a38      	ldr	r2, [pc, #224]	; (8001080 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8000f9e:	8011      	strh	r1, [r2, #0]
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	4b36      	ldr	r3, [pc, #216]	; (800107c <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8000fa4:	8819      	ldrh	r1, [r3, #0]
 8000fa6:	4b37      	ldr	r3, [pc, #220]	; (8001084 <HAL_TIM_IC_CaptureCallback+0x1c0>)
 8000fa8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			if(bufferId > 32)   //所有码一共32位已经全部收到
 8000fac:	4b34      	ldr	r3, [pc, #208]	; (8001080 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8000fae:	881b      	ldrh	r3, [r3, #0]
 8000fb0:	2b20      	cmp	r3, #32
 8000fb2:	d905      	bls.n	8000fc0 <HAL_TIM_IC_CaptureCallback+0xfc>
			{
				recFlag = 1;
 8000fb4:	4b34      	ldr	r3, [pc, #208]	; (8001088 <HAL_TIM_IC_CaptureCallback+0x1c4>)
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	701a      	strb	r2, [r3, #0]
				bufferId = 0;
 8000fba:	4b31      	ldr	r3, [pc, #196]	; (8001080 <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	801a      	strh	r2, [r3, #0]
			}

		}
	}
	for(int i=0;i<4;i++)
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	e007      	b.n	8000fd6 <HAL_TIM_IC_CaptureCallback+0x112>
		{
			IRCodes[i] = 0;
 8000fc6:	4a31      	ldr	r2, [pc, #196]	; (800108c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	4413      	add	r3, r2
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<4;i++)
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	60fb      	str	r3, [r7, #12]
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	2b03      	cmp	r3, #3
 8000fda:	ddf4      	ble.n	8000fc6 <HAL_TIM_IC_CaptureCallback+0x102>
		}

		for(int i =0;i < 32; i++)
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	e03b      	b.n	800105a <HAL_TIM_IC_CaptureCallback+0x196>
		{
			if(buffer[i+1]<1000)
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	4a27      	ldr	r2, [pc, #156]	; (8001084 <HAL_TIM_IC_CaptureCallback+0x1c0>)
 8000fe8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ff0:	d212      	bcs.n	8001018 <HAL_TIM_IC_CaptureCallback+0x154>
			{
				IRCodes[i/8] = IRCodes[i/8]<<1;
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	da00      	bge.n	8000ffa <HAL_TIM_IC_CaptureCallback+0x136>
 8000ff8:	3307      	adds	r3, #7
 8000ffa:	10db      	asrs	r3, r3, #3
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4b23      	ldr	r3, [pc, #140]	; (800108c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001000:	5c9a      	ldrb	r2, [r3, r2]
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	2b00      	cmp	r3, #0
 8001006:	da00      	bge.n	800100a <HAL_TIM_IC_CaptureCallback+0x146>
 8001008:	3307      	adds	r3, #7
 800100a:	10db      	asrs	r3, r3, #3
 800100c:	4619      	mov	r1, r3
 800100e:	0053      	lsls	r3, r2, #1
 8001010:	b2da      	uxtb	r2, r3
 8001012:	4b1e      	ldr	r3, [pc, #120]	; (800108c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001014:	545a      	strb	r2, [r3, r1]
 8001016:	e01d      	b.n	8001054 <HAL_TIM_IC_CaptureCallback+0x190>
			}
			else
			{
				IRCodes[i/8] = IRCodes[i/8]<<1;
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	2b00      	cmp	r3, #0
 800101c:	da00      	bge.n	8001020 <HAL_TIM_IC_CaptureCallback+0x15c>
 800101e:	3307      	adds	r3, #7
 8001020:	10db      	asrs	r3, r3, #3
 8001022:	461a      	mov	r2, r3
 8001024:	4b19      	ldr	r3, [pc, #100]	; (800108c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001026:	5c9a      	ldrb	r2, [r3, r2]
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	2b00      	cmp	r3, #0
 800102c:	da00      	bge.n	8001030 <HAL_TIM_IC_CaptureCallback+0x16c>
 800102e:	3307      	adds	r3, #7
 8001030:	10db      	asrs	r3, r3, #3
 8001032:	4619      	mov	r1, r3
 8001034:	0053      	lsls	r3, r2, #1
 8001036:	b2da      	uxtb	r2, r3
 8001038:	4b14      	ldr	r3, [pc, #80]	; (800108c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 800103a:	545a      	strb	r2, [r3, r1]
				IRCodes[i/8] |= 0x01;
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	2b00      	cmp	r3, #0
 8001040:	da00      	bge.n	8001044 <HAL_TIM_IC_CaptureCallback+0x180>
 8001042:	3307      	adds	r3, #7
 8001044:	10db      	asrs	r3, r3, #3
 8001046:	4a11      	ldr	r2, [pc, #68]	; (800108c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001048:	5cd2      	ldrb	r2, [r2, r3]
 800104a:	f042 0201 	orr.w	r2, r2, #1
 800104e:	b2d1      	uxtb	r1, r2
 8001050:	4a0e      	ldr	r2, [pc, #56]	; (800108c <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001052:	54d1      	strb	r1, [r2, r3]
		for(int i =0;i < 32; i++)
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	3301      	adds	r3, #1
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	2b1f      	cmp	r3, #31
 800105e:	ddc0      	ble.n	8000fe2 <HAL_TIM_IC_CaptureCallback+0x11e>
			}
		}
}
 8001060:	bf00      	nop
 8001062:	bf00      	nop
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	20000000 	.word	0x20000000
 8001070:	20000200 	.word	0x20000200
 8001074:	200001fc 	.word	0x200001fc
 8001078:	20000202 	.word	0x20000202
 800107c:	20000324 	.word	0x20000324
 8001080:	20000304 	.word	0x20000304
 8001084:	20000204 	.word	0x20000204
 8001088:	20000306 	.word	0x20000306
 800108c:	20000308 	.word	0x20000308

08001090 <Remote_Scan>:

uint8_t Remote_Scan(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
	uint8_t key = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	71fb      	strb	r3, [r7, #7]
	if(recFlag)
 800109a:	4b14      	ldr	r3, [pc, #80]	; (80010ec <Remote_Scan+0x5c>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d01c      	beq.n	80010dc <Remote_Scan+0x4c>
	{
		BEEP_On();
 80010a2:	2201      	movs	r2, #1
 80010a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010a8:	4811      	ldr	r0, [pc, #68]	; (80010f0 <Remote_Scan+0x60>)
 80010aa:	f001 f8ed 	bl	8002288 <HAL_GPIO_WritePin>
		recFlag = 0;    //防止if语句重复成立
 80010ae:	4b0f      	ldr	r3, [pc, #60]	; (80010ec <Remote_Scan+0x5c>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	701a      	strb	r2, [r3, #0]
		if(IRCodes[2])
 80010b4:	4b0f      	ldr	r3, [pc, #60]	; (80010f4 <Remote_Scan+0x64>)
 80010b6:	789b      	ldrb	r3, [r3, #2]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d003      	beq.n	80010c4 <Remote_Scan+0x34>
		{
			key = IRCodes[2];
 80010bc:	4b0d      	ldr	r3, [pc, #52]	; (80010f4 <Remote_Scan+0x64>)
 80010be:	789b      	ldrb	r3, [r3, #2]
 80010c0:	71fb      	strb	r3, [r7, #7]
 80010c2:	e001      	b.n	80010c8 <Remote_Scan+0x38>
		}else{
			key = NOPRES;
 80010c4:	2300      	movs	r3, #0
 80010c6:	71fb      	strb	r3, [r7, #7]
		}
		HAL_Delay(100);
 80010c8:	2064      	movs	r0, #100	; 0x64
 80010ca:	f000 fe0b 	bl	8001ce4 <HAL_Delay>
		BEEP_Off();
 80010ce:	2200      	movs	r2, #0
 80010d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010d4:	4806      	ldr	r0, [pc, #24]	; (80010f0 <Remote_Scan+0x60>)
 80010d6:	f001 f8d7 	bl	8002288 <HAL_GPIO_WritePin>
 80010da:	e001      	b.n	80010e0 <Remote_Scan+0x50>
    }else{
    	key = NOPRES;
 80010dc:	2300      	movs	r3, #0
 80010de:	71fb      	strb	r3, [r7, #7]
    }

	return key;
 80010e0:	79fb      	ldrb	r3, [r7, #7]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000306 	.word	0x20000306
 80010f0:	40021400 	.word	0x40021400
 80010f4:	20000308 	.word	0x20000308

080010f8 <app_main_init>:
uint16_t pwmVal[4] = {0};
uint8_t key[2];
uint8_t pwmNum;
uint8_t isSet = 0;;

void app_main_init() {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3); // 开启计时器
 80010fc:	480d      	ldr	r0, [pc, #52]	; (8001134 <app_main_init+0x3c>)
 80010fe:	f001 fda1 	bl	8002c44 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); //开启通道1的PWM输出
 8001102:	2100      	movs	r1, #0
 8001104:	480b      	ldr	r0, [pc, #44]	; (8001134 <app_main_init+0x3c>)
 8001106:	f001 fe67 	bl	8002dd8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); //开启通道2的PWM输出
 800110a:	2104      	movs	r1, #4
 800110c:	4809      	ldr	r0, [pc, #36]	; (8001134 <app_main_init+0x3c>)
 800110e:	f001 fe63 	bl	8002dd8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); //开启通道3的PWM输出
 8001112:	2108      	movs	r1, #8
 8001114:	4807      	ldr	r0, [pc, #28]	; (8001134 <app_main_init+0x3c>)
 8001116:	f001 fe5f 	bl	8002dd8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); //开启通道4的PWM输出
 800111a:	210c      	movs	r1, #12
 800111c:	4805      	ldr	r0, [pc, #20]	; (8001134 <app_main_init+0x3c>)
 800111e:	f001 fe5b 	bl	8002dd8 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim1);     //定时器更新时、产生中断
 8001122:	4805      	ldr	r0, [pc, #20]	; (8001138 <app_main_init+0x40>)
 8001124:	f001 fd8e 	bl	8002c44 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);    //启动输入捕获中断
 8001128:	2100      	movs	r1, #0
 800112a:	4803      	ldr	r0, [pc, #12]	; (8001138 <app_main_init+0x40>)
 800112c:	f001 ff6c 	bl	8003008 <HAL_TIM_IC_Start_IT>
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000398 	.word	0x20000398
 8001138:	200003e0 	.word	0x200003e0

0800113c <app_main>:

void app_main() {
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
	if (isSet == 0) {
 8001140:	4b60      	ldr	r3, [pc, #384]	; (80012c4 <app_main+0x188>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d154      	bne.n	80011f2 <app_main+0xb6>
		while((key[0] = Remote_Scan()) == NOPRES);
 8001148:	bf00      	nop
 800114a:	f7ff ffa1 	bl	8001090 <Remote_Scan>
 800114e:	4603      	mov	r3, r0
 8001150:	461a      	mov	r2, r3
 8001152:	4b5d      	ldr	r3, [pc, #372]	; (80012c8 <app_main+0x18c>)
 8001154:	701a      	strb	r2, [r3, #0]
 8001156:	4b5c      	ldr	r3, [pc, #368]	; (80012c8 <app_main+0x18c>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d0f5      	beq.n	800114a <app_main+0xe>
		switch (key[0]) {
 800115e:	4b5a      	ldr	r3, [pc, #360]	; (80012c8 <app_main+0x18c>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2be2      	cmp	r3, #226	; 0xe2
 8001164:	d026      	beq.n	80011b4 <app_main+0x78>
 8001166:	2be2      	cmp	r3, #226	; 0xe2
 8001168:	dc40      	bgt.n	80011ec <app_main+0xb0>
 800116a:	2ba2      	cmp	r3, #162	; 0xa2
 800116c:	d006      	beq.n	800117c <app_main+0x40>
 800116e:	2ba2      	cmp	r3, #162	; 0xa2
 8001170:	dc3c      	bgt.n	80011ec <app_main+0xb0>
 8001172:	2b22      	cmp	r3, #34	; 0x22
 8001174:	d02c      	beq.n	80011d0 <app_main+0x94>
 8001176:	2b62      	cmp	r3, #98	; 0x62
 8001178:	d00e      	beq.n	8001198 <app_main+0x5c>
 800117a:	e037      	b.n	80011ec <app_main+0xb0>
		case ONE:
			printf("模式一\r\n");
 800117c:	4853      	ldr	r0, [pc, #332]	; (80012cc <app_main+0x190>)
 800117e:	f003 ffe7 	bl	8005150 <puts>
			pwmVal[0] = 500;
 8001182:	4b53      	ldr	r3, [pc, #332]	; (80012d0 <app_main+0x194>)
 8001184:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001188:	801a      	strh	r2, [r3, #0]
			pwmVal[1] = 0;
 800118a:	4b51      	ldr	r3, [pc, #324]	; (80012d0 <app_main+0x194>)
 800118c:	2200      	movs	r2, #0
 800118e:	805a      	strh	r2, [r3, #2]
			pwmNum = 0;
 8001190:	4b50      	ldr	r3, [pc, #320]	; (80012d4 <app_main+0x198>)
 8001192:	2200      	movs	r2, #0
 8001194:	701a      	strb	r2, [r3, #0]
			break;
 8001196:	e029      	b.n	80011ec <app_main+0xb0>
		case TWO:
			printf("模式二\r\n");
 8001198:	484f      	ldr	r0, [pc, #316]	; (80012d8 <app_main+0x19c>)
 800119a:	f003 ffd9 	bl	8005150 <puts>
			pwmVal[0] = 0;
 800119e:	4b4c      	ldr	r3, [pc, #304]	; (80012d0 <app_main+0x194>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	801a      	strh	r2, [r3, #0]
			pwmVal[1] = 500;
 80011a4:	4b4a      	ldr	r3, [pc, #296]	; (80012d0 <app_main+0x194>)
 80011a6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80011aa:	805a      	strh	r2, [r3, #2]
			pwmNum = 1;
 80011ac:	4b49      	ldr	r3, [pc, #292]	; (80012d4 <app_main+0x198>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	701a      	strb	r2, [r3, #0]
			break;
 80011b2:	e01b      	b.n	80011ec <app_main+0xb0>
		case THREE:
			printf("模式三\r\n");
 80011b4:	4849      	ldr	r0, [pc, #292]	; (80012dc <app_main+0x1a0>)
 80011b6:	f003 ffcb 	bl	8005150 <puts>
			pwmVal[2] = 500;
 80011ba:	4b45      	ldr	r3, [pc, #276]	; (80012d0 <app_main+0x194>)
 80011bc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80011c0:	809a      	strh	r2, [r3, #4]
			pwmVal[3] = 0;
 80011c2:	4b43      	ldr	r3, [pc, #268]	; (80012d0 <app_main+0x194>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	80da      	strh	r2, [r3, #6]
			pwmNum = 2;
 80011c8:	4b42      	ldr	r3, [pc, #264]	; (80012d4 <app_main+0x198>)
 80011ca:	2202      	movs	r2, #2
 80011cc:	701a      	strb	r2, [r3, #0]
			break;
 80011ce:	e00d      	b.n	80011ec <app_main+0xb0>
		case FOUR:
			printf("模式四\r\n");
 80011d0:	4843      	ldr	r0, [pc, #268]	; (80012e0 <app_main+0x1a4>)
 80011d2:	f003 ffbd 	bl	8005150 <puts>
			pwmVal[2] = 0;
 80011d6:	4b3e      	ldr	r3, [pc, #248]	; (80012d0 <app_main+0x194>)
 80011d8:	2200      	movs	r2, #0
 80011da:	809a      	strh	r2, [r3, #4]
			pwmVal[3] = 500;
 80011dc:	4b3c      	ldr	r3, [pc, #240]	; (80012d0 <app_main+0x194>)
 80011de:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80011e2:	80da      	strh	r2, [r3, #6]
			pwmNum = 3;
 80011e4:	4b3b      	ldr	r3, [pc, #236]	; (80012d4 <app_main+0x198>)
 80011e6:	2203      	movs	r2, #3
 80011e8:	701a      	strb	r2, [r3, #0]
			break;
 80011ea:	bf00      	nop
		}
		isSet = 1;
 80011ec:	4b35      	ldr	r3, [pc, #212]	; (80012c4 <app_main+0x188>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	701a      	strb	r2, [r3, #0]
	}

	if(isSet == 1)
 80011f2:	4b34      	ldr	r3, [pc, #208]	; (80012c4 <app_main+0x188>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d14c      	bne.n	8001294 <app_main+0x158>
	{
		while((key[1] = Remote_Scan()) == NOPRES);
 80011fa:	bf00      	nop
 80011fc:	f7ff ff48 	bl	8001090 <Remote_Scan>
 8001200:	4603      	mov	r3, r0
 8001202:	461a      	mov	r2, r3
 8001204:	4b30      	ldr	r3, [pc, #192]	; (80012c8 <app_main+0x18c>)
 8001206:	705a      	strb	r2, [r3, #1]
 8001208:	4b2f      	ldr	r3, [pc, #188]	; (80012c8 <app_main+0x18c>)
 800120a:	785b      	ldrb	r3, [r3, #1]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d0f5      	beq.n	80011fc <app_main+0xc0>
		switch (key[1]) {
 8001210:	4b2d      	ldr	r3, [pc, #180]	; (80012c8 <app_main+0x18c>)
 8001212:	785b      	ldrb	r3, [r3, #1]
 8001214:	2b4a      	cmp	r3, #74	; 0x4a
 8001216:	d01e      	beq.n	8001256 <app_main+0x11a>
 8001218:	2b4a      	cmp	r3, #74	; 0x4a
 800121a:	dc3c      	bgt.n	8001296 <app_main+0x15a>
 800121c:	2b18      	cmp	r3, #24
 800121e:	d002      	beq.n	8001226 <app_main+0xea>
 8001220:	2b38      	cmp	r3, #56	; 0x38
 8001222:	d030      	beq.n	8001286 <app_main+0x14a>
 8001224:	e037      	b.n	8001296 <app_main+0x15a>
			case UP:
				pwmVal[pwmNum] += 10;
 8001226:	4b2b      	ldr	r3, [pc, #172]	; (80012d4 <app_main+0x198>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	461a      	mov	r2, r3
 800122c:	4b28      	ldr	r3, [pc, #160]	; (80012d0 <app_main+0x194>)
 800122e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001232:	4a28      	ldr	r2, [pc, #160]	; (80012d4 <app_main+0x198>)
 8001234:	7812      	ldrb	r2, [r2, #0]
 8001236:	330a      	adds	r3, #10
 8001238:	b299      	uxth	r1, r3
 800123a:	4b25      	ldr	r3, [pc, #148]	; (80012d0 <app_main+0x194>)
 800123c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				printf("PWM增加:%d\r\n", pwmVal[pwmNum]);
 8001240:	4b24      	ldr	r3, [pc, #144]	; (80012d4 <app_main+0x198>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	461a      	mov	r2, r3
 8001246:	4b22      	ldr	r3, [pc, #136]	; (80012d0 <app_main+0x194>)
 8001248:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800124c:	4619      	mov	r1, r3
 800124e:	4825      	ldr	r0, [pc, #148]	; (80012e4 <app_main+0x1a8>)
 8001250:	f003 fef8 	bl	8005044 <iprintf>
				break;
 8001254:	e01f      	b.n	8001296 <app_main+0x15a>
			case DOWN:
				pwmVal[pwmNum] -= 10;
 8001256:	4b1f      	ldr	r3, [pc, #124]	; (80012d4 <app_main+0x198>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	461a      	mov	r2, r3
 800125c:	4b1c      	ldr	r3, [pc, #112]	; (80012d0 <app_main+0x194>)
 800125e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001262:	4a1c      	ldr	r2, [pc, #112]	; (80012d4 <app_main+0x198>)
 8001264:	7812      	ldrb	r2, [r2, #0]
 8001266:	3b0a      	subs	r3, #10
 8001268:	b299      	uxth	r1, r3
 800126a:	4b19      	ldr	r3, [pc, #100]	; (80012d0 <app_main+0x194>)
 800126c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				printf("PWM减小:%d\r\n", pwmVal[pwmNum]);
 8001270:	4b18      	ldr	r3, [pc, #96]	; (80012d4 <app_main+0x198>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	461a      	mov	r2, r3
 8001276:	4b16      	ldr	r3, [pc, #88]	; (80012d0 <app_main+0x194>)
 8001278:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800127c:	4619      	mov	r1, r3
 800127e:	481a      	ldr	r0, [pc, #104]	; (80012e8 <app_main+0x1ac>)
 8001280:	f003 fee0 	bl	8005044 <iprintf>
				break;
 8001284:	e007      	b.n	8001296 <app_main+0x15a>
			case CETER:
				printf("复位\r\n");
 8001286:	4819      	ldr	r0, [pc, #100]	; (80012ec <app_main+0x1b0>)
 8001288:	f003 ff62 	bl	8005150 <puts>
				isSet = 0;
 800128c:	4b0d      	ldr	r3, [pc, #52]	; (80012c4 <app_main+0x188>)
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]
				break;
 8001292:	e000      	b.n	8001296 <app_main+0x15a>
		}
	}
 8001294:	bf00      	nop

	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, pwmVal[0]);    //修改通道1的占空比
 8001296:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <app_main+0x194>)
 8001298:	881a      	ldrh	r2, [r3, #0]
 800129a:	4b15      	ldr	r3, [pc, #84]	; (80012f0 <app_main+0x1b4>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, pwmVal[1]);    //修改通带2的占空比
 80012a0:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <app_main+0x194>)
 80012a2:	885a      	ldrh	r2, [r3, #2]
 80012a4:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <app_main+0x1b4>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_3, pwmVal[2]);    //修改通道1的占空比
 80012aa:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <app_main+0x194>)
 80012ac:	889a      	ldrh	r2, [r3, #4]
 80012ae:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <app_main+0x1b4>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_4, pwmVal[3]);    //修改通带2的占空比
 80012b4:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <app_main+0x194>)
 80012b6:	88da      	ldrh	r2, [r3, #6]
 80012b8:	4b0d      	ldr	r3, [pc, #52]	; (80012f0 <app_main+0x1b4>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	641a      	str	r2, [r3, #64]	; 0x40

}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000314 	.word	0x20000314
 80012c8:	2000032c 	.word	0x2000032c
 80012cc:	08007248 	.word	0x08007248
 80012d0:	2000030c 	.word	0x2000030c
 80012d4:	20000328 	.word	0x20000328
 80012d8:	08007254 	.word	0x08007254
 80012dc:	08007260 	.word	0x08007260
 80012e0:	0800726c 	.word	0x0800726c
 80012e4:	08007278 	.word	0x08007278
 80012e8:	08007288 	.word	0x08007288
 80012ec:	08007298 	.word	0x08007298
 80012f0:	20000398 	.word	0x20000398

080012f4 <__io_putchar>:
//定义_sys_exit()以避免使用半主机模式
void _sys_exit(int x) {
	x = x;
}
//重定义fputc函数
PUTCHAR_PROTOTYPE {
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
	// 具体哪个串口可以更改huart2为其它串口
	// HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1 , 0xffff);
	while ((USART1->SR & 0X40) == 0) {
 80012fc:	bf00      	nop
 80012fe:	4b08      	ldr	r3, [pc, #32]	; (8001320 <__io_putchar+0x2c>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001306:	2b00      	cmp	r3, #0
 8001308:	d0f9      	beq.n	80012fe <__io_putchar+0xa>
	}; //循环发送,直到发送完毕
	USART1->DR = (uint8_t) ch;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	b2da      	uxtb	r2, r3
 800130e:	4b04      	ldr	r3, [pc, #16]	; (8001320 <__io_putchar+0x2c>)
 8001310:	605a      	str	r2, [r3, #4]

//  while ((USART2->SR & 0X40) == 0) {
//  }; //循环发送,直到发送完毕
//  USART2->DR = (uint8_t) ch;

	return ch;
 8001312:	687b      	ldr	r3, [r7, #4]
}
 8001314:	4618      	mov	r0, r3
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	40011000 	.word	0x40011000

08001324 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b08a      	sub	sp, #40	; 0x28
 8001328:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800132a:	f107 0314 	add.w	r3, r7, #20
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]
 8001334:	609a      	str	r2, [r3, #8]
 8001336:	60da      	str	r2, [r3, #12]
 8001338:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800133a:	2300      	movs	r3, #0
 800133c:	613b      	str	r3, [r7, #16]
 800133e:	4b27      	ldr	r3, [pc, #156]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001342:	4a26      	ldr	r2, [pc, #152]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001344:	f043 0320 	orr.w	r3, r3, #32
 8001348:	6313      	str	r3, [r2, #48]	; 0x30
 800134a:	4b24      	ldr	r3, [pc, #144]	; (80013dc <MX_GPIO_Init+0xb8>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	f003 0320 	and.w	r3, r3, #32
 8001352:	613b      	str	r3, [r7, #16]
 8001354:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
 800135a:	4b20      	ldr	r3, [pc, #128]	; (80013dc <MX_GPIO_Init+0xb8>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	4a1f      	ldr	r2, [pc, #124]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001364:	6313      	str	r3, [r2, #48]	; 0x30
 8001366:	4b1d      	ldr	r3, [pc, #116]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	60bb      	str	r3, [r7, #8]
 8001376:	4b19      	ldr	r3, [pc, #100]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	4a18      	ldr	r2, [pc, #96]	; (80013dc <MX_GPIO_Init+0xb8>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6313      	str	r3, [r2, #48]	; 0x30
 8001382:	4b16      	ldr	r3, [pc, #88]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	60bb      	str	r3, [r7, #8]
 800138c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	607b      	str	r3, [r7, #4]
 8001392:	4b12      	ldr	r3, [pc, #72]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	4a11      	ldr	r2, [pc, #68]	; (80013dc <MX_GPIO_Init+0xb8>)
 8001398:	f043 0302 	orr.w	r3, r3, #2
 800139c:	6313      	str	r3, [r2, #48]	; 0x30
 800139e:	4b0f      	ldr	r3, [pc, #60]	; (80013dc <MX_GPIO_Init+0xb8>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	f003 0302 	and.w	r3, r3, #2
 80013a6:	607b      	str	r3, [r7, #4]
 80013a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 80013aa:	2200      	movs	r2, #0
 80013ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013b0:	480b      	ldr	r0, [pc, #44]	; (80013e0 <MX_GPIO_Init+0xbc>)
 80013b2:	f000 ff69 	bl	8002288 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 80013b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013bc:	2301      	movs	r3, #1
 80013be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013c0:	2302      	movs	r3, #2
 80013c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013c4:	2302      	movs	r3, #2
 80013c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	4619      	mov	r1, r3
 80013ce:	4804      	ldr	r0, [pc, #16]	; (80013e0 <MX_GPIO_Init+0xbc>)
 80013d0:	f000 fdbe 	bl	8001f50 <HAL_GPIO_Init>

}
 80013d4:	bf00      	nop
 80013d6:	3728      	adds	r7, #40	; 0x28
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40021400 	.word	0x40021400

080013e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013e8:	f000 fc0a 	bl	8001c00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013ec:	f000 f80e 	bl	800140c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f0:	f7ff ff98 	bl	8001324 <MX_GPIO_Init>
  MX_TIM1_Init();
 80013f4:	f000 f9ae 	bl	8001754 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80013f8:	f000 fb66 	bl	8001ac8 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80013fc:	f000 fa00 	bl	8001800 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  app_main_init();
 8001400:	f7ff fe7a 	bl	80010f8 <app_main_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  app_main();
 8001404:	f7ff fe9a 	bl	800113c <app_main>
 8001408:	e7fc      	b.n	8001404 <main+0x20>
	...

0800140c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b094      	sub	sp, #80	; 0x50
 8001410:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001412:	f107 0320 	add.w	r3, r7, #32
 8001416:	2230      	movs	r2, #48	; 0x30
 8001418:	2100      	movs	r1, #0
 800141a:	4618      	mov	r0, r3
 800141c:	f003 f9a0 	bl	8004760 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001420:	f107 030c 	add.w	r3, r7, #12
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
 800142e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001430:	2300      	movs	r3, #0
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	4b28      	ldr	r3, [pc, #160]	; (80014d8 <SystemClock_Config+0xcc>)
 8001436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001438:	4a27      	ldr	r2, [pc, #156]	; (80014d8 <SystemClock_Config+0xcc>)
 800143a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800143e:	6413      	str	r3, [r2, #64]	; 0x40
 8001440:	4b25      	ldr	r3, [pc, #148]	; (80014d8 <SystemClock_Config+0xcc>)
 8001442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001444:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001448:	60bb      	str	r3, [r7, #8]
 800144a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800144c:	2300      	movs	r3, #0
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	4b22      	ldr	r3, [pc, #136]	; (80014dc <SystemClock_Config+0xd0>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a21      	ldr	r2, [pc, #132]	; (80014dc <SystemClock_Config+0xd0>)
 8001456:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800145a:	6013      	str	r3, [r2, #0]
 800145c:	4b1f      	ldr	r3, [pc, #124]	; (80014dc <SystemClock_Config+0xd0>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001464:	607b      	str	r3, [r7, #4]
 8001466:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001468:	2301      	movs	r3, #1
 800146a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800146c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001470:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001472:	2302      	movs	r3, #2
 8001474:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001476:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800147a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800147c:	2304      	movs	r3, #4
 800147e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001480:	23a8      	movs	r3, #168	; 0xa8
 8001482:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001484:	2302      	movs	r3, #2
 8001486:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001488:	2304      	movs	r3, #4
 800148a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800148c:	f107 0320 	add.w	r3, r7, #32
 8001490:	4618      	mov	r0, r3
 8001492:	f000 ff13 	bl	80022bc <HAL_RCC_OscConfig>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800149c:	f000 f820 	bl	80014e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a0:	230f      	movs	r3, #15
 80014a2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014a4:	2302      	movs	r3, #2
 80014a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014ac:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	2105      	movs	r1, #5
 80014be:	4618      	mov	r0, r3
 80014c0:	f001 f974 	bl	80027ac <HAL_RCC_ClockConfig>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80014ca:	f000 f809 	bl	80014e0 <Error_Handler>
  }
}
 80014ce:	bf00      	nop
 80014d0:	3750      	adds	r7, #80	; 0x50
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40007000 	.word	0x40007000

080014e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014e4:	b672      	cpsid	i
}
 80014e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014e8:	e7fe      	b.n	80014e8 <Error_Handler+0x8>
	...

080014ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	607b      	str	r3, [r7, #4]
 80014f6:	4b10      	ldr	r3, [pc, #64]	; (8001538 <HAL_MspInit+0x4c>)
 80014f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014fa:	4a0f      	ldr	r2, [pc, #60]	; (8001538 <HAL_MspInit+0x4c>)
 80014fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001500:	6453      	str	r3, [r2, #68]	; 0x44
 8001502:	4b0d      	ldr	r3, [pc, #52]	; (8001538 <HAL_MspInit+0x4c>)
 8001504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001506:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	603b      	str	r3, [r7, #0]
 8001512:	4b09      	ldr	r3, [pc, #36]	; (8001538 <HAL_MspInit+0x4c>)
 8001514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001516:	4a08      	ldr	r2, [pc, #32]	; (8001538 <HAL_MspInit+0x4c>)
 8001518:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800151c:	6413      	str	r3, [r2, #64]	; 0x40
 800151e:	4b06      	ldr	r3, [pc, #24]	; (8001538 <HAL_MspInit+0x4c>)
 8001520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001526:	603b      	str	r3, [r7, #0]
 8001528:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800152a:	bf00      	nop
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	40023800 	.word	0x40023800

0800153c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001540:	e7fe      	b.n	8001540 <NMI_Handler+0x4>

08001542 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001542:	b480      	push	{r7}
 8001544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001546:	e7fe      	b.n	8001546 <HardFault_Handler+0x4>

08001548 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800154c:	e7fe      	b.n	800154c <MemManage_Handler+0x4>

0800154e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800154e:	b480      	push	{r7}
 8001550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001552:	e7fe      	b.n	8001552 <BusFault_Handler+0x4>

08001554 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001558:	e7fe      	b.n	8001558 <UsageFault_Handler+0x4>

0800155a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800155a:	b480      	push	{r7}
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800155e:	bf00      	nop
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001588:	f000 fb8c 	bl	8001ca4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800158c:	bf00      	nop
 800158e:	bd80      	pop	{r7, pc}

08001590 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001594:	4802      	ldr	r0, [pc, #8]	; (80015a0 <TIM1_CC_IRQHandler+0x10>)
 8001596:	f001 fe59 	bl	800324c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	200003e0 	.word	0x200003e0

080015a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
	return 1;
 80015a8:	2301      	movs	r3, #1
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <_kill>:

int _kill(int pid, int sig)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80015be:	f003 f8a5 	bl	800470c <__errno>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2216      	movs	r2, #22
 80015c6:	601a      	str	r2, [r3, #0]
	return -1;
 80015c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <_exit>:

void _exit (int status)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80015dc:	f04f 31ff 	mov.w	r1, #4294967295
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f7ff ffe7 	bl	80015b4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80015e6:	e7fe      	b.n	80015e6 <_exit+0x12>

080015e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f4:	2300      	movs	r3, #0
 80015f6:	617b      	str	r3, [r7, #20]
 80015f8:	e00a      	b.n	8001610 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015fa:	f3af 8000 	nop.w
 80015fe:	4601      	mov	r1, r0
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	1c5a      	adds	r2, r3, #1
 8001604:	60ba      	str	r2, [r7, #8]
 8001606:	b2ca      	uxtb	r2, r1
 8001608:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	3301      	adds	r3, #1
 800160e:	617b      	str	r3, [r7, #20]
 8001610:	697a      	ldr	r2, [r7, #20]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	429a      	cmp	r2, r3
 8001616:	dbf0      	blt.n	80015fa <_read+0x12>
	}

return len;
 8001618:	687b      	ldr	r3, [r7, #4]
}
 800161a:	4618      	mov	r0, r3
 800161c:	3718      	adds	r7, #24
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b086      	sub	sp, #24
 8001626:	af00      	add	r7, sp, #0
 8001628:	60f8      	str	r0, [r7, #12]
 800162a:	60b9      	str	r1, [r7, #8]
 800162c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800162e:	2300      	movs	r3, #0
 8001630:	617b      	str	r3, [r7, #20]
 8001632:	e009      	b.n	8001648 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	1c5a      	adds	r2, r3, #1
 8001638:	60ba      	str	r2, [r7, #8]
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff fe59 	bl	80012f4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	3301      	adds	r3, #1
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	697a      	ldr	r2, [r7, #20]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	429a      	cmp	r2, r3
 800164e:	dbf1      	blt.n	8001634 <_write+0x12>
	}
	return len;
 8001650:	687b      	ldr	r3, [r7, #4]
}
 8001652:	4618      	mov	r0, r3
 8001654:	3718      	adds	r7, #24
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}

0800165a <_close>:

int _close(int file)
{
 800165a:	b480      	push	{r7}
 800165c:	b083      	sub	sp, #12
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
	return -1;
 8001662:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001666:	4618      	mov	r0, r3
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr

08001672 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001672:	b480      	push	{r7}
 8001674:	b083      	sub	sp, #12
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
 800167a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001682:	605a      	str	r2, [r3, #4]
	return 0;
 8001684:	2300      	movs	r3, #0
}
 8001686:	4618      	mov	r0, r3
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <_isatty>:

int _isatty(int file)
{
 8001692:	b480      	push	{r7}
 8001694:	b083      	sub	sp, #12
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
	return 1;
 800169a:	2301      	movs	r3, #1
}
 800169c:	4618      	mov	r0, r3
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
	return 0;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3714      	adds	r7, #20
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
	...

080016c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016cc:	4a14      	ldr	r2, [pc, #80]	; (8001720 <_sbrk+0x5c>)
 80016ce:	4b15      	ldr	r3, [pc, #84]	; (8001724 <_sbrk+0x60>)
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016d8:	4b13      	ldr	r3, [pc, #76]	; (8001728 <_sbrk+0x64>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d102      	bne.n	80016e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016e0:	4b11      	ldr	r3, [pc, #68]	; (8001728 <_sbrk+0x64>)
 80016e2:	4a12      	ldr	r2, [pc, #72]	; (800172c <_sbrk+0x68>)
 80016e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016e6:	4b10      	ldr	r3, [pc, #64]	; (8001728 <_sbrk+0x64>)
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4413      	add	r3, r2
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d207      	bcs.n	8001704 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016f4:	f003 f80a 	bl	800470c <__errno>
 80016f8:	4603      	mov	r3, r0
 80016fa:	220c      	movs	r2, #12
 80016fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001702:	e009      	b.n	8001718 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001704:	4b08      	ldr	r3, [pc, #32]	; (8001728 <_sbrk+0x64>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800170a:	4b07      	ldr	r3, [pc, #28]	; (8001728 <_sbrk+0x64>)
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4413      	add	r3, r2
 8001712:	4a05      	ldr	r2, [pc, #20]	; (8001728 <_sbrk+0x64>)
 8001714:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001716:	68fb      	ldr	r3, [r7, #12]
}
 8001718:	4618      	mov	r0, r3
 800171a:	3718      	adds	r7, #24
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20020000 	.word	0x20020000
 8001724:	00000400 	.word	0x00000400
 8001728:	20000318 	.word	0x20000318
 800172c:	20000480 	.word	0x20000480

08001730 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001734:	4b06      	ldr	r3, [pc, #24]	; (8001750 <SystemInit+0x20>)
 8001736:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800173a:	4a05      	ldr	r2, [pc, #20]	; (8001750 <SystemInit+0x20>)
 800173c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001740:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800175a:	f107 0310 	add.w	r3, r7, #16
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001764:	463b      	mov	r3, r7
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	605a      	str	r2, [r3, #4]
 800176c:	609a      	str	r2, [r3, #8]
 800176e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001770:	4b21      	ldr	r3, [pc, #132]	; (80017f8 <MX_TIM1_Init+0xa4>)
 8001772:	4a22      	ldr	r2, [pc, #136]	; (80017fc <MX_TIM1_Init+0xa8>)
 8001774:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8001776:	4b20      	ldr	r3, [pc, #128]	; (80017f8 <MX_TIM1_Init+0xa4>)
 8001778:	22a7      	movs	r2, #167	; 0xa7
 800177a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800177c:	4b1e      	ldr	r3, [pc, #120]	; (80017f8 <MX_TIM1_Init+0xa4>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001782:	4b1d      	ldr	r3, [pc, #116]	; (80017f8 <MX_TIM1_Init+0xa4>)
 8001784:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001788:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800178a:	4b1b      	ldr	r3, [pc, #108]	; (80017f8 <MX_TIM1_Init+0xa4>)
 800178c:	2200      	movs	r2, #0
 800178e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001790:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <MX_TIM1_Init+0xa4>)
 8001792:	2200      	movs	r2, #0
 8001794:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001796:	4b18      	ldr	r3, [pc, #96]	; (80017f8 <MX_TIM1_Init+0xa4>)
 8001798:	2200      	movs	r2, #0
 800179a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800179c:	4816      	ldr	r0, [pc, #88]	; (80017f8 <MX_TIM1_Init+0xa4>)
 800179e:	f001 fbe3 	bl	8002f68 <HAL_TIM_IC_Init>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80017a8:	f7ff fe9a 	bl	80014e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ac:	2300      	movs	r3, #0
 80017ae:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017b4:	f107 0310 	add.w	r3, r7, #16
 80017b8:	4619      	mov	r1, r3
 80017ba:	480f      	ldr	r0, [pc, #60]	; (80017f8 <MX_TIM1_Init+0xa4>)
 80017bc:	f002 fd00 	bl	80041c0 <HAL_TIMEx_MasterConfigSynchronization>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80017c6:	f7ff fe8b 	bl	80014e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80017ca:	2300      	movs	r3, #0
 80017cc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80017ce:	2301      	movs	r3, #1
 80017d0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80017d2:	2300      	movs	r3, #0
 80017d4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80017d6:	2300      	movs	r3, #0
 80017d8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80017da:	463b      	mov	r3, r7
 80017dc:	2200      	movs	r2, #0
 80017de:	4619      	mov	r1, r3
 80017e0:	4805      	ldr	r0, [pc, #20]	; (80017f8 <MX_TIM1_Init+0xa4>)
 80017e2:	f001 fe3b 	bl	800345c <HAL_TIM_IC_ConfigChannel>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80017ec:	f7ff fe78 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017f0:	bf00      	nop
 80017f2:	3718      	adds	r7, #24
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	200003e0 	.word	0x200003e0
 80017fc:	40010000 	.word	0x40010000

08001800 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b08e      	sub	sp, #56	; 0x38
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001806:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	609a      	str	r2, [r3, #8]
 8001812:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001814:	f107 0320 	add.w	r3, r7, #32
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800181e:	1d3b      	adds	r3, r7, #4
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]
 800182a:	611a      	str	r2, [r3, #16]
 800182c:	615a      	str	r2, [r3, #20]
 800182e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001830:	4b3d      	ldr	r3, [pc, #244]	; (8001928 <MX_TIM3_Init+0x128>)
 8001832:	4a3e      	ldr	r2, [pc, #248]	; (800192c <MX_TIM3_Init+0x12c>)
 8001834:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 168-1;
 8001836:	4b3c      	ldr	r3, [pc, #240]	; (8001928 <MX_TIM3_Init+0x128>)
 8001838:	22a7      	movs	r2, #167	; 0xa7
 800183a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800183c:	4b3a      	ldr	r3, [pc, #232]	; (8001928 <MX_TIM3_Init+0x128>)
 800183e:	2200      	movs	r2, #0
 8001840:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001842:	4b39      	ldr	r3, [pc, #228]	; (8001928 <MX_TIM3_Init+0x128>)
 8001844:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001848:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800184a:	4b37      	ldr	r3, [pc, #220]	; (8001928 <MX_TIM3_Init+0x128>)
 800184c:	2200      	movs	r2, #0
 800184e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001850:	4b35      	ldr	r3, [pc, #212]	; (8001928 <MX_TIM3_Init+0x128>)
 8001852:	2280      	movs	r2, #128	; 0x80
 8001854:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001856:	4834      	ldr	r0, [pc, #208]	; (8001928 <MX_TIM3_Init+0x128>)
 8001858:	f001 f9a4 	bl	8002ba4 <HAL_TIM_Base_Init>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001862:	f7ff fe3d 	bl	80014e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001866:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800186a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800186c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001870:	4619      	mov	r1, r3
 8001872:	482d      	ldr	r0, [pc, #180]	; (8001928 <MX_TIM3_Init+0x128>)
 8001874:	f001 ff44 	bl	8003700 <HAL_TIM_ConfigClockSource>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800187e:	f7ff fe2f 	bl	80014e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001882:	4829      	ldr	r0, [pc, #164]	; (8001928 <MX_TIM3_Init+0x128>)
 8001884:	f001 fa4e 	bl	8002d24 <HAL_TIM_PWM_Init>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800188e:	f7ff fe27 	bl	80014e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001892:	2300      	movs	r3, #0
 8001894:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001896:	2300      	movs	r3, #0
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800189a:	f107 0320 	add.w	r3, r7, #32
 800189e:	4619      	mov	r1, r3
 80018a0:	4821      	ldr	r0, [pc, #132]	; (8001928 <MX_TIM3_Init+0x128>)
 80018a2:	f002 fc8d 	bl	80041c0 <HAL_TIMEx_MasterConfigSynchronization>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80018ac:	f7ff fe18 	bl	80014e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018b0:	2360      	movs	r3, #96	; 0x60
 80018b2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018b8:	2300      	movs	r3, #0
 80018ba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018c0:	1d3b      	adds	r3, r7, #4
 80018c2:	2200      	movs	r2, #0
 80018c4:	4619      	mov	r1, r3
 80018c6:	4818      	ldr	r0, [pc, #96]	; (8001928 <MX_TIM3_Init+0x128>)
 80018c8:	f001 fe5c 	bl	8003584 <HAL_TIM_PWM_ConfigChannel>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80018d2:	f7ff fe05 	bl	80014e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018d6:	1d3b      	adds	r3, r7, #4
 80018d8:	2204      	movs	r2, #4
 80018da:	4619      	mov	r1, r3
 80018dc:	4812      	ldr	r0, [pc, #72]	; (8001928 <MX_TIM3_Init+0x128>)
 80018de:	f001 fe51 	bl	8003584 <HAL_TIM_PWM_ConfigChannel>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80018e8:	f7ff fdfa 	bl	80014e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80018ec:	1d3b      	adds	r3, r7, #4
 80018ee:	2208      	movs	r2, #8
 80018f0:	4619      	mov	r1, r3
 80018f2:	480d      	ldr	r0, [pc, #52]	; (8001928 <MX_TIM3_Init+0x128>)
 80018f4:	f001 fe46 	bl	8003584 <HAL_TIM_PWM_ConfigChannel>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80018fe:	f7ff fdef 	bl	80014e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001902:	1d3b      	adds	r3, r7, #4
 8001904:	220c      	movs	r2, #12
 8001906:	4619      	mov	r1, r3
 8001908:	4807      	ldr	r0, [pc, #28]	; (8001928 <MX_TIM3_Init+0x128>)
 800190a:	f001 fe3b 	bl	8003584 <HAL_TIM_PWM_ConfigChannel>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8001914:	f7ff fde4 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001918:	4803      	ldr	r0, [pc, #12]	; (8001928 <MX_TIM3_Init+0x128>)
 800191a:	f000 f87b 	bl	8001a14 <HAL_TIM_MspPostInit>

}
 800191e:	bf00      	nop
 8001920:	3738      	adds	r7, #56	; 0x38
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20000398 	.word	0x20000398
 800192c:	40000400 	.word	0x40000400

08001930 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08a      	sub	sp, #40	; 0x28
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a1d      	ldr	r2, [pc, #116]	; (80019c4 <HAL_TIM_IC_MspInit+0x94>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d134      	bne.n	80019bc <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	613b      	str	r3, [r7, #16]
 8001956:	4b1c      	ldr	r3, [pc, #112]	; (80019c8 <HAL_TIM_IC_MspInit+0x98>)
 8001958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800195a:	4a1b      	ldr	r2, [pc, #108]	; (80019c8 <HAL_TIM_IC_MspInit+0x98>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6453      	str	r3, [r2, #68]	; 0x44
 8001962:	4b19      	ldr	r3, [pc, #100]	; (80019c8 <HAL_TIM_IC_MspInit+0x98>)
 8001964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	4b15      	ldr	r3, [pc, #84]	; (80019c8 <HAL_TIM_IC_MspInit+0x98>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a14      	ldr	r2, [pc, #80]	; (80019c8 <HAL_TIM_IC_MspInit+0x98>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b12      	ldr	r3, [pc, #72]	; (80019c8 <HAL_TIM_IC_MspInit+0x98>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800198a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800198e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001990:	2302      	movs	r3, #2
 8001992:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001998:	2300      	movs	r3, #0
 800199a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800199c:	2301      	movs	r3, #1
 800199e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a0:	f107 0314 	add.w	r3, r7, #20
 80019a4:	4619      	mov	r1, r3
 80019a6:	4809      	ldr	r0, [pc, #36]	; (80019cc <HAL_TIM_IC_MspInit+0x9c>)
 80019a8:	f000 fad2 	bl	8001f50 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80019ac:	2200      	movs	r2, #0
 80019ae:	2100      	movs	r1, #0
 80019b0:	201b      	movs	r0, #27
 80019b2:	f000 fa96 	bl	8001ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80019b6:	201b      	movs	r0, #27
 80019b8:	f000 faaf 	bl	8001f1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80019bc:	bf00      	nop
 80019be:	3728      	adds	r7, #40	; 0x28
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40010000 	.word	0x40010000
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40020000 	.word	0x40020000

080019d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a0b      	ldr	r2, [pc, #44]	; (8001a0c <HAL_TIM_Base_MspInit+0x3c>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d10d      	bne.n	80019fe <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	4b0a      	ldr	r3, [pc, #40]	; (8001a10 <HAL_TIM_Base_MspInit+0x40>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	4a09      	ldr	r2, [pc, #36]	; (8001a10 <HAL_TIM_Base_MspInit+0x40>)
 80019ec:	f043 0302 	orr.w	r3, r3, #2
 80019f0:	6413      	str	r3, [r2, #64]	; 0x40
 80019f2:	4b07      	ldr	r3, [pc, #28]	; (8001a10 <HAL_TIM_Base_MspInit+0x40>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80019fe:	bf00      	nop
 8001a00:	3714      	adds	r7, #20
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40000400 	.word	0x40000400
 8001a10:	40023800 	.word	0x40023800

08001a14 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08a      	sub	sp, #40	; 0x28
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1c:	f107 0314 	add.w	r3, r7, #20
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	60da      	str	r2, [r3, #12]
 8001a2a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a21      	ldr	r2, [pc, #132]	; (8001ab8 <HAL_TIM_MspPostInit+0xa4>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d13b      	bne.n	8001aae <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a36:	2300      	movs	r3, #0
 8001a38:	613b      	str	r3, [r7, #16]
 8001a3a:	4b20      	ldr	r3, [pc, #128]	; (8001abc <HAL_TIM_MspPostInit+0xa8>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	4a1f      	ldr	r2, [pc, #124]	; (8001abc <HAL_TIM_MspPostInit+0xa8>)
 8001a40:	f043 0301 	orr.w	r3, r3, #1
 8001a44:	6313      	str	r3, [r2, #48]	; 0x30
 8001a46:	4b1d      	ldr	r3, [pc, #116]	; (8001abc <HAL_TIM_MspPostInit+0xa8>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	613b      	str	r3, [r7, #16]
 8001a50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]
 8001a56:	4b19      	ldr	r3, [pc, #100]	; (8001abc <HAL_TIM_MspPostInit+0xa8>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5a:	4a18      	ldr	r2, [pc, #96]	; (8001abc <HAL_TIM_MspPostInit+0xa8>)
 8001a5c:	f043 0302 	orr.w	r3, r3, #2
 8001a60:	6313      	str	r3, [r2, #48]	; 0x30
 8001a62:	4b16      	ldr	r3, [pc, #88]	; (8001abc <HAL_TIM_MspPostInit+0xa8>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a6e:	23c0      	movs	r3, #192	; 0xc0
 8001a70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a72:	2302      	movs	r3, #2
 8001a74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a82:	f107 0314 	add.w	r3, r7, #20
 8001a86:	4619      	mov	r1, r3
 8001a88:	480d      	ldr	r0, [pc, #52]	; (8001ac0 <HAL_TIM_MspPostInit+0xac>)
 8001a8a:	f000 fa61 	bl	8001f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa2:	f107 0314 	add.w	r3, r7, #20
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4806      	ldr	r0, [pc, #24]	; (8001ac4 <HAL_TIM_MspPostInit+0xb0>)
 8001aaa:	f000 fa51 	bl	8001f50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001aae:	bf00      	nop
 8001ab0:	3728      	adds	r7, #40	; 0x28
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40000400 	.word	0x40000400
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40020000 	.word	0x40020000
 8001ac4:	40020400 	.word	0x40020400

08001ac8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001acc:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001ace:	4a12      	ldr	r2, [pc, #72]	; (8001b18 <MX_USART1_UART_Init+0x50>)
 8001ad0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ad2:	4b10      	ldr	r3, [pc, #64]	; (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001ad4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ad8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ada:	4b0e      	ldr	r3, [pc, #56]	; (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	; (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ae6:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001aec:	4b09      	ldr	r3, [pc, #36]	; (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001aee:	220c      	movs	r2, #12
 8001af0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001af2:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001af8:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001afe:	4805      	ldr	r0, [pc, #20]	; (8001b14 <MX_USART1_UART_Init+0x4c>)
 8001b00:	f002 fbee 	bl	80042e0 <HAL_UART_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b0a:	f7ff fce9 	bl	80014e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000428 	.word	0x20000428
 8001b18:	40011000 	.word	0x40011000

08001b1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	; 0x28
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a19      	ldr	r2, [pc, #100]	; (8001ba0 <HAL_UART_MspInit+0x84>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d12c      	bne.n	8001b98 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	613b      	str	r3, [r7, #16]
 8001b42:	4b18      	ldr	r3, [pc, #96]	; (8001ba4 <HAL_UART_MspInit+0x88>)
 8001b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b46:	4a17      	ldr	r2, [pc, #92]	; (8001ba4 <HAL_UART_MspInit+0x88>)
 8001b48:	f043 0310 	orr.w	r3, r3, #16
 8001b4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b4e:	4b15      	ldr	r3, [pc, #84]	; (8001ba4 <HAL_UART_MspInit+0x88>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b52:	f003 0310 	and.w	r3, r3, #16
 8001b56:	613b      	str	r3, [r7, #16]
 8001b58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60fb      	str	r3, [r7, #12]
 8001b5e:	4b11      	ldr	r3, [pc, #68]	; (8001ba4 <HAL_UART_MspInit+0x88>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b62:	4a10      	ldr	r2, [pc, #64]	; (8001ba4 <HAL_UART_MspInit+0x88>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ba4 <HAL_UART_MspInit+0x88>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b76:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001b7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b84:	2303      	movs	r3, #3
 8001b86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b88:	2307      	movs	r3, #7
 8001b8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8c:	f107 0314 	add.w	r3, r7, #20
 8001b90:	4619      	mov	r1, r3
 8001b92:	4805      	ldr	r0, [pc, #20]	; (8001ba8 <HAL_UART_MspInit+0x8c>)
 8001b94:	f000 f9dc 	bl	8001f50 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001b98:	bf00      	nop
 8001b9a:	3728      	adds	r7, #40	; 0x28
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40011000 	.word	0x40011000
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	40020000 	.word	0x40020000

08001bac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001bac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001be4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bb0:	480d      	ldr	r0, [pc, #52]	; (8001be8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001bb2:	490e      	ldr	r1, [pc, #56]	; (8001bec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001bb4:	4a0e      	ldr	r2, [pc, #56]	; (8001bf0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bb8:	e002      	b.n	8001bc0 <LoopCopyDataInit>

08001bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bbe:	3304      	adds	r3, #4

08001bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bc4:	d3f9      	bcc.n	8001bba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bc6:	4a0b      	ldr	r2, [pc, #44]	; (8001bf4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001bc8:	4c0b      	ldr	r4, [pc, #44]	; (8001bf8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bcc:	e001      	b.n	8001bd2 <LoopFillZerobss>

08001bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bd0:	3204      	adds	r2, #4

08001bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bd4:	d3fb      	bcc.n	8001bce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001bd6:	f7ff fdab 	bl	8001730 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bda:	f002 fd9d 	bl	8004718 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bde:	f7ff fc01 	bl	80013e4 <main>
  bx  lr    
 8001be2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001be4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001be8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bec:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001bf0:	080076ac 	.word	0x080076ac
  ldr r2, =_sbss
 8001bf4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001bf8:	20000480 	.word	0x20000480

08001bfc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bfc:	e7fe      	b.n	8001bfc <ADC_IRQHandler>
	...

08001c00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c04:	4b0e      	ldr	r3, [pc, #56]	; (8001c40 <HAL_Init+0x40>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a0d      	ldr	r2, [pc, #52]	; (8001c40 <HAL_Init+0x40>)
 8001c0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c10:	4b0b      	ldr	r3, [pc, #44]	; (8001c40 <HAL_Init+0x40>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a0a      	ldr	r2, [pc, #40]	; (8001c40 <HAL_Init+0x40>)
 8001c16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c1c:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <HAL_Init+0x40>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a07      	ldr	r2, [pc, #28]	; (8001c40 <HAL_Init+0x40>)
 8001c22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c28:	2003      	movs	r0, #3
 8001c2a:	f000 f94f 	bl	8001ecc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c2e:	2000      	movs	r0, #0
 8001c30:	f000 f808 	bl	8001c44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c34:	f7ff fc5a 	bl	80014ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40023c00 	.word	0x40023c00

08001c44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c4c:	4b12      	ldr	r3, [pc, #72]	; (8001c98 <HAL_InitTick+0x54>)
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	4b12      	ldr	r3, [pc, #72]	; (8001c9c <HAL_InitTick+0x58>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	4619      	mov	r1, r3
 8001c56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c62:	4618      	mov	r0, r3
 8001c64:	f000 f967 	bl	8001f36 <HAL_SYSTICK_Config>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e00e      	b.n	8001c90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2b0f      	cmp	r3, #15
 8001c76:	d80a      	bhi.n	8001c8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	6879      	ldr	r1, [r7, #4]
 8001c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c80:	f000 f92f 	bl	8001ee2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c84:	4a06      	ldr	r2, [pc, #24]	; (8001ca0 <HAL_InitTick+0x5c>)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	e000      	b.n	8001c90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	20000004 	.word	0x20000004
 8001c9c:	2000000c 	.word	0x2000000c
 8001ca0:	20000008 	.word	0x20000008

08001ca4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ca8:	4b06      	ldr	r3, [pc, #24]	; (8001cc4 <HAL_IncTick+0x20>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	461a      	mov	r2, r3
 8001cae:	4b06      	ldr	r3, [pc, #24]	; (8001cc8 <HAL_IncTick+0x24>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	4a04      	ldr	r2, [pc, #16]	; (8001cc8 <HAL_IncTick+0x24>)
 8001cb6:	6013      	str	r3, [r2, #0]
}
 8001cb8:	bf00      	nop
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	2000000c 	.word	0x2000000c
 8001cc8:	2000046c 	.word	0x2000046c

08001ccc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  return uwTick;
 8001cd0:	4b03      	ldr	r3, [pc, #12]	; (8001ce0 <HAL_GetTick+0x14>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	2000046c 	.word	0x2000046c

08001ce4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cec:	f7ff ffee 	bl	8001ccc <HAL_GetTick>
 8001cf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cfc:	d005      	beq.n	8001d0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cfe:	4b0a      	ldr	r3, [pc, #40]	; (8001d28 <HAL_Delay+0x44>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	461a      	mov	r2, r3
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	4413      	add	r3, r2
 8001d08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d0a:	bf00      	nop
 8001d0c:	f7ff ffde 	bl	8001ccc <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d8f7      	bhi.n	8001d0c <HAL_Delay+0x28>
  {
  }
}
 8001d1c:	bf00      	nop
 8001d1e:	bf00      	nop
 8001d20:	3710      	adds	r7, #16
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	2000000c 	.word	0x2000000c

08001d2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f003 0307 	and.w	r3, r3, #7
 8001d3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d3c:	4b0c      	ldr	r3, [pc, #48]	; (8001d70 <__NVIC_SetPriorityGrouping+0x44>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d42:	68ba      	ldr	r2, [r7, #8]
 8001d44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d48:	4013      	ands	r3, r2
 8001d4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d5e:	4a04      	ldr	r2, [pc, #16]	; (8001d70 <__NVIC_SetPriorityGrouping+0x44>)
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	60d3      	str	r3, [r2, #12]
}
 8001d64:	bf00      	nop
 8001d66:	3714      	adds	r7, #20
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	e000ed00 	.word	0xe000ed00

08001d74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d78:	4b04      	ldr	r3, [pc, #16]	; (8001d8c <__NVIC_GetPriorityGrouping+0x18>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	0a1b      	lsrs	r3, r3, #8
 8001d7e:	f003 0307 	and.w	r3, r3, #7
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	db0b      	blt.n	8001dba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001da2:	79fb      	ldrb	r3, [r7, #7]
 8001da4:	f003 021f 	and.w	r2, r3, #31
 8001da8:	4907      	ldr	r1, [pc, #28]	; (8001dc8 <__NVIC_EnableIRQ+0x38>)
 8001daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dae:	095b      	lsrs	r3, r3, #5
 8001db0:	2001      	movs	r0, #1
 8001db2:	fa00 f202 	lsl.w	r2, r0, r2
 8001db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	e000e100 	.word	0xe000e100

08001dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	6039      	str	r1, [r7, #0]
 8001dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	db0a      	blt.n	8001df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	490c      	ldr	r1, [pc, #48]	; (8001e18 <__NVIC_SetPriority+0x4c>)
 8001de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dea:	0112      	lsls	r2, r2, #4
 8001dec:	b2d2      	uxtb	r2, r2
 8001dee:	440b      	add	r3, r1
 8001df0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001df4:	e00a      	b.n	8001e0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	b2da      	uxtb	r2, r3
 8001dfa:	4908      	ldr	r1, [pc, #32]	; (8001e1c <__NVIC_SetPriority+0x50>)
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	3b04      	subs	r3, #4
 8001e04:	0112      	lsls	r2, r2, #4
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	440b      	add	r3, r1
 8001e0a:	761a      	strb	r2, [r3, #24]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	e000e100 	.word	0xe000e100
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b089      	sub	sp, #36	; 0x24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	f1c3 0307 	rsb	r3, r3, #7
 8001e3a:	2b04      	cmp	r3, #4
 8001e3c:	bf28      	it	cs
 8001e3e:	2304      	movcs	r3, #4
 8001e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	3304      	adds	r3, #4
 8001e46:	2b06      	cmp	r3, #6
 8001e48:	d902      	bls.n	8001e50 <NVIC_EncodePriority+0x30>
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	3b03      	subs	r3, #3
 8001e4e:	e000      	b.n	8001e52 <NVIC_EncodePriority+0x32>
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e54:	f04f 32ff 	mov.w	r2, #4294967295
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	43da      	mvns	r2, r3
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	401a      	ands	r2, r3
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e68:	f04f 31ff 	mov.w	r1, #4294967295
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e72:	43d9      	mvns	r1, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	4313      	orrs	r3, r2
         );
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3724      	adds	r7, #36	; 0x24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
	...

08001e88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3b01      	subs	r3, #1
 8001e94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e98:	d301      	bcc.n	8001e9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e00f      	b.n	8001ebe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e9e:	4a0a      	ldr	r2, [pc, #40]	; (8001ec8 <SysTick_Config+0x40>)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ea6:	210f      	movs	r1, #15
 8001ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8001eac:	f7ff ff8e 	bl	8001dcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001eb0:	4b05      	ldr	r3, [pc, #20]	; (8001ec8 <SysTick_Config+0x40>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eb6:	4b04      	ldr	r3, [pc, #16]	; (8001ec8 <SysTick_Config+0x40>)
 8001eb8:	2207      	movs	r2, #7
 8001eba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	e000e010 	.word	0xe000e010

08001ecc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff ff29 	bl	8001d2c <__NVIC_SetPriorityGrouping>
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b086      	sub	sp, #24
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	4603      	mov	r3, r0
 8001eea:	60b9      	str	r1, [r7, #8]
 8001eec:	607a      	str	r2, [r7, #4]
 8001eee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ef4:	f7ff ff3e 	bl	8001d74 <__NVIC_GetPriorityGrouping>
 8001ef8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	68b9      	ldr	r1, [r7, #8]
 8001efe:	6978      	ldr	r0, [r7, #20]
 8001f00:	f7ff ff8e 	bl	8001e20 <NVIC_EncodePriority>
 8001f04:	4602      	mov	r2, r0
 8001f06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f0a:	4611      	mov	r1, r2
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7ff ff5d 	bl	8001dcc <__NVIC_SetPriority>
}
 8001f12:	bf00      	nop
 8001f14:	3718      	adds	r7, #24
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b082      	sub	sp, #8
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	4603      	mov	r3, r0
 8001f22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff ff31 	bl	8001d90 <__NVIC_EnableIRQ>
}
 8001f2e:	bf00      	nop
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b082      	sub	sp, #8
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f7ff ffa2 	bl	8001e88 <SysTick_Config>
 8001f44:	4603      	mov	r3, r0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
	...

08001f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b089      	sub	sp, #36	; 0x24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
 8001f6a:	e16b      	b.n	8002244 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	f040 815a 	bne.w	800223e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f003 0303 	and.w	r3, r3, #3
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d005      	beq.n	8001fa2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d130      	bne.n	8002004 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	2203      	movs	r2, #3
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	68da      	ldr	r2, [r3, #12]
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fd8:	2201      	movs	r2, #1
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	43db      	mvns	r3, r3
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	091b      	lsrs	r3, r3, #4
 8001fee:	f003 0201 	and.w	r2, r3, #1
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	69ba      	ldr	r2, [r7, #24]
 8002002:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f003 0303 	and.w	r3, r3, #3
 800200c:	2b03      	cmp	r3, #3
 800200e:	d017      	beq.n	8002040 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	005b      	lsls	r3, r3, #1
 800201a:	2203      	movs	r2, #3
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	43db      	mvns	r3, r3
 8002022:	69ba      	ldr	r2, [r7, #24]
 8002024:	4013      	ands	r3, r2
 8002026:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	4313      	orrs	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f003 0303 	and.w	r3, r3, #3
 8002048:	2b02      	cmp	r3, #2
 800204a:	d123      	bne.n	8002094 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	08da      	lsrs	r2, r3, #3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	3208      	adds	r2, #8
 8002054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002058:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	f003 0307 	and.w	r3, r3, #7
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	220f      	movs	r2, #15
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43db      	mvns	r3, r3
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	4013      	ands	r3, r2
 800206e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	691a      	ldr	r2, [r3, #16]
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f003 0307 	and.w	r3, r3, #7
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	fa02 f303 	lsl.w	r3, r2, r3
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	4313      	orrs	r3, r2
 8002084:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	08da      	lsrs	r2, r3, #3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	3208      	adds	r2, #8
 800208e:	69b9      	ldr	r1, [r7, #24]
 8002090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	2203      	movs	r2, #3
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	4013      	ands	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f003 0203 	and.w	r2, r3, #3
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f000 80b4 	beq.w	800223e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	4b60      	ldr	r3, [pc, #384]	; (800225c <HAL_GPIO_Init+0x30c>)
 80020dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020de:	4a5f      	ldr	r2, [pc, #380]	; (800225c <HAL_GPIO_Init+0x30c>)
 80020e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020e4:	6453      	str	r3, [r2, #68]	; 0x44
 80020e6:	4b5d      	ldr	r3, [pc, #372]	; (800225c <HAL_GPIO_Init+0x30c>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020f2:	4a5b      	ldr	r2, [pc, #364]	; (8002260 <HAL_GPIO_Init+0x310>)
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	089b      	lsrs	r3, r3, #2
 80020f8:	3302      	adds	r3, #2
 80020fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	f003 0303 	and.w	r3, r3, #3
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	220f      	movs	r2, #15
 800210a:	fa02 f303 	lsl.w	r3, r2, r3
 800210e:	43db      	mvns	r3, r3
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	4013      	ands	r3, r2
 8002114:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a52      	ldr	r2, [pc, #328]	; (8002264 <HAL_GPIO_Init+0x314>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d02b      	beq.n	8002176 <HAL_GPIO_Init+0x226>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a51      	ldr	r2, [pc, #324]	; (8002268 <HAL_GPIO_Init+0x318>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d025      	beq.n	8002172 <HAL_GPIO_Init+0x222>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a50      	ldr	r2, [pc, #320]	; (800226c <HAL_GPIO_Init+0x31c>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d01f      	beq.n	800216e <HAL_GPIO_Init+0x21e>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a4f      	ldr	r2, [pc, #316]	; (8002270 <HAL_GPIO_Init+0x320>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d019      	beq.n	800216a <HAL_GPIO_Init+0x21a>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a4e      	ldr	r2, [pc, #312]	; (8002274 <HAL_GPIO_Init+0x324>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d013      	beq.n	8002166 <HAL_GPIO_Init+0x216>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a4d      	ldr	r2, [pc, #308]	; (8002278 <HAL_GPIO_Init+0x328>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d00d      	beq.n	8002162 <HAL_GPIO_Init+0x212>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a4c      	ldr	r2, [pc, #304]	; (800227c <HAL_GPIO_Init+0x32c>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d007      	beq.n	800215e <HAL_GPIO_Init+0x20e>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a4b      	ldr	r2, [pc, #300]	; (8002280 <HAL_GPIO_Init+0x330>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d101      	bne.n	800215a <HAL_GPIO_Init+0x20a>
 8002156:	2307      	movs	r3, #7
 8002158:	e00e      	b.n	8002178 <HAL_GPIO_Init+0x228>
 800215a:	2308      	movs	r3, #8
 800215c:	e00c      	b.n	8002178 <HAL_GPIO_Init+0x228>
 800215e:	2306      	movs	r3, #6
 8002160:	e00a      	b.n	8002178 <HAL_GPIO_Init+0x228>
 8002162:	2305      	movs	r3, #5
 8002164:	e008      	b.n	8002178 <HAL_GPIO_Init+0x228>
 8002166:	2304      	movs	r3, #4
 8002168:	e006      	b.n	8002178 <HAL_GPIO_Init+0x228>
 800216a:	2303      	movs	r3, #3
 800216c:	e004      	b.n	8002178 <HAL_GPIO_Init+0x228>
 800216e:	2302      	movs	r3, #2
 8002170:	e002      	b.n	8002178 <HAL_GPIO_Init+0x228>
 8002172:	2301      	movs	r3, #1
 8002174:	e000      	b.n	8002178 <HAL_GPIO_Init+0x228>
 8002176:	2300      	movs	r3, #0
 8002178:	69fa      	ldr	r2, [r7, #28]
 800217a:	f002 0203 	and.w	r2, r2, #3
 800217e:	0092      	lsls	r2, r2, #2
 8002180:	4093      	lsls	r3, r2
 8002182:	69ba      	ldr	r2, [r7, #24]
 8002184:	4313      	orrs	r3, r2
 8002186:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002188:	4935      	ldr	r1, [pc, #212]	; (8002260 <HAL_GPIO_Init+0x310>)
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	089b      	lsrs	r3, r3, #2
 800218e:	3302      	adds	r3, #2
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002196:	4b3b      	ldr	r3, [pc, #236]	; (8002284 <HAL_GPIO_Init+0x334>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	43db      	mvns	r3, r3
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	4013      	ands	r3, r2
 80021a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80021b2:	69ba      	ldr	r2, [r7, #24]
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021ba:	4a32      	ldr	r2, [pc, #200]	; (8002284 <HAL_GPIO_Init+0x334>)
 80021bc:	69bb      	ldr	r3, [r7, #24]
 80021be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80021c0:	4b30      	ldr	r3, [pc, #192]	; (8002284 <HAL_GPIO_Init+0x334>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	43db      	mvns	r3, r3
 80021ca:	69ba      	ldr	r2, [r7, #24]
 80021cc:	4013      	ands	r3, r2
 80021ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d003      	beq.n	80021e4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021e4:	4a27      	ldr	r2, [pc, #156]	; (8002284 <HAL_GPIO_Init+0x334>)
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021ea:	4b26      	ldr	r3, [pc, #152]	; (8002284 <HAL_GPIO_Init+0x334>)
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	43db      	mvns	r3, r3
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	4013      	ands	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d003      	beq.n	800220e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	4313      	orrs	r3, r2
 800220c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800220e:	4a1d      	ldr	r2, [pc, #116]	; (8002284 <HAL_GPIO_Init+0x334>)
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002214:	4b1b      	ldr	r3, [pc, #108]	; (8002284 <HAL_GPIO_Init+0x334>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	43db      	mvns	r3, r3
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4013      	ands	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	4313      	orrs	r3, r2
 8002236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002238:	4a12      	ldr	r2, [pc, #72]	; (8002284 <HAL_GPIO_Init+0x334>)
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	3301      	adds	r3, #1
 8002242:	61fb      	str	r3, [r7, #28]
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	2b0f      	cmp	r3, #15
 8002248:	f67f ae90 	bls.w	8001f6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800224c:	bf00      	nop
 800224e:	bf00      	nop
 8002250:	3724      	adds	r7, #36	; 0x24
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	40023800 	.word	0x40023800
 8002260:	40013800 	.word	0x40013800
 8002264:	40020000 	.word	0x40020000
 8002268:	40020400 	.word	0x40020400
 800226c:	40020800 	.word	0x40020800
 8002270:	40020c00 	.word	0x40020c00
 8002274:	40021000 	.word	0x40021000
 8002278:	40021400 	.word	0x40021400
 800227c:	40021800 	.word	0x40021800
 8002280:	40021c00 	.word	0x40021c00
 8002284:	40013c00 	.word	0x40013c00

08002288 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	460b      	mov	r3, r1
 8002292:	807b      	strh	r3, [r7, #2]
 8002294:	4613      	mov	r3, r2
 8002296:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002298:	787b      	ldrb	r3, [r7, #1]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d003      	beq.n	80022a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800229e:	887a      	ldrh	r2, [r7, #2]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022a4:	e003      	b.n	80022ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022a6:	887b      	ldrh	r3, [r7, #2]
 80022a8:	041a      	lsls	r2, r3, #16
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	619a      	str	r2, [r3, #24]
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
	...

080022bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b086      	sub	sp, #24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d101      	bne.n	80022ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e264      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d075      	beq.n	80023c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022da:	4ba3      	ldr	r3, [pc, #652]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f003 030c 	and.w	r3, r3, #12
 80022e2:	2b04      	cmp	r3, #4
 80022e4:	d00c      	beq.n	8002300 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022e6:	4ba0      	ldr	r3, [pc, #640]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022ee:	2b08      	cmp	r3, #8
 80022f0:	d112      	bne.n	8002318 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022f2:	4b9d      	ldr	r3, [pc, #628]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80022fe:	d10b      	bne.n	8002318 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002300:	4b99      	ldr	r3, [pc, #612]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d05b      	beq.n	80023c4 <HAL_RCC_OscConfig+0x108>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d157      	bne.n	80023c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e23f      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002320:	d106      	bne.n	8002330 <HAL_RCC_OscConfig+0x74>
 8002322:	4b91      	ldr	r3, [pc, #580]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a90      	ldr	r2, [pc, #576]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800232c:	6013      	str	r3, [r2, #0]
 800232e:	e01d      	b.n	800236c <HAL_RCC_OscConfig+0xb0>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002338:	d10c      	bne.n	8002354 <HAL_RCC_OscConfig+0x98>
 800233a:	4b8b      	ldr	r3, [pc, #556]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a8a      	ldr	r2, [pc, #552]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002340:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002344:	6013      	str	r3, [r2, #0]
 8002346:	4b88      	ldr	r3, [pc, #544]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a87      	ldr	r2, [pc, #540]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 800234c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002350:	6013      	str	r3, [r2, #0]
 8002352:	e00b      	b.n	800236c <HAL_RCC_OscConfig+0xb0>
 8002354:	4b84      	ldr	r3, [pc, #528]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a83      	ldr	r2, [pc, #524]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 800235a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800235e:	6013      	str	r3, [r2, #0]
 8002360:	4b81      	ldr	r3, [pc, #516]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a80      	ldr	r2, [pc, #512]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002366:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800236a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d013      	beq.n	800239c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002374:	f7ff fcaa 	bl	8001ccc <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800237c:	f7ff fca6 	bl	8001ccc <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b64      	cmp	r3, #100	; 0x64
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e204      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800238e:	4b76      	ldr	r3, [pc, #472]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d0f0      	beq.n	800237c <HAL_RCC_OscConfig+0xc0>
 800239a:	e014      	b.n	80023c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800239c:	f7ff fc96 	bl	8001ccc <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023a2:	e008      	b.n	80023b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023a4:	f7ff fc92 	bl	8001ccc <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b64      	cmp	r3, #100	; 0x64
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e1f0      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023b6:	4b6c      	ldr	r3, [pc, #432]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d1f0      	bne.n	80023a4 <HAL_RCC_OscConfig+0xe8>
 80023c2:	e000      	b.n	80023c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d063      	beq.n	800249a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80023d2:	4b65      	ldr	r3, [pc, #404]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f003 030c 	and.w	r3, r3, #12
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d00b      	beq.n	80023f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023de:	4b62      	ldr	r3, [pc, #392]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80023e6:	2b08      	cmp	r3, #8
 80023e8:	d11c      	bne.n	8002424 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023ea:	4b5f      	ldr	r3, [pc, #380]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d116      	bne.n	8002424 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023f6:	4b5c      	ldr	r3, [pc, #368]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d005      	beq.n	800240e <HAL_RCC_OscConfig+0x152>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	2b01      	cmp	r3, #1
 8002408:	d001      	beq.n	800240e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e1c4      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800240e:	4b56      	ldr	r3, [pc, #344]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	00db      	lsls	r3, r3, #3
 800241c:	4952      	ldr	r1, [pc, #328]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 800241e:	4313      	orrs	r3, r2
 8002420:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002422:	e03a      	b.n	800249a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d020      	beq.n	800246e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800242c:	4b4f      	ldr	r3, [pc, #316]	; (800256c <HAL_RCC_OscConfig+0x2b0>)
 800242e:	2201      	movs	r2, #1
 8002430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002432:	f7ff fc4b 	bl	8001ccc <HAL_GetTick>
 8002436:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002438:	e008      	b.n	800244c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800243a:	f7ff fc47 	bl	8001ccc <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	2b02      	cmp	r3, #2
 8002446:	d901      	bls.n	800244c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	e1a5      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800244c:	4b46      	ldr	r3, [pc, #280]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0302 	and.w	r3, r3, #2
 8002454:	2b00      	cmp	r3, #0
 8002456:	d0f0      	beq.n	800243a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002458:	4b43      	ldr	r3, [pc, #268]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	00db      	lsls	r3, r3, #3
 8002466:	4940      	ldr	r1, [pc, #256]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002468:	4313      	orrs	r3, r2
 800246a:	600b      	str	r3, [r1, #0]
 800246c:	e015      	b.n	800249a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800246e:	4b3f      	ldr	r3, [pc, #252]	; (800256c <HAL_RCC_OscConfig+0x2b0>)
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002474:	f7ff fc2a 	bl	8001ccc <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800247a:	e008      	b.n	800248e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800247c:	f7ff fc26 	bl	8001ccc <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d901      	bls.n	800248e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e184      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800248e:	4b36      	ldr	r3, [pc, #216]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1f0      	bne.n	800247c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0308 	and.w	r3, r3, #8
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d030      	beq.n	8002508 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	695b      	ldr	r3, [r3, #20]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d016      	beq.n	80024dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024ae:	4b30      	ldr	r3, [pc, #192]	; (8002570 <HAL_RCC_OscConfig+0x2b4>)
 80024b0:	2201      	movs	r2, #1
 80024b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b4:	f7ff fc0a 	bl	8001ccc <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024bc:	f7ff fc06 	bl	8001ccc <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e164      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024ce:	4b26      	ldr	r3, [pc, #152]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 80024d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d0f0      	beq.n	80024bc <HAL_RCC_OscConfig+0x200>
 80024da:	e015      	b.n	8002508 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024dc:	4b24      	ldr	r3, [pc, #144]	; (8002570 <HAL_RCC_OscConfig+0x2b4>)
 80024de:	2200      	movs	r2, #0
 80024e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024e2:	f7ff fbf3 	bl	8001ccc <HAL_GetTick>
 80024e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024e8:	e008      	b.n	80024fc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024ea:	f7ff fbef 	bl	8001ccc <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d901      	bls.n	80024fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e14d      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024fc:	4b1a      	ldr	r3, [pc, #104]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 80024fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1f0      	bne.n	80024ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0304 	and.w	r3, r3, #4
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 80a0 	beq.w	8002656 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002516:	2300      	movs	r3, #0
 8002518:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800251a:	4b13      	ldr	r3, [pc, #76]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 800251c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10f      	bne.n	8002546 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002526:	2300      	movs	r3, #0
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	4b0f      	ldr	r3, [pc, #60]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 800252c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252e:	4a0e      	ldr	r2, [pc, #56]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002534:	6413      	str	r3, [r2, #64]	; 0x40
 8002536:	4b0c      	ldr	r3, [pc, #48]	; (8002568 <HAL_RCC_OscConfig+0x2ac>)
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800253e:	60bb      	str	r3, [r7, #8]
 8002540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002542:	2301      	movs	r3, #1
 8002544:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002546:	4b0b      	ldr	r3, [pc, #44]	; (8002574 <HAL_RCC_OscConfig+0x2b8>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800254e:	2b00      	cmp	r3, #0
 8002550:	d121      	bne.n	8002596 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002552:	4b08      	ldr	r3, [pc, #32]	; (8002574 <HAL_RCC_OscConfig+0x2b8>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a07      	ldr	r2, [pc, #28]	; (8002574 <HAL_RCC_OscConfig+0x2b8>)
 8002558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800255c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800255e:	f7ff fbb5 	bl	8001ccc <HAL_GetTick>
 8002562:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002564:	e011      	b.n	800258a <HAL_RCC_OscConfig+0x2ce>
 8002566:	bf00      	nop
 8002568:	40023800 	.word	0x40023800
 800256c:	42470000 	.word	0x42470000
 8002570:	42470e80 	.word	0x42470e80
 8002574:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002578:	f7ff fba8 	bl	8001ccc <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e106      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800258a:	4b85      	ldr	r3, [pc, #532]	; (80027a0 <HAL_RCC_OscConfig+0x4e4>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002592:	2b00      	cmp	r3, #0
 8002594:	d0f0      	beq.n	8002578 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	2b01      	cmp	r3, #1
 800259c:	d106      	bne.n	80025ac <HAL_RCC_OscConfig+0x2f0>
 800259e:	4b81      	ldr	r3, [pc, #516]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 80025a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a2:	4a80      	ldr	r2, [pc, #512]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 80025a4:	f043 0301 	orr.w	r3, r3, #1
 80025a8:	6713      	str	r3, [r2, #112]	; 0x70
 80025aa:	e01c      	b.n	80025e6 <HAL_RCC_OscConfig+0x32a>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	2b05      	cmp	r3, #5
 80025b2:	d10c      	bne.n	80025ce <HAL_RCC_OscConfig+0x312>
 80025b4:	4b7b      	ldr	r3, [pc, #492]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 80025b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b8:	4a7a      	ldr	r2, [pc, #488]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 80025ba:	f043 0304 	orr.w	r3, r3, #4
 80025be:	6713      	str	r3, [r2, #112]	; 0x70
 80025c0:	4b78      	ldr	r3, [pc, #480]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 80025c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c4:	4a77      	ldr	r2, [pc, #476]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 80025c6:	f043 0301 	orr.w	r3, r3, #1
 80025ca:	6713      	str	r3, [r2, #112]	; 0x70
 80025cc:	e00b      	b.n	80025e6 <HAL_RCC_OscConfig+0x32a>
 80025ce:	4b75      	ldr	r3, [pc, #468]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 80025d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025d2:	4a74      	ldr	r2, [pc, #464]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 80025d4:	f023 0301 	bic.w	r3, r3, #1
 80025d8:	6713      	str	r3, [r2, #112]	; 0x70
 80025da:	4b72      	ldr	r3, [pc, #456]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 80025dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025de:	4a71      	ldr	r2, [pc, #452]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 80025e0:	f023 0304 	bic.w	r3, r3, #4
 80025e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d015      	beq.n	800261a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ee:	f7ff fb6d 	bl	8001ccc <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025f4:	e00a      	b.n	800260c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025f6:	f7ff fb69 	bl	8001ccc <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	f241 3288 	movw	r2, #5000	; 0x1388
 8002604:	4293      	cmp	r3, r2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e0c5      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800260c:	4b65      	ldr	r3, [pc, #404]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 800260e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d0ee      	beq.n	80025f6 <HAL_RCC_OscConfig+0x33a>
 8002618:	e014      	b.n	8002644 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800261a:	f7ff fb57 	bl	8001ccc <HAL_GetTick>
 800261e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002620:	e00a      	b.n	8002638 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002622:	f7ff fb53 	bl	8001ccc <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002630:	4293      	cmp	r3, r2
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e0af      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002638:	4b5a      	ldr	r3, [pc, #360]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 800263a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1ee      	bne.n	8002622 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002644:	7dfb      	ldrb	r3, [r7, #23]
 8002646:	2b01      	cmp	r3, #1
 8002648:	d105      	bne.n	8002656 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800264a:	4b56      	ldr	r3, [pc, #344]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 800264c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264e:	4a55      	ldr	r2, [pc, #340]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 8002650:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002654:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	2b00      	cmp	r3, #0
 800265c:	f000 809b 	beq.w	8002796 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002660:	4b50      	ldr	r3, [pc, #320]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f003 030c 	and.w	r3, r3, #12
 8002668:	2b08      	cmp	r3, #8
 800266a:	d05c      	beq.n	8002726 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	2b02      	cmp	r3, #2
 8002672:	d141      	bne.n	80026f8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002674:	4b4c      	ldr	r3, [pc, #304]	; (80027a8 <HAL_RCC_OscConfig+0x4ec>)
 8002676:	2200      	movs	r2, #0
 8002678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800267a:	f7ff fb27 	bl	8001ccc <HAL_GetTick>
 800267e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002680:	e008      	b.n	8002694 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002682:	f7ff fb23 	bl	8001ccc <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	2b02      	cmp	r3, #2
 800268e:	d901      	bls.n	8002694 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002690:	2303      	movs	r3, #3
 8002692:	e081      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002694:	4b43      	ldr	r3, [pc, #268]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d1f0      	bne.n	8002682 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	69da      	ldr	r2, [r3, #28]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6a1b      	ldr	r3, [r3, #32]
 80026a8:	431a      	orrs	r2, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ae:	019b      	lsls	r3, r3, #6
 80026b0:	431a      	orrs	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b6:	085b      	lsrs	r3, r3, #1
 80026b8:	3b01      	subs	r3, #1
 80026ba:	041b      	lsls	r3, r3, #16
 80026bc:	431a      	orrs	r2, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c2:	061b      	lsls	r3, r3, #24
 80026c4:	4937      	ldr	r1, [pc, #220]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026ca:	4b37      	ldr	r3, [pc, #220]	; (80027a8 <HAL_RCC_OscConfig+0x4ec>)
 80026cc:	2201      	movs	r2, #1
 80026ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d0:	f7ff fafc 	bl	8001ccc <HAL_GetTick>
 80026d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026d6:	e008      	b.n	80026ea <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026d8:	f7ff faf8 	bl	8001ccc <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e056      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026ea:	4b2e      	ldr	r3, [pc, #184]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d0f0      	beq.n	80026d8 <HAL_RCC_OscConfig+0x41c>
 80026f6:	e04e      	b.n	8002796 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026f8:	4b2b      	ldr	r3, [pc, #172]	; (80027a8 <HAL_RCC_OscConfig+0x4ec>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026fe:	f7ff fae5 	bl	8001ccc <HAL_GetTick>
 8002702:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002704:	e008      	b.n	8002718 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002706:	f7ff fae1 	bl	8001ccc <HAL_GetTick>
 800270a:	4602      	mov	r2, r0
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	2b02      	cmp	r3, #2
 8002712:	d901      	bls.n	8002718 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002714:	2303      	movs	r3, #3
 8002716:	e03f      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002718:	4b22      	ldr	r3, [pc, #136]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d1f0      	bne.n	8002706 <HAL_RCC_OscConfig+0x44a>
 8002724:	e037      	b.n	8002796 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	699b      	ldr	r3, [r3, #24]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d101      	bne.n	8002732 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e032      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002732:	4b1c      	ldr	r3, [pc, #112]	; (80027a4 <HAL_RCC_OscConfig+0x4e8>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	2b01      	cmp	r3, #1
 800273e:	d028      	beq.n	8002792 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800274a:	429a      	cmp	r2, r3
 800274c:	d121      	bne.n	8002792 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002758:	429a      	cmp	r2, r3
 800275a:	d11a      	bne.n	8002792 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800275c:	68fa      	ldr	r2, [r7, #12]
 800275e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002762:	4013      	ands	r3, r2
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002768:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800276a:	4293      	cmp	r3, r2
 800276c:	d111      	bne.n	8002792 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002778:	085b      	lsrs	r3, r3, #1
 800277a:	3b01      	subs	r3, #1
 800277c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800277e:	429a      	cmp	r2, r3
 8002780:	d107      	bne.n	8002792 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800278e:	429a      	cmp	r2, r3
 8002790:	d001      	beq.n	8002796 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e000      	b.n	8002798 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	3718      	adds	r7, #24
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40007000 	.word	0x40007000
 80027a4:	40023800 	.word	0x40023800
 80027a8:	42470060 	.word	0x42470060

080027ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d101      	bne.n	80027c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e0cc      	b.n	800295a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027c0:	4b68      	ldr	r3, [pc, #416]	; (8002964 <HAL_RCC_ClockConfig+0x1b8>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0307 	and.w	r3, r3, #7
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d90c      	bls.n	80027e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ce:	4b65      	ldr	r3, [pc, #404]	; (8002964 <HAL_RCC_ClockConfig+0x1b8>)
 80027d0:	683a      	ldr	r2, [r7, #0]
 80027d2:	b2d2      	uxtb	r2, r2
 80027d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027d6:	4b63      	ldr	r3, [pc, #396]	; (8002964 <HAL_RCC_ClockConfig+0x1b8>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0307 	and.w	r3, r3, #7
 80027de:	683a      	ldr	r2, [r7, #0]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d001      	beq.n	80027e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e0b8      	b.n	800295a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0302 	and.w	r3, r3, #2
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d020      	beq.n	8002836 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0304 	and.w	r3, r3, #4
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d005      	beq.n	800280c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002800:	4b59      	ldr	r3, [pc, #356]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	4a58      	ldr	r2, [pc, #352]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 8002806:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800280a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0308 	and.w	r3, r3, #8
 8002814:	2b00      	cmp	r3, #0
 8002816:	d005      	beq.n	8002824 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002818:	4b53      	ldr	r3, [pc, #332]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	4a52      	ldr	r2, [pc, #328]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 800281e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002822:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002824:	4b50      	ldr	r3, [pc, #320]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	494d      	ldr	r1, [pc, #308]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 8002832:	4313      	orrs	r3, r2
 8002834:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	2b00      	cmp	r3, #0
 8002840:	d044      	beq.n	80028cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2b01      	cmp	r3, #1
 8002848:	d107      	bne.n	800285a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800284a:	4b47      	ldr	r3, [pc, #284]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d119      	bne.n	800288a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e07f      	b.n	800295a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	2b02      	cmp	r3, #2
 8002860:	d003      	beq.n	800286a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002866:	2b03      	cmp	r3, #3
 8002868:	d107      	bne.n	800287a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800286a:	4b3f      	ldr	r3, [pc, #252]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d109      	bne.n	800288a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e06f      	b.n	800295a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800287a:	4b3b      	ldr	r3, [pc, #236]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0302 	and.w	r3, r3, #2
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e067      	b.n	800295a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800288a:	4b37      	ldr	r3, [pc, #220]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f023 0203 	bic.w	r2, r3, #3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	4934      	ldr	r1, [pc, #208]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 8002898:	4313      	orrs	r3, r2
 800289a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800289c:	f7ff fa16 	bl	8001ccc <HAL_GetTick>
 80028a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028a2:	e00a      	b.n	80028ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028a4:	f7ff fa12 	bl	8001ccc <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e04f      	b.n	800295a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ba:	4b2b      	ldr	r3, [pc, #172]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f003 020c 	and.w	r2, r3, #12
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d1eb      	bne.n	80028a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028cc:	4b25      	ldr	r3, [pc, #148]	; (8002964 <HAL_RCC_ClockConfig+0x1b8>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0307 	and.w	r3, r3, #7
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d20c      	bcs.n	80028f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028da:	4b22      	ldr	r3, [pc, #136]	; (8002964 <HAL_RCC_ClockConfig+0x1b8>)
 80028dc:	683a      	ldr	r2, [r7, #0]
 80028de:	b2d2      	uxtb	r2, r2
 80028e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028e2:	4b20      	ldr	r3, [pc, #128]	; (8002964 <HAL_RCC_ClockConfig+0x1b8>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0307 	and.w	r3, r3, #7
 80028ea:	683a      	ldr	r2, [r7, #0]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d001      	beq.n	80028f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e032      	b.n	800295a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0304 	and.w	r3, r3, #4
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d008      	beq.n	8002912 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002900:	4b19      	ldr	r3, [pc, #100]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	4916      	ldr	r1, [pc, #88]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 800290e:	4313      	orrs	r3, r2
 8002910:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0308 	and.w	r3, r3, #8
 800291a:	2b00      	cmp	r3, #0
 800291c:	d009      	beq.n	8002932 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800291e:	4b12      	ldr	r3, [pc, #72]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	00db      	lsls	r3, r3, #3
 800292c:	490e      	ldr	r1, [pc, #56]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 800292e:	4313      	orrs	r3, r2
 8002930:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002932:	f000 f821 	bl	8002978 <HAL_RCC_GetSysClockFreq>
 8002936:	4602      	mov	r2, r0
 8002938:	4b0b      	ldr	r3, [pc, #44]	; (8002968 <HAL_RCC_ClockConfig+0x1bc>)
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	091b      	lsrs	r3, r3, #4
 800293e:	f003 030f 	and.w	r3, r3, #15
 8002942:	490a      	ldr	r1, [pc, #40]	; (800296c <HAL_RCC_ClockConfig+0x1c0>)
 8002944:	5ccb      	ldrb	r3, [r1, r3]
 8002946:	fa22 f303 	lsr.w	r3, r2, r3
 800294a:	4a09      	ldr	r2, [pc, #36]	; (8002970 <HAL_RCC_ClockConfig+0x1c4>)
 800294c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800294e:	4b09      	ldr	r3, [pc, #36]	; (8002974 <HAL_RCC_ClockConfig+0x1c8>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4618      	mov	r0, r3
 8002954:	f7ff f976 	bl	8001c44 <HAL_InitTick>

  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3710      	adds	r7, #16
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40023c00 	.word	0x40023c00
 8002968:	40023800 	.word	0x40023800
 800296c:	080072a0 	.word	0x080072a0
 8002970:	20000004 	.word	0x20000004
 8002974:	20000008 	.word	0x20000008

08002978 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002978:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800297c:	b084      	sub	sp, #16
 800297e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002980:	2300      	movs	r3, #0
 8002982:	607b      	str	r3, [r7, #4]
 8002984:	2300      	movs	r3, #0
 8002986:	60fb      	str	r3, [r7, #12]
 8002988:	2300      	movs	r3, #0
 800298a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800298c:	2300      	movs	r3, #0
 800298e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002990:	4b67      	ldr	r3, [pc, #412]	; (8002b30 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f003 030c 	and.w	r3, r3, #12
 8002998:	2b08      	cmp	r3, #8
 800299a:	d00d      	beq.n	80029b8 <HAL_RCC_GetSysClockFreq+0x40>
 800299c:	2b08      	cmp	r3, #8
 800299e:	f200 80bd 	bhi.w	8002b1c <HAL_RCC_GetSysClockFreq+0x1a4>
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d002      	beq.n	80029ac <HAL_RCC_GetSysClockFreq+0x34>
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	d003      	beq.n	80029b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80029aa:	e0b7      	b.n	8002b1c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029ac:	4b61      	ldr	r3, [pc, #388]	; (8002b34 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80029ae:	60bb      	str	r3, [r7, #8]
       break;
 80029b0:	e0b7      	b.n	8002b22 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029b2:	4b61      	ldr	r3, [pc, #388]	; (8002b38 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80029b4:	60bb      	str	r3, [r7, #8]
      break;
 80029b6:	e0b4      	b.n	8002b22 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029b8:	4b5d      	ldr	r3, [pc, #372]	; (8002b30 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029c0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029c2:	4b5b      	ldr	r3, [pc, #364]	; (8002b30 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d04d      	beq.n	8002a6a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029ce:	4b58      	ldr	r3, [pc, #352]	; (8002b30 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	099b      	lsrs	r3, r3, #6
 80029d4:	461a      	mov	r2, r3
 80029d6:	f04f 0300 	mov.w	r3, #0
 80029da:	f240 10ff 	movw	r0, #511	; 0x1ff
 80029de:	f04f 0100 	mov.w	r1, #0
 80029e2:	ea02 0800 	and.w	r8, r2, r0
 80029e6:	ea03 0901 	and.w	r9, r3, r1
 80029ea:	4640      	mov	r0, r8
 80029ec:	4649      	mov	r1, r9
 80029ee:	f04f 0200 	mov.w	r2, #0
 80029f2:	f04f 0300 	mov.w	r3, #0
 80029f6:	014b      	lsls	r3, r1, #5
 80029f8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80029fc:	0142      	lsls	r2, r0, #5
 80029fe:	4610      	mov	r0, r2
 8002a00:	4619      	mov	r1, r3
 8002a02:	ebb0 0008 	subs.w	r0, r0, r8
 8002a06:	eb61 0109 	sbc.w	r1, r1, r9
 8002a0a:	f04f 0200 	mov.w	r2, #0
 8002a0e:	f04f 0300 	mov.w	r3, #0
 8002a12:	018b      	lsls	r3, r1, #6
 8002a14:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002a18:	0182      	lsls	r2, r0, #6
 8002a1a:	1a12      	subs	r2, r2, r0
 8002a1c:	eb63 0301 	sbc.w	r3, r3, r1
 8002a20:	f04f 0000 	mov.w	r0, #0
 8002a24:	f04f 0100 	mov.w	r1, #0
 8002a28:	00d9      	lsls	r1, r3, #3
 8002a2a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002a2e:	00d0      	lsls	r0, r2, #3
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	eb12 0208 	adds.w	r2, r2, r8
 8002a38:	eb43 0309 	adc.w	r3, r3, r9
 8002a3c:	f04f 0000 	mov.w	r0, #0
 8002a40:	f04f 0100 	mov.w	r1, #0
 8002a44:	0259      	lsls	r1, r3, #9
 8002a46:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002a4a:	0250      	lsls	r0, r2, #9
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	460b      	mov	r3, r1
 8002a50:	4610      	mov	r0, r2
 8002a52:	4619      	mov	r1, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	461a      	mov	r2, r3
 8002a58:	f04f 0300 	mov.w	r3, #0
 8002a5c:	f7fe f8a4 	bl	8000ba8 <__aeabi_uldivmod>
 8002a60:	4602      	mov	r2, r0
 8002a62:	460b      	mov	r3, r1
 8002a64:	4613      	mov	r3, r2
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	e04a      	b.n	8002b00 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a6a:	4b31      	ldr	r3, [pc, #196]	; (8002b30 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	099b      	lsrs	r3, r3, #6
 8002a70:	461a      	mov	r2, r3
 8002a72:	f04f 0300 	mov.w	r3, #0
 8002a76:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002a7a:	f04f 0100 	mov.w	r1, #0
 8002a7e:	ea02 0400 	and.w	r4, r2, r0
 8002a82:	ea03 0501 	and.w	r5, r3, r1
 8002a86:	4620      	mov	r0, r4
 8002a88:	4629      	mov	r1, r5
 8002a8a:	f04f 0200 	mov.w	r2, #0
 8002a8e:	f04f 0300 	mov.w	r3, #0
 8002a92:	014b      	lsls	r3, r1, #5
 8002a94:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002a98:	0142      	lsls	r2, r0, #5
 8002a9a:	4610      	mov	r0, r2
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	1b00      	subs	r0, r0, r4
 8002aa0:	eb61 0105 	sbc.w	r1, r1, r5
 8002aa4:	f04f 0200 	mov.w	r2, #0
 8002aa8:	f04f 0300 	mov.w	r3, #0
 8002aac:	018b      	lsls	r3, r1, #6
 8002aae:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002ab2:	0182      	lsls	r2, r0, #6
 8002ab4:	1a12      	subs	r2, r2, r0
 8002ab6:	eb63 0301 	sbc.w	r3, r3, r1
 8002aba:	f04f 0000 	mov.w	r0, #0
 8002abe:	f04f 0100 	mov.w	r1, #0
 8002ac2:	00d9      	lsls	r1, r3, #3
 8002ac4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002ac8:	00d0      	lsls	r0, r2, #3
 8002aca:	4602      	mov	r2, r0
 8002acc:	460b      	mov	r3, r1
 8002ace:	1912      	adds	r2, r2, r4
 8002ad0:	eb45 0303 	adc.w	r3, r5, r3
 8002ad4:	f04f 0000 	mov.w	r0, #0
 8002ad8:	f04f 0100 	mov.w	r1, #0
 8002adc:	0299      	lsls	r1, r3, #10
 8002ade:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002ae2:	0290      	lsls	r0, r2, #10
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	4610      	mov	r0, r2
 8002aea:	4619      	mov	r1, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	461a      	mov	r2, r3
 8002af0:	f04f 0300 	mov.w	r3, #0
 8002af4:	f7fe f858 	bl	8000ba8 <__aeabi_uldivmod>
 8002af8:	4602      	mov	r2, r0
 8002afa:	460b      	mov	r3, r1
 8002afc:	4613      	mov	r3, r2
 8002afe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002b00:	4b0b      	ldr	r3, [pc, #44]	; (8002b30 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	0c1b      	lsrs	r3, r3, #16
 8002b06:	f003 0303 	and.w	r3, r3, #3
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002b10:	68fa      	ldr	r2, [r7, #12]
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b18:	60bb      	str	r3, [r7, #8]
      break;
 8002b1a:	e002      	b.n	8002b22 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b1c:	4b05      	ldr	r3, [pc, #20]	; (8002b34 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002b1e:	60bb      	str	r3, [r7, #8]
      break;
 8002b20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b22:	68bb      	ldr	r3, [r7, #8]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3710      	adds	r7, #16
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002b2e:	bf00      	nop
 8002b30:	40023800 	.word	0x40023800
 8002b34:	00f42400 	.word	0x00f42400
 8002b38:	007a1200 	.word	0x007a1200

08002b3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b40:	4b03      	ldr	r3, [pc, #12]	; (8002b50 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b42:	681b      	ldr	r3, [r3, #0]
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	20000004 	.word	0x20000004

08002b54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002b58:	f7ff fff0 	bl	8002b3c <HAL_RCC_GetHCLKFreq>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	4b05      	ldr	r3, [pc, #20]	; (8002b74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	0a9b      	lsrs	r3, r3, #10
 8002b64:	f003 0307 	and.w	r3, r3, #7
 8002b68:	4903      	ldr	r1, [pc, #12]	; (8002b78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b6a:	5ccb      	ldrb	r3, [r1, r3]
 8002b6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	40023800 	.word	0x40023800
 8002b78:	080072b0 	.word	0x080072b0

08002b7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002b80:	f7ff ffdc 	bl	8002b3c <HAL_RCC_GetHCLKFreq>
 8002b84:	4602      	mov	r2, r0
 8002b86:	4b05      	ldr	r3, [pc, #20]	; (8002b9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	0b5b      	lsrs	r3, r3, #13
 8002b8c:	f003 0307 	and.w	r3, r3, #7
 8002b90:	4903      	ldr	r1, [pc, #12]	; (8002ba0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b92:	5ccb      	ldrb	r3, [r1, r3]
 8002b94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40023800 	.word	0x40023800
 8002ba0:	080072b0 	.word	0x080072b0

08002ba4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d101      	bne.n	8002bb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e041      	b.n	8002c3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d106      	bne.n	8002bd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f7fe ff00 	bl	80019d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2202      	movs	r2, #2
 8002bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	3304      	adds	r3, #4
 8002be0:	4619      	mov	r1, r3
 8002be2:	4610      	mov	r0, r2
 8002be4:	f000 feb2 	bl	800394c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
	...

08002c44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b085      	sub	sp, #20
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d001      	beq.n	8002c5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e04e      	b.n	8002cfa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2202      	movs	r2, #2
 8002c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	68da      	ldr	r2, [r3, #12]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0201 	orr.w	r2, r2, #1
 8002c72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a23      	ldr	r2, [pc, #140]	; (8002d08 <HAL_TIM_Base_Start_IT+0xc4>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d022      	beq.n	8002cc4 <HAL_TIM_Base_Start_IT+0x80>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c86:	d01d      	beq.n	8002cc4 <HAL_TIM_Base_Start_IT+0x80>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a1f      	ldr	r2, [pc, #124]	; (8002d0c <HAL_TIM_Base_Start_IT+0xc8>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d018      	beq.n	8002cc4 <HAL_TIM_Base_Start_IT+0x80>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a1e      	ldr	r2, [pc, #120]	; (8002d10 <HAL_TIM_Base_Start_IT+0xcc>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d013      	beq.n	8002cc4 <HAL_TIM_Base_Start_IT+0x80>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a1c      	ldr	r2, [pc, #112]	; (8002d14 <HAL_TIM_Base_Start_IT+0xd0>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d00e      	beq.n	8002cc4 <HAL_TIM_Base_Start_IT+0x80>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a1b      	ldr	r2, [pc, #108]	; (8002d18 <HAL_TIM_Base_Start_IT+0xd4>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d009      	beq.n	8002cc4 <HAL_TIM_Base_Start_IT+0x80>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a19      	ldr	r2, [pc, #100]	; (8002d1c <HAL_TIM_Base_Start_IT+0xd8>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d004      	beq.n	8002cc4 <HAL_TIM_Base_Start_IT+0x80>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a18      	ldr	r2, [pc, #96]	; (8002d20 <HAL_TIM_Base_Start_IT+0xdc>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d111      	bne.n	8002ce8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2b06      	cmp	r3, #6
 8002cd4:	d010      	beq.n	8002cf8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f042 0201 	orr.w	r2, r2, #1
 8002ce4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ce6:	e007      	b.n	8002cf8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f042 0201 	orr.w	r2, r2, #1
 8002cf6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3714      	adds	r7, #20
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	40010000 	.word	0x40010000
 8002d0c:	40000400 	.word	0x40000400
 8002d10:	40000800 	.word	0x40000800
 8002d14:	40000c00 	.word	0x40000c00
 8002d18:	40010400 	.word	0x40010400
 8002d1c:	40014000 	.word	0x40014000
 8002d20:	40001800 	.word	0x40001800

08002d24 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e041      	b.n	8002dba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d106      	bne.n	8002d50 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 f839 	bl	8002dc2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2202      	movs	r2, #2
 8002d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	3304      	adds	r3, #4
 8002d60:	4619      	mov	r1, r3
 8002d62:	4610      	mov	r0, r2
 8002d64:	f000 fdf2 	bl	800394c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2201      	movs	r2, #1
 8002d94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002dc2:	b480      	push	{r7}
 8002dc4:	b083      	sub	sp, #12
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002dca:	bf00      	nop
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
	...

08002dd8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d109      	bne.n	8002dfc <HAL_TIM_PWM_Start+0x24>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	bf14      	ite	ne
 8002df4:	2301      	movne	r3, #1
 8002df6:	2300      	moveq	r3, #0
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	e022      	b.n	8002e42 <HAL_TIM_PWM_Start+0x6a>
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	2b04      	cmp	r3, #4
 8002e00:	d109      	bne.n	8002e16 <HAL_TIM_PWM_Start+0x3e>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	bf14      	ite	ne
 8002e0e:	2301      	movne	r3, #1
 8002e10:	2300      	moveq	r3, #0
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	e015      	b.n	8002e42 <HAL_TIM_PWM_Start+0x6a>
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	2b08      	cmp	r3, #8
 8002e1a:	d109      	bne.n	8002e30 <HAL_TIM_PWM_Start+0x58>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	bf14      	ite	ne
 8002e28:	2301      	movne	r3, #1
 8002e2a:	2300      	moveq	r3, #0
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	e008      	b.n	8002e42 <HAL_TIM_PWM_Start+0x6a>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	bf14      	ite	ne
 8002e3c:	2301      	movne	r3, #1
 8002e3e:	2300      	moveq	r3, #0
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e07c      	b.n	8002f44 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d104      	bne.n	8002e5a <HAL_TIM_PWM_Start+0x82>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2202      	movs	r2, #2
 8002e54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e58:	e013      	b.n	8002e82 <HAL_TIM_PWM_Start+0xaa>
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	2b04      	cmp	r3, #4
 8002e5e:	d104      	bne.n	8002e6a <HAL_TIM_PWM_Start+0x92>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2202      	movs	r2, #2
 8002e64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e68:	e00b      	b.n	8002e82 <HAL_TIM_PWM_Start+0xaa>
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	2b08      	cmp	r3, #8
 8002e6e:	d104      	bne.n	8002e7a <HAL_TIM_PWM_Start+0xa2>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2202      	movs	r2, #2
 8002e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e78:	e003      	b.n	8002e82 <HAL_TIM_PWM_Start+0xaa>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2201      	movs	r2, #1
 8002e88:	6839      	ldr	r1, [r7, #0]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f001 f972 	bl	8004174 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a2d      	ldr	r2, [pc, #180]	; (8002f4c <HAL_TIM_PWM_Start+0x174>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d004      	beq.n	8002ea4 <HAL_TIM_PWM_Start+0xcc>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a2c      	ldr	r2, [pc, #176]	; (8002f50 <HAL_TIM_PWM_Start+0x178>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d101      	bne.n	8002ea8 <HAL_TIM_PWM_Start+0xd0>
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e000      	b.n	8002eaa <HAL_TIM_PWM_Start+0xd2>
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d007      	beq.n	8002ebe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ebc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a22      	ldr	r2, [pc, #136]	; (8002f4c <HAL_TIM_PWM_Start+0x174>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d022      	beq.n	8002f0e <HAL_TIM_PWM_Start+0x136>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ed0:	d01d      	beq.n	8002f0e <HAL_TIM_PWM_Start+0x136>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a1f      	ldr	r2, [pc, #124]	; (8002f54 <HAL_TIM_PWM_Start+0x17c>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d018      	beq.n	8002f0e <HAL_TIM_PWM_Start+0x136>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a1d      	ldr	r2, [pc, #116]	; (8002f58 <HAL_TIM_PWM_Start+0x180>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d013      	beq.n	8002f0e <HAL_TIM_PWM_Start+0x136>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a1c      	ldr	r2, [pc, #112]	; (8002f5c <HAL_TIM_PWM_Start+0x184>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d00e      	beq.n	8002f0e <HAL_TIM_PWM_Start+0x136>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a16      	ldr	r2, [pc, #88]	; (8002f50 <HAL_TIM_PWM_Start+0x178>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d009      	beq.n	8002f0e <HAL_TIM_PWM_Start+0x136>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a18      	ldr	r2, [pc, #96]	; (8002f60 <HAL_TIM_PWM_Start+0x188>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d004      	beq.n	8002f0e <HAL_TIM_PWM_Start+0x136>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a16      	ldr	r2, [pc, #88]	; (8002f64 <HAL_TIM_PWM_Start+0x18c>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d111      	bne.n	8002f32 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2b06      	cmp	r3, #6
 8002f1e:	d010      	beq.n	8002f42 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f042 0201 	orr.w	r2, r2, #1
 8002f2e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f30:	e007      	b.n	8002f42 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f042 0201 	orr.w	r2, r2, #1
 8002f40:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3710      	adds	r7, #16
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40010000 	.word	0x40010000
 8002f50:	40010400 	.word	0x40010400
 8002f54:	40000400 	.word	0x40000400
 8002f58:	40000800 	.word	0x40000800
 8002f5c:	40000c00 	.word	0x40000c00
 8002f60:	40014000 	.word	0x40014000
 8002f64:	40001800 	.word	0x40001800

08002f68 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e041      	b.n	8002ffe <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d106      	bne.n	8002f94 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f7fe fcce 	bl	8001930 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2202      	movs	r2, #2
 8002f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	3304      	adds	r3, #4
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	4610      	mov	r0, r2
 8002fa8:	f000 fcd0 	bl	800394c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
	...

08003008 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d104      	bne.n	8003022 <HAL_TIM_IC_Start_IT+0x1a>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800301e:	b2db      	uxtb	r3, r3
 8003020:	e013      	b.n	800304a <HAL_TIM_IC_Start_IT+0x42>
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	2b04      	cmp	r3, #4
 8003026:	d104      	bne.n	8003032 <HAL_TIM_IC_Start_IT+0x2a>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800302e:	b2db      	uxtb	r3, r3
 8003030:	e00b      	b.n	800304a <HAL_TIM_IC_Start_IT+0x42>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	2b08      	cmp	r3, #8
 8003036:	d104      	bne.n	8003042 <HAL_TIM_IC_Start_IT+0x3a>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800303e:	b2db      	uxtb	r3, r3
 8003040:	e003      	b.n	800304a <HAL_TIM_IC_Start_IT+0x42>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003048:	b2db      	uxtb	r3, r3
 800304a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d104      	bne.n	800305c <HAL_TIM_IC_Start_IT+0x54>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003058:	b2db      	uxtb	r3, r3
 800305a:	e013      	b.n	8003084 <HAL_TIM_IC_Start_IT+0x7c>
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	2b04      	cmp	r3, #4
 8003060:	d104      	bne.n	800306c <HAL_TIM_IC_Start_IT+0x64>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003068:	b2db      	uxtb	r3, r3
 800306a:	e00b      	b.n	8003084 <HAL_TIM_IC_Start_IT+0x7c>
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	2b08      	cmp	r3, #8
 8003070:	d104      	bne.n	800307c <HAL_TIM_IC_Start_IT+0x74>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003078:	b2db      	uxtb	r3, r3
 800307a:	e003      	b.n	8003084 <HAL_TIM_IC_Start_IT+0x7c>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003082:	b2db      	uxtb	r3, r3
 8003084:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003086:	7bfb      	ldrb	r3, [r7, #15]
 8003088:	2b01      	cmp	r3, #1
 800308a:	d102      	bne.n	8003092 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800308c:	7bbb      	ldrb	r3, [r7, #14]
 800308e:	2b01      	cmp	r3, #1
 8003090:	d001      	beq.n	8003096 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e0c7      	b.n	8003226 <HAL_TIM_IC_Start_IT+0x21e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d104      	bne.n	80030a6 <HAL_TIM_IC_Start_IT+0x9e>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2202      	movs	r2, #2
 80030a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030a4:	e013      	b.n	80030ce <HAL_TIM_IC_Start_IT+0xc6>
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d104      	bne.n	80030b6 <HAL_TIM_IC_Start_IT+0xae>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2202      	movs	r2, #2
 80030b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030b4:	e00b      	b.n	80030ce <HAL_TIM_IC_Start_IT+0xc6>
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	2b08      	cmp	r3, #8
 80030ba:	d104      	bne.n	80030c6 <HAL_TIM_IC_Start_IT+0xbe>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2202      	movs	r2, #2
 80030c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030c4:	e003      	b.n	80030ce <HAL_TIM_IC_Start_IT+0xc6>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2202      	movs	r2, #2
 80030ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d104      	bne.n	80030de <HAL_TIM_IC_Start_IT+0xd6>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2202      	movs	r2, #2
 80030d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030dc:	e013      	b.n	8003106 <HAL_TIM_IC_Start_IT+0xfe>
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	2b04      	cmp	r3, #4
 80030e2:	d104      	bne.n	80030ee <HAL_TIM_IC_Start_IT+0xe6>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2202      	movs	r2, #2
 80030e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80030ec:	e00b      	b.n	8003106 <HAL_TIM_IC_Start_IT+0xfe>
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	2b08      	cmp	r3, #8
 80030f2:	d104      	bne.n	80030fe <HAL_TIM_IC_Start_IT+0xf6>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2202      	movs	r2, #2
 80030f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030fc:	e003      	b.n	8003106 <HAL_TIM_IC_Start_IT+0xfe>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2202      	movs	r2, #2
 8003102:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	2b0c      	cmp	r3, #12
 800310a:	d841      	bhi.n	8003190 <HAL_TIM_IC_Start_IT+0x188>
 800310c:	a201      	add	r2, pc, #4	; (adr r2, 8003114 <HAL_TIM_IC_Start_IT+0x10c>)
 800310e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003112:	bf00      	nop
 8003114:	08003149 	.word	0x08003149
 8003118:	08003191 	.word	0x08003191
 800311c:	08003191 	.word	0x08003191
 8003120:	08003191 	.word	0x08003191
 8003124:	0800315b 	.word	0x0800315b
 8003128:	08003191 	.word	0x08003191
 800312c:	08003191 	.word	0x08003191
 8003130:	08003191 	.word	0x08003191
 8003134:	0800316d 	.word	0x0800316d
 8003138:	08003191 	.word	0x08003191
 800313c:	08003191 	.word	0x08003191
 8003140:	08003191 	.word	0x08003191
 8003144:	0800317f 	.word	0x0800317f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68da      	ldr	r2, [r3, #12]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f042 0202 	orr.w	r2, r2, #2
 8003156:	60da      	str	r2, [r3, #12]
      break;
 8003158:	e01b      	b.n	8003192 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68da      	ldr	r2, [r3, #12]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f042 0204 	orr.w	r2, r2, #4
 8003168:	60da      	str	r2, [r3, #12]
      break;
 800316a:	e012      	b.n	8003192 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68da      	ldr	r2, [r3, #12]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0208 	orr.w	r2, r2, #8
 800317a:	60da      	str	r2, [r3, #12]
      break;
 800317c:	e009      	b.n	8003192 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	68da      	ldr	r2, [r3, #12]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f042 0210 	orr.w	r2, r2, #16
 800318c:	60da      	str	r2, [r3, #12]
      break;
 800318e:	e000      	b.n	8003192 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8003190:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2201      	movs	r2, #1
 8003198:	6839      	ldr	r1, [r7, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f000 ffea 	bl	8004174 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a22      	ldr	r2, [pc, #136]	; (8003230 <HAL_TIM_IC_Start_IT+0x228>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d022      	beq.n	80031f0 <HAL_TIM_IC_Start_IT+0x1e8>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b2:	d01d      	beq.n	80031f0 <HAL_TIM_IC_Start_IT+0x1e8>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a1e      	ldr	r2, [pc, #120]	; (8003234 <HAL_TIM_IC_Start_IT+0x22c>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d018      	beq.n	80031f0 <HAL_TIM_IC_Start_IT+0x1e8>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a1d      	ldr	r2, [pc, #116]	; (8003238 <HAL_TIM_IC_Start_IT+0x230>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d013      	beq.n	80031f0 <HAL_TIM_IC_Start_IT+0x1e8>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a1b      	ldr	r2, [pc, #108]	; (800323c <HAL_TIM_IC_Start_IT+0x234>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d00e      	beq.n	80031f0 <HAL_TIM_IC_Start_IT+0x1e8>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a1a      	ldr	r2, [pc, #104]	; (8003240 <HAL_TIM_IC_Start_IT+0x238>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d009      	beq.n	80031f0 <HAL_TIM_IC_Start_IT+0x1e8>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a18      	ldr	r2, [pc, #96]	; (8003244 <HAL_TIM_IC_Start_IT+0x23c>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d004      	beq.n	80031f0 <HAL_TIM_IC_Start_IT+0x1e8>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a17      	ldr	r2, [pc, #92]	; (8003248 <HAL_TIM_IC_Start_IT+0x240>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d111      	bne.n	8003214 <HAL_TIM_IC_Start_IT+0x20c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f003 0307 	and.w	r3, r3, #7
 80031fa:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	2b06      	cmp	r3, #6
 8003200:	d010      	beq.n	8003224 <HAL_TIM_IC_Start_IT+0x21c>
    {
      __HAL_TIM_ENABLE(htim);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f042 0201 	orr.w	r2, r2, #1
 8003210:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003212:	e007      	b.n	8003224 <HAL_TIM_IC_Start_IT+0x21c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f042 0201 	orr.w	r2, r2, #1
 8003222:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	40010000 	.word	0x40010000
 8003234:	40000400 	.word	0x40000400
 8003238:	40000800 	.word	0x40000800
 800323c:	40000c00 	.word	0x40000c00
 8003240:	40010400 	.word	0x40010400
 8003244:	40014000 	.word	0x40014000
 8003248:	40001800 	.word	0x40001800

0800324c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	691b      	ldr	r3, [r3, #16]
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	2b02      	cmp	r3, #2
 8003260:	d122      	bne.n	80032a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	f003 0302 	and.w	r3, r3, #2
 800326c:	2b02      	cmp	r3, #2
 800326e:	d11b      	bne.n	80032a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f06f 0202 	mvn.w	r2, #2
 8003278:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2201      	movs	r2, #1
 800327e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	f003 0303 	and.w	r3, r3, #3
 800328a:	2b00      	cmp	r3, #0
 800328c:	d003      	beq.n	8003296 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f7fd fe18 	bl	8000ec4 <HAL_TIM_IC_CaptureCallback>
 8003294:	e005      	b.n	80032a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 fb3a 	bl	8003910 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	f000 fb41 	bl	8003924 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	f003 0304 	and.w	r3, r3, #4
 80032b2:	2b04      	cmp	r3, #4
 80032b4:	d122      	bne.n	80032fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	f003 0304 	and.w	r3, r3, #4
 80032c0:	2b04      	cmp	r3, #4
 80032c2:	d11b      	bne.n	80032fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f06f 0204 	mvn.w	r2, #4
 80032cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2202      	movs	r2, #2
 80032d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d003      	beq.n	80032ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7fd fdee 	bl	8000ec4 <HAL_TIM_IC_CaptureCallback>
 80032e8:	e005      	b.n	80032f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 fb10 	bl	8003910 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f000 fb17 	bl	8003924 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	f003 0308 	and.w	r3, r3, #8
 8003306:	2b08      	cmp	r3, #8
 8003308:	d122      	bne.n	8003350 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	f003 0308 	and.w	r3, r3, #8
 8003314:	2b08      	cmp	r3, #8
 8003316:	d11b      	bne.n	8003350 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f06f 0208 	mvn.w	r2, #8
 8003320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2204      	movs	r2, #4
 8003326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	69db      	ldr	r3, [r3, #28]
 800332e:	f003 0303 	and.w	r3, r3, #3
 8003332:	2b00      	cmp	r3, #0
 8003334:	d003      	beq.n	800333e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7fd fdc4 	bl	8000ec4 <HAL_TIM_IC_CaptureCallback>
 800333c:	e005      	b.n	800334a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 fae6 	bl	8003910 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f000 faed 	bl	8003924 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	f003 0310 	and.w	r3, r3, #16
 800335a:	2b10      	cmp	r3, #16
 800335c:	d122      	bne.n	80033a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	f003 0310 	and.w	r3, r3, #16
 8003368:	2b10      	cmp	r3, #16
 800336a:	d11b      	bne.n	80033a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f06f 0210 	mvn.w	r2, #16
 8003374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2208      	movs	r2, #8
 800337a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003386:	2b00      	cmp	r3, #0
 8003388:	d003      	beq.n	8003392 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7fd fd9a 	bl	8000ec4 <HAL_TIM_IC_CaptureCallback>
 8003390:	e005      	b.n	800339e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 fabc 	bl	8003910 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 fac3 	bl	8003924 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d10e      	bne.n	80033d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d107      	bne.n	80033d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f06f 0201 	mvn.w	r2, #1
 80033c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f7fd fd68 	bl	8000ea0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	691b      	ldr	r3, [r3, #16]
 80033d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033da:	2b80      	cmp	r3, #128	; 0x80
 80033dc:	d10e      	bne.n	80033fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033e8:	2b80      	cmp	r3, #128	; 0x80
 80033ea:	d107      	bne.n	80033fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 ff68 	bl	80042cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	691b      	ldr	r3, [r3, #16]
 8003402:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003406:	2b40      	cmp	r3, #64	; 0x40
 8003408:	d10e      	bne.n	8003428 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003414:	2b40      	cmp	r3, #64	; 0x40
 8003416:	d107      	bne.n	8003428 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003420:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 fa88 	bl	8003938 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	f003 0320 	and.w	r3, r3, #32
 8003432:	2b20      	cmp	r3, #32
 8003434:	d10e      	bne.n	8003454 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	f003 0320 	and.w	r3, r3, #32
 8003440:	2b20      	cmp	r3, #32
 8003442:	d107      	bne.n	8003454 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f06f 0220 	mvn.w	r2, #32
 800344c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 ff32 	bl	80042b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003454:	bf00      	nop
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800346e:	2b01      	cmp	r3, #1
 8003470:	d101      	bne.n	8003476 <HAL_TIM_IC_ConfigChannel+0x1a>
 8003472:	2302      	movs	r3, #2
 8003474:	e082      	b.n	800357c <HAL_TIM_IC_ConfigChannel+0x120>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d11b      	bne.n	80034bc <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6818      	ldr	r0, [r3, #0]
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	6819      	ldr	r1, [r3, #0]
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	685a      	ldr	r2, [r3, #4]
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	f000 fcaa 	bl	8003dec <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	699a      	ldr	r2, [r3, #24]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f022 020c 	bic.w	r2, r2, #12
 80034a6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	6999      	ldr	r1, [r3, #24]
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	689a      	ldr	r2, [r3, #8]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	430a      	orrs	r2, r1
 80034b8:	619a      	str	r2, [r3, #24]
 80034ba:	e05a      	b.n	8003572 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b04      	cmp	r3, #4
 80034c0:	d11c      	bne.n	80034fc <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6818      	ldr	r0, [r3, #0]
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	6819      	ldr	r1, [r3, #0]
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	685a      	ldr	r2, [r3, #4]
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	f000 fd2e 	bl	8003f32 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	699a      	ldr	r2, [r3, #24]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80034e4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	6999      	ldr	r1, [r3, #24]
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	021a      	lsls	r2, r3, #8
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	619a      	str	r2, [r3, #24]
 80034fa:	e03a      	b.n	8003572 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b08      	cmp	r3, #8
 8003500:	d11b      	bne.n	800353a <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6818      	ldr	r0, [r3, #0]
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	6819      	ldr	r1, [r3, #0]
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	685a      	ldr	r2, [r3, #4]
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	f000 fd7b 	bl	800400c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	69da      	ldr	r2, [r3, #28]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f022 020c 	bic.w	r2, r2, #12
 8003524:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	69d9      	ldr	r1, [r3, #28]
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	689a      	ldr	r2, [r3, #8]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	430a      	orrs	r2, r1
 8003536:	61da      	str	r2, [r3, #28]
 8003538:	e01b      	b.n	8003572 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6818      	ldr	r0, [r3, #0]
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	6819      	ldr	r1, [r3, #0]
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	f000 fd9b 	bl	8004084 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	69da      	ldr	r2, [r3, #28]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800355c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	69d9      	ldr	r1, [r3, #28]
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	021a      	lsls	r2, r3, #8
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800357a:	2300      	movs	r3, #0
}
 800357c:	4618      	mov	r0, r3
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003596:	2b01      	cmp	r3, #1
 8003598:	d101      	bne.n	800359e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800359a:	2302      	movs	r3, #2
 800359c:	e0ac      	b.n	80036f8 <HAL_TIM_PWM_ConfigChannel+0x174>
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2201      	movs	r2, #1
 80035a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2b0c      	cmp	r3, #12
 80035aa:	f200 809f 	bhi.w	80036ec <HAL_TIM_PWM_ConfigChannel+0x168>
 80035ae:	a201      	add	r2, pc, #4	; (adr r2, 80035b4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80035b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b4:	080035e9 	.word	0x080035e9
 80035b8:	080036ed 	.word	0x080036ed
 80035bc:	080036ed 	.word	0x080036ed
 80035c0:	080036ed 	.word	0x080036ed
 80035c4:	08003629 	.word	0x08003629
 80035c8:	080036ed 	.word	0x080036ed
 80035cc:	080036ed 	.word	0x080036ed
 80035d0:	080036ed 	.word	0x080036ed
 80035d4:	0800366b 	.word	0x0800366b
 80035d8:	080036ed 	.word	0x080036ed
 80035dc:	080036ed 	.word	0x080036ed
 80035e0:	080036ed 	.word	0x080036ed
 80035e4:	080036ab 	.word	0x080036ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68b9      	ldr	r1, [r7, #8]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f000 fa4c 	bl	8003a8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	699a      	ldr	r2, [r3, #24]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f042 0208 	orr.w	r2, r2, #8
 8003602:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	699a      	ldr	r2, [r3, #24]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f022 0204 	bic.w	r2, r2, #4
 8003612:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6999      	ldr	r1, [r3, #24]
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	691a      	ldr	r2, [r3, #16]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	430a      	orrs	r2, r1
 8003624:	619a      	str	r2, [r3, #24]
      break;
 8003626:	e062      	b.n	80036ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68b9      	ldr	r1, [r7, #8]
 800362e:	4618      	mov	r0, r3
 8003630:	f000 fa9c 	bl	8003b6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	699a      	ldr	r2, [r3, #24]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003642:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	699a      	ldr	r2, [r3, #24]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003652:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6999      	ldr	r1, [r3, #24]
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	021a      	lsls	r2, r3, #8
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	430a      	orrs	r2, r1
 8003666:	619a      	str	r2, [r3, #24]
      break;
 8003668:	e041      	b.n	80036ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68b9      	ldr	r1, [r7, #8]
 8003670:	4618      	mov	r0, r3
 8003672:	f000 faf1 	bl	8003c58 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	69da      	ldr	r2, [r3, #28]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f042 0208 	orr.w	r2, r2, #8
 8003684:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	69da      	ldr	r2, [r3, #28]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f022 0204 	bic.w	r2, r2, #4
 8003694:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	69d9      	ldr	r1, [r3, #28]
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	691a      	ldr	r2, [r3, #16]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	61da      	str	r2, [r3, #28]
      break;
 80036a8:	e021      	b.n	80036ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68b9      	ldr	r1, [r7, #8]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f000 fb45 	bl	8003d40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	69da      	ldr	r2, [r3, #28]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	69da      	ldr	r2, [r3, #28]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	69d9      	ldr	r1, [r3, #28]
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	021a      	lsls	r2, r3, #8
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	430a      	orrs	r2, r1
 80036e8:	61da      	str	r2, [r3, #28]
      break;
 80036ea:	e000      	b.n	80036ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80036ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003710:	2b01      	cmp	r3, #1
 8003712:	d101      	bne.n	8003718 <HAL_TIM_ConfigClockSource+0x18>
 8003714:	2302      	movs	r3, #2
 8003716:	e0b3      	b.n	8003880 <HAL_TIM_ConfigClockSource+0x180>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2202      	movs	r2, #2
 8003724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003736:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800373e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003750:	d03e      	beq.n	80037d0 <HAL_TIM_ConfigClockSource+0xd0>
 8003752:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003756:	f200 8087 	bhi.w	8003868 <HAL_TIM_ConfigClockSource+0x168>
 800375a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800375e:	f000 8085 	beq.w	800386c <HAL_TIM_ConfigClockSource+0x16c>
 8003762:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003766:	d87f      	bhi.n	8003868 <HAL_TIM_ConfigClockSource+0x168>
 8003768:	2b70      	cmp	r3, #112	; 0x70
 800376a:	d01a      	beq.n	80037a2 <HAL_TIM_ConfigClockSource+0xa2>
 800376c:	2b70      	cmp	r3, #112	; 0x70
 800376e:	d87b      	bhi.n	8003868 <HAL_TIM_ConfigClockSource+0x168>
 8003770:	2b60      	cmp	r3, #96	; 0x60
 8003772:	d050      	beq.n	8003816 <HAL_TIM_ConfigClockSource+0x116>
 8003774:	2b60      	cmp	r3, #96	; 0x60
 8003776:	d877      	bhi.n	8003868 <HAL_TIM_ConfigClockSource+0x168>
 8003778:	2b50      	cmp	r3, #80	; 0x50
 800377a:	d03c      	beq.n	80037f6 <HAL_TIM_ConfigClockSource+0xf6>
 800377c:	2b50      	cmp	r3, #80	; 0x50
 800377e:	d873      	bhi.n	8003868 <HAL_TIM_ConfigClockSource+0x168>
 8003780:	2b40      	cmp	r3, #64	; 0x40
 8003782:	d058      	beq.n	8003836 <HAL_TIM_ConfigClockSource+0x136>
 8003784:	2b40      	cmp	r3, #64	; 0x40
 8003786:	d86f      	bhi.n	8003868 <HAL_TIM_ConfigClockSource+0x168>
 8003788:	2b30      	cmp	r3, #48	; 0x30
 800378a:	d064      	beq.n	8003856 <HAL_TIM_ConfigClockSource+0x156>
 800378c:	2b30      	cmp	r3, #48	; 0x30
 800378e:	d86b      	bhi.n	8003868 <HAL_TIM_ConfigClockSource+0x168>
 8003790:	2b20      	cmp	r3, #32
 8003792:	d060      	beq.n	8003856 <HAL_TIM_ConfigClockSource+0x156>
 8003794:	2b20      	cmp	r3, #32
 8003796:	d867      	bhi.n	8003868 <HAL_TIM_ConfigClockSource+0x168>
 8003798:	2b00      	cmp	r3, #0
 800379a:	d05c      	beq.n	8003856 <HAL_TIM_ConfigClockSource+0x156>
 800379c:	2b10      	cmp	r3, #16
 800379e:	d05a      	beq.n	8003856 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80037a0:	e062      	b.n	8003868 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6818      	ldr	r0, [r3, #0]
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	6899      	ldr	r1, [r3, #8]
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685a      	ldr	r2, [r3, #4]
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	f000 fcbf 	bl	8004134 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80037c4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	609a      	str	r2, [r3, #8]
      break;
 80037ce:	e04e      	b.n	800386e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6818      	ldr	r0, [r3, #0]
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	6899      	ldr	r1, [r3, #8]
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685a      	ldr	r2, [r3, #4]
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	f000 fca8 	bl	8004134 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	689a      	ldr	r2, [r3, #8]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037f2:	609a      	str	r2, [r3, #8]
      break;
 80037f4:	e03b      	b.n	800386e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6818      	ldr	r0, [r3, #0]
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	6859      	ldr	r1, [r3, #4]
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	461a      	mov	r2, r3
 8003804:	f000 fb66 	bl	8003ed4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2150      	movs	r1, #80	; 0x50
 800380e:	4618      	mov	r0, r3
 8003810:	f000 fc75 	bl	80040fe <TIM_ITRx_SetConfig>
      break;
 8003814:	e02b      	b.n	800386e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6818      	ldr	r0, [r3, #0]
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	6859      	ldr	r1, [r3, #4]
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	461a      	mov	r2, r3
 8003824:	f000 fbc2 	bl	8003fac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2160      	movs	r1, #96	; 0x60
 800382e:	4618      	mov	r0, r3
 8003830:	f000 fc65 	bl	80040fe <TIM_ITRx_SetConfig>
      break;
 8003834:	e01b      	b.n	800386e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6818      	ldr	r0, [r3, #0]
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	6859      	ldr	r1, [r3, #4]
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	461a      	mov	r2, r3
 8003844:	f000 fb46 	bl	8003ed4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2140      	movs	r1, #64	; 0x40
 800384e:	4618      	mov	r0, r3
 8003850:	f000 fc55 	bl	80040fe <TIM_ITRx_SetConfig>
      break;
 8003854:	e00b      	b.n	800386e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4619      	mov	r1, r3
 8003860:	4610      	mov	r0, r2
 8003862:	f000 fc4c 	bl	80040fe <TIM_ITRx_SetConfig>
        break;
 8003866:	e002      	b.n	800386e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003868:	bf00      	nop
 800386a:	e000      	b.n	800386e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800386c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2201      	movs	r2, #1
 8003872:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	3710      	adds	r7, #16
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003888:	b480      	push	{r7}
 800388a:	b085      	sub	sp, #20
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003892:	2300      	movs	r3, #0
 8003894:	60fb      	str	r3, [r7, #12]
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	2b0c      	cmp	r3, #12
 800389a:	d831      	bhi.n	8003900 <HAL_TIM_ReadCapturedValue+0x78>
 800389c:	a201      	add	r2, pc, #4	; (adr r2, 80038a4 <HAL_TIM_ReadCapturedValue+0x1c>)
 800389e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a2:	bf00      	nop
 80038a4:	080038d9 	.word	0x080038d9
 80038a8:	08003901 	.word	0x08003901
 80038ac:	08003901 	.word	0x08003901
 80038b0:	08003901 	.word	0x08003901
 80038b4:	080038e3 	.word	0x080038e3
 80038b8:	08003901 	.word	0x08003901
 80038bc:	08003901 	.word	0x08003901
 80038c0:	08003901 	.word	0x08003901
 80038c4:	080038ed 	.word	0x080038ed
 80038c8:	08003901 	.word	0x08003901
 80038cc:	08003901 	.word	0x08003901
 80038d0:	08003901 	.word	0x08003901
 80038d4:	080038f7 	.word	0x080038f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038de:	60fb      	str	r3, [r7, #12]

      break;
 80038e0:	e00f      	b.n	8003902 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e8:	60fb      	str	r3, [r7, #12]

      break;
 80038ea:	e00a      	b.n	8003902 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f2:	60fb      	str	r3, [r7, #12]

      break;
 80038f4:	e005      	b.n	8003902 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fc:	60fb      	str	r3, [r7, #12]

      break;
 80038fe:	e000      	b.n	8003902 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003900:	bf00      	nop
  }

  return tmpreg;
 8003902:	68fb      	ldr	r3, [r7, #12]
}
 8003904:	4618      	mov	r0, r3
 8003906:	3714      	adds	r7, #20
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003918:	bf00      	nop
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800392c:	bf00      	nop
 800392e:	370c      	adds	r7, #12
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800394c:	b480      	push	{r7}
 800394e:	b085      	sub	sp, #20
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a40      	ldr	r2, [pc, #256]	; (8003a60 <TIM_Base_SetConfig+0x114>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d013      	beq.n	800398c <TIM_Base_SetConfig+0x40>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800396a:	d00f      	beq.n	800398c <TIM_Base_SetConfig+0x40>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	4a3d      	ldr	r2, [pc, #244]	; (8003a64 <TIM_Base_SetConfig+0x118>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d00b      	beq.n	800398c <TIM_Base_SetConfig+0x40>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a3c      	ldr	r2, [pc, #240]	; (8003a68 <TIM_Base_SetConfig+0x11c>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d007      	beq.n	800398c <TIM_Base_SetConfig+0x40>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4a3b      	ldr	r2, [pc, #236]	; (8003a6c <TIM_Base_SetConfig+0x120>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d003      	beq.n	800398c <TIM_Base_SetConfig+0x40>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4a3a      	ldr	r2, [pc, #232]	; (8003a70 <TIM_Base_SetConfig+0x124>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d108      	bne.n	800399e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003992:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	4313      	orrs	r3, r2
 800399c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a2f      	ldr	r2, [pc, #188]	; (8003a60 <TIM_Base_SetConfig+0x114>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d02b      	beq.n	80039fe <TIM_Base_SetConfig+0xb2>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039ac:	d027      	beq.n	80039fe <TIM_Base_SetConfig+0xb2>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a2c      	ldr	r2, [pc, #176]	; (8003a64 <TIM_Base_SetConfig+0x118>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d023      	beq.n	80039fe <TIM_Base_SetConfig+0xb2>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a2b      	ldr	r2, [pc, #172]	; (8003a68 <TIM_Base_SetConfig+0x11c>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d01f      	beq.n	80039fe <TIM_Base_SetConfig+0xb2>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a2a      	ldr	r2, [pc, #168]	; (8003a6c <TIM_Base_SetConfig+0x120>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d01b      	beq.n	80039fe <TIM_Base_SetConfig+0xb2>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a29      	ldr	r2, [pc, #164]	; (8003a70 <TIM_Base_SetConfig+0x124>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d017      	beq.n	80039fe <TIM_Base_SetConfig+0xb2>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a28      	ldr	r2, [pc, #160]	; (8003a74 <TIM_Base_SetConfig+0x128>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d013      	beq.n	80039fe <TIM_Base_SetConfig+0xb2>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a27      	ldr	r2, [pc, #156]	; (8003a78 <TIM_Base_SetConfig+0x12c>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d00f      	beq.n	80039fe <TIM_Base_SetConfig+0xb2>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a26      	ldr	r2, [pc, #152]	; (8003a7c <TIM_Base_SetConfig+0x130>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d00b      	beq.n	80039fe <TIM_Base_SetConfig+0xb2>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a25      	ldr	r2, [pc, #148]	; (8003a80 <TIM_Base_SetConfig+0x134>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d007      	beq.n	80039fe <TIM_Base_SetConfig+0xb2>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a24      	ldr	r2, [pc, #144]	; (8003a84 <TIM_Base_SetConfig+0x138>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d003      	beq.n	80039fe <TIM_Base_SetConfig+0xb2>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a23      	ldr	r2, [pc, #140]	; (8003a88 <TIM_Base_SetConfig+0x13c>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d108      	bne.n	8003a10 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	68fa      	ldr	r2, [r7, #12]
 8003a22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	689a      	ldr	r2, [r3, #8]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a0a      	ldr	r2, [pc, #40]	; (8003a60 <TIM_Base_SetConfig+0x114>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d003      	beq.n	8003a44 <TIM_Base_SetConfig+0xf8>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4a0c      	ldr	r2, [pc, #48]	; (8003a70 <TIM_Base_SetConfig+0x124>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d103      	bne.n	8003a4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	691a      	ldr	r2, [r3, #16]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	615a      	str	r2, [r3, #20]
}
 8003a52:	bf00      	nop
 8003a54:	3714      	adds	r7, #20
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	40010000 	.word	0x40010000
 8003a64:	40000400 	.word	0x40000400
 8003a68:	40000800 	.word	0x40000800
 8003a6c:	40000c00 	.word	0x40000c00
 8003a70:	40010400 	.word	0x40010400
 8003a74:	40014000 	.word	0x40014000
 8003a78:	40014400 	.word	0x40014400
 8003a7c:	40014800 	.word	0x40014800
 8003a80:	40001800 	.word	0x40001800
 8003a84:	40001c00 	.word	0x40001c00
 8003a88:	40002000 	.word	0x40002000

08003a8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b087      	sub	sp, #28
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
 8003a9a:	f023 0201 	bic.w	r2, r3, #1
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a1b      	ldr	r3, [r3, #32]
 8003aa6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f023 0303 	bic.w	r3, r3, #3
 8003ac2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68fa      	ldr	r2, [r7, #12]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	f023 0302 	bic.w	r3, r3, #2
 8003ad4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a20      	ldr	r2, [pc, #128]	; (8003b64 <TIM_OC1_SetConfig+0xd8>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d003      	beq.n	8003af0 <TIM_OC1_SetConfig+0x64>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a1f      	ldr	r2, [pc, #124]	; (8003b68 <TIM_OC1_SetConfig+0xdc>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d10c      	bne.n	8003b0a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	f023 0308 	bic.w	r3, r3, #8
 8003af6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	697a      	ldr	r2, [r7, #20]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	f023 0304 	bic.w	r3, r3, #4
 8003b08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a15      	ldr	r2, [pc, #84]	; (8003b64 <TIM_OC1_SetConfig+0xd8>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d003      	beq.n	8003b1a <TIM_OC1_SetConfig+0x8e>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a14      	ldr	r2, [pc, #80]	; (8003b68 <TIM_OC1_SetConfig+0xdc>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d111      	bne.n	8003b3e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	697a      	ldr	r2, [r7, #20]
 8003b56:	621a      	str	r2, [r3, #32]
}
 8003b58:	bf00      	nop
 8003b5a:	371c      	adds	r7, #28
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	40010000 	.word	0x40010000
 8003b68:	40010400 	.word	0x40010400

08003b6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b087      	sub	sp, #28
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a1b      	ldr	r3, [r3, #32]
 8003b7a:	f023 0210 	bic.w	r2, r3, #16
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a1b      	ldr	r3, [r3, #32]
 8003b86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ba2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	021b      	lsls	r3, r3, #8
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	f023 0320 	bic.w	r3, r3, #32
 8003bb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	011b      	lsls	r3, r3, #4
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a22      	ldr	r2, [pc, #136]	; (8003c50 <TIM_OC2_SetConfig+0xe4>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d003      	beq.n	8003bd4 <TIM_OC2_SetConfig+0x68>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a21      	ldr	r2, [pc, #132]	; (8003c54 <TIM_OC2_SetConfig+0xe8>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d10d      	bne.n	8003bf0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	011b      	lsls	r3, r3, #4
 8003be2:	697a      	ldr	r2, [r7, #20]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a17      	ldr	r2, [pc, #92]	; (8003c50 <TIM_OC2_SetConfig+0xe4>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d003      	beq.n	8003c00 <TIM_OC2_SetConfig+0x94>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a16      	ldr	r2, [pc, #88]	; (8003c54 <TIM_OC2_SetConfig+0xe8>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d113      	bne.n	8003c28 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	693a      	ldr	r2, [r7, #16]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	68fa      	ldr	r2, [r7, #12]
 8003c32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	685a      	ldr	r2, [r3, #4]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	697a      	ldr	r2, [r7, #20]
 8003c40:	621a      	str	r2, [r3, #32]
}
 8003c42:	bf00      	nop
 8003c44:	371c      	adds	r7, #28
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	40010000 	.word	0x40010000
 8003c54:	40010400 	.word	0x40010400

08003c58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a1b      	ldr	r3, [r3, #32]
 8003c72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	69db      	ldr	r3, [r3, #28]
 8003c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f023 0303 	bic.w	r3, r3, #3
 8003c8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68fa      	ldr	r2, [r7, #12]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ca0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	021b      	lsls	r3, r3, #8
 8003ca8:	697a      	ldr	r2, [r7, #20]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a21      	ldr	r2, [pc, #132]	; (8003d38 <TIM_OC3_SetConfig+0xe0>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d003      	beq.n	8003cbe <TIM_OC3_SetConfig+0x66>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a20      	ldr	r2, [pc, #128]	; (8003d3c <TIM_OC3_SetConfig+0xe4>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d10d      	bne.n	8003cda <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003cc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	021b      	lsls	r3, r3, #8
 8003ccc:	697a      	ldr	r2, [r7, #20]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a16      	ldr	r2, [pc, #88]	; (8003d38 <TIM_OC3_SetConfig+0xe0>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d003      	beq.n	8003cea <TIM_OC3_SetConfig+0x92>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4a15      	ldr	r2, [pc, #84]	; (8003d3c <TIM_OC3_SetConfig+0xe4>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d113      	bne.n	8003d12 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003cf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	011b      	lsls	r3, r3, #4
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	011b      	lsls	r3, r3, #4
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	693a      	ldr	r2, [r7, #16]
 8003d16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	68fa      	ldr	r2, [r7, #12]
 8003d1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	685a      	ldr	r2, [r3, #4]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	697a      	ldr	r2, [r7, #20]
 8003d2a:	621a      	str	r2, [r3, #32]
}
 8003d2c:	bf00      	nop
 8003d2e:	371c      	adds	r7, #28
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	40010000 	.word	0x40010000
 8003d3c:	40010400 	.word	0x40010400

08003d40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b087      	sub	sp, #28
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
 8003d4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	69db      	ldr	r3, [r3, #28]
 8003d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	021b      	lsls	r3, r3, #8
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	031b      	lsls	r3, r3, #12
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a12      	ldr	r2, [pc, #72]	; (8003de4 <TIM_OC4_SetConfig+0xa4>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d003      	beq.n	8003da8 <TIM_OC4_SetConfig+0x68>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a11      	ldr	r2, [pc, #68]	; (8003de8 <TIM_OC4_SetConfig+0xa8>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d109      	bne.n	8003dbc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003dae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	695b      	ldr	r3, [r3, #20]
 8003db4:	019b      	lsls	r3, r3, #6
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	697a      	ldr	r2, [r7, #20]
 8003dc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	621a      	str	r2, [r3, #32]
}
 8003dd6:	bf00      	nop
 8003dd8:	371c      	adds	r7, #28
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40010000 	.word	0x40010000
 8003de8:	40010400 	.word	0x40010400

08003dec <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b087      	sub	sp, #28
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
 8003df8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	f023 0201 	bic.w	r2, r3, #1
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6a1b      	ldr	r3, [r3, #32]
 8003e10:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	4a28      	ldr	r2, [pc, #160]	; (8003eb8 <TIM_TI1_SetConfig+0xcc>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d01b      	beq.n	8003e52 <TIM_TI1_SetConfig+0x66>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e20:	d017      	beq.n	8003e52 <TIM_TI1_SetConfig+0x66>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	4a25      	ldr	r2, [pc, #148]	; (8003ebc <TIM_TI1_SetConfig+0xd0>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d013      	beq.n	8003e52 <TIM_TI1_SetConfig+0x66>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	4a24      	ldr	r2, [pc, #144]	; (8003ec0 <TIM_TI1_SetConfig+0xd4>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d00f      	beq.n	8003e52 <TIM_TI1_SetConfig+0x66>
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	4a23      	ldr	r2, [pc, #140]	; (8003ec4 <TIM_TI1_SetConfig+0xd8>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d00b      	beq.n	8003e52 <TIM_TI1_SetConfig+0x66>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	4a22      	ldr	r2, [pc, #136]	; (8003ec8 <TIM_TI1_SetConfig+0xdc>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d007      	beq.n	8003e52 <TIM_TI1_SetConfig+0x66>
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	4a21      	ldr	r2, [pc, #132]	; (8003ecc <TIM_TI1_SetConfig+0xe0>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d003      	beq.n	8003e52 <TIM_TI1_SetConfig+0x66>
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	4a20      	ldr	r2, [pc, #128]	; (8003ed0 <TIM_TI1_SetConfig+0xe4>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d101      	bne.n	8003e56 <TIM_TI1_SetConfig+0x6a>
 8003e52:	2301      	movs	r3, #1
 8003e54:	e000      	b.n	8003e58 <TIM_TI1_SetConfig+0x6c>
 8003e56:	2300      	movs	r3, #0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d008      	beq.n	8003e6e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f023 0303 	bic.w	r3, r3, #3
 8003e62:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003e64:	697a      	ldr	r2, [r7, #20]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	617b      	str	r3, [r7, #20]
 8003e6c:	e003      	b.n	8003e76 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f043 0301 	orr.w	r3, r3, #1
 8003e74:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	697a      	ldr	r2, [r7, #20]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	f023 030a 	bic.w	r3, r3, #10
 8003e90:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	f003 030a 	and.w	r3, r3, #10
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	621a      	str	r2, [r3, #32]
}
 8003eaa:	bf00      	nop
 8003eac:	371c      	adds	r7, #28
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	40010000 	.word	0x40010000
 8003ebc:	40000400 	.word	0x40000400
 8003ec0:	40000800 	.word	0x40000800
 8003ec4:	40000c00 	.word	0x40000c00
 8003ec8:	40010400 	.word	0x40010400
 8003ecc:	40014000 	.word	0x40014000
 8003ed0:	40001800 	.word	0x40001800

08003ed4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b087      	sub	sp, #28
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	f023 0201 	bic.w	r2, r3, #1
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	699b      	ldr	r3, [r3, #24]
 8003ef6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003efe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	011b      	lsls	r3, r3, #4
 8003f04:	693a      	ldr	r2, [r7, #16]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	f023 030a 	bic.w	r3, r3, #10
 8003f10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f12:	697a      	ldr	r2, [r7, #20]
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	693a      	ldr	r2, [r7, #16]
 8003f1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	697a      	ldr	r2, [r7, #20]
 8003f24:	621a      	str	r2, [r3, #32]
}
 8003f26:	bf00      	nop
 8003f28:	371c      	adds	r7, #28
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr

08003f32 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003f32:	b480      	push	{r7}
 8003f34:	b087      	sub	sp, #28
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	60f8      	str	r0, [r7, #12]
 8003f3a:	60b9      	str	r1, [r7, #8]
 8003f3c:	607a      	str	r2, [r7, #4]
 8003f3e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6a1b      	ldr	r3, [r3, #32]
 8003f44:	f023 0210 	bic.w	r2, r3, #16
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
 8003f56:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f5e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	021b      	lsls	r3, r3, #8
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	031b      	lsls	r3, r3, #12
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	697a      	ldr	r2, [r7, #20]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003f84:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	011b      	lsls	r3, r3, #4
 8003f8a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	621a      	str	r2, [r3, #32]
}
 8003fa0:	bf00      	nop
 8003fa2:	371c      	adds	r7, #28
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b087      	sub	sp, #28
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6a1b      	ldr	r3, [r3, #32]
 8003fbc:	f023 0210 	bic.w	r2, r3, #16
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
 8003fce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003fd6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	031b      	lsls	r3, r3, #12
 8003fdc:	697a      	ldr	r2, [r7, #20]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003fe8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	011b      	lsls	r3, r3, #4
 8003fee:	693a      	ldr	r2, [r7, #16]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	621a      	str	r2, [r3, #32]
}
 8004000:	bf00      	nop
 8004002:	371c      	adds	r7, #28
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800400c:	b480      	push	{r7}
 800400e:	b087      	sub	sp, #28
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]
 8004018:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6a1b      	ldr	r3, [r3, #32]
 800401e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	69db      	ldr	r3, [r3, #28]
 800402a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6a1b      	ldr	r3, [r3, #32]
 8004030:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f023 0303 	bic.w	r3, r3, #3
 8004038:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	4313      	orrs	r3, r2
 8004040:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004048:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	011b      	lsls	r3, r3, #4
 800404e:	b2db      	uxtb	r3, r3
 8004050:	697a      	ldr	r2, [r7, #20]
 8004052:	4313      	orrs	r3, r2
 8004054:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800405c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	021b      	lsls	r3, r3, #8
 8004062:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	4313      	orrs	r3, r2
 800406a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	697a      	ldr	r2, [r7, #20]
 8004070:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	693a      	ldr	r2, [r7, #16]
 8004076:	621a      	str	r2, [r3, #32]
}
 8004078:	bf00      	nop
 800407a:	371c      	adds	r7, #28
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004084:	b480      	push	{r7}
 8004086:	b087      	sub	sp, #28
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
 8004090:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	69db      	ldr	r3, [r3, #28]
 80040a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040b0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	021b      	lsls	r3, r3, #8
 80040b6:	697a      	ldr	r2, [r7, #20]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040c2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	031b      	lsls	r3, r3, #12
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	697a      	ldr	r2, [r7, #20]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80040d6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	031b      	lsls	r3, r3, #12
 80040dc:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80040e0:	693a      	ldr	r2, [r7, #16]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	697a      	ldr	r2, [r7, #20]
 80040ea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	621a      	str	r2, [r3, #32]
}
 80040f2:	bf00      	nop
 80040f4:	371c      	adds	r7, #28
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr

080040fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80040fe:	b480      	push	{r7}
 8004100:	b085      	sub	sp, #20
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
 8004106:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004114:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004116:	683a      	ldr	r2, [r7, #0]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	4313      	orrs	r3, r2
 800411c:	f043 0307 	orr.w	r3, r3, #7
 8004120:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	68fa      	ldr	r2, [r7, #12]
 8004126:	609a      	str	r2, [r3, #8]
}
 8004128:	bf00      	nop
 800412a:	3714      	adds	r7, #20
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004134:	b480      	push	{r7}
 8004136:	b087      	sub	sp, #28
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
 8004140:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800414e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	021a      	lsls	r2, r3, #8
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	431a      	orrs	r2, r3
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	4313      	orrs	r3, r2
 800415c:	697a      	ldr	r2, [r7, #20]
 800415e:	4313      	orrs	r3, r2
 8004160:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	697a      	ldr	r2, [r7, #20]
 8004166:	609a      	str	r2, [r3, #8]
}
 8004168:	bf00      	nop
 800416a:	371c      	adds	r7, #28
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004174:	b480      	push	{r7}
 8004176:	b087      	sub	sp, #28
 8004178:	af00      	add	r7, sp, #0
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	f003 031f 	and.w	r3, r3, #31
 8004186:	2201      	movs	r2, #1
 8004188:	fa02 f303 	lsl.w	r3, r2, r3
 800418c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6a1a      	ldr	r2, [r3, #32]
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	43db      	mvns	r3, r3
 8004196:	401a      	ands	r2, r3
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6a1a      	ldr	r2, [r3, #32]
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	f003 031f 	and.w	r3, r3, #31
 80041a6:	6879      	ldr	r1, [r7, #4]
 80041a8:	fa01 f303 	lsl.w	r3, r1, r3
 80041ac:	431a      	orrs	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	621a      	str	r2, [r3, #32]
}
 80041b2:	bf00      	nop
 80041b4:	371c      	adds	r7, #28
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr
	...

080041c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d101      	bne.n	80041d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80041d4:	2302      	movs	r3, #2
 80041d6:	e05a      	b.n	800428e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68fa      	ldr	r2, [r7, #12]
 8004206:	4313      	orrs	r3, r2
 8004208:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a21      	ldr	r2, [pc, #132]	; (800429c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d022      	beq.n	8004262 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004224:	d01d      	beq.n	8004262 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a1d      	ldr	r2, [pc, #116]	; (80042a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d018      	beq.n	8004262 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a1b      	ldr	r2, [pc, #108]	; (80042a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d013      	beq.n	8004262 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a1a      	ldr	r2, [pc, #104]	; (80042a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d00e      	beq.n	8004262 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a18      	ldr	r2, [pc, #96]	; (80042ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d009      	beq.n	8004262 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a17      	ldr	r2, [pc, #92]	; (80042b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d004      	beq.n	8004262 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a15      	ldr	r2, [pc, #84]	; (80042b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d10c      	bne.n	800427c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004268:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	68ba      	ldr	r2, [r7, #8]
 8004270:	4313      	orrs	r3, r2
 8004272:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68ba      	ldr	r2, [r7, #8]
 800427a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3714      	adds	r7, #20
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	40010000 	.word	0x40010000
 80042a0:	40000400 	.word	0x40000400
 80042a4:	40000800 	.word	0x40000800
 80042a8:	40000c00 	.word	0x40000c00
 80042ac:	40010400 	.word	0x40010400
 80042b0:	40014000 	.word	0x40014000
 80042b4:	40001800 	.word	0x40001800

080042b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042d4:	bf00      	nop
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d101      	bne.n	80042f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e03f      	b.n	8004372 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d106      	bne.n	800430c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7fd fc08 	bl	8001b1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2224      	movs	r2, #36	; 0x24
 8004310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68da      	ldr	r2, [r3, #12]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004322:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f000 f829 	bl	800437c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	691a      	ldr	r2, [r3, #16]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004338:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	695a      	ldr	r2, [r3, #20]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004348:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68da      	ldr	r2, [r3, #12]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004358:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2220      	movs	r2, #32
 8004364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2220      	movs	r2, #32
 800436c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3708      	adds	r7, #8
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
	...

0800437c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800437c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004380:	b09f      	sub	sp, #124	; 0x7c
 8004382:	af00      	add	r7, sp, #0
 8004384:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004386:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004390:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004392:	68d9      	ldr	r1, [r3, #12]
 8004394:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	ea40 0301 	orr.w	r3, r0, r1
 800439c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800439e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043a0:	689a      	ldr	r2, [r3, #8]
 80043a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043a4:	691b      	ldr	r3, [r3, #16]
 80043a6:	431a      	orrs	r2, r3
 80043a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043aa:	695b      	ldr	r3, [r3, #20]
 80043ac:	431a      	orrs	r2, r3
 80043ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80043b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80043c0:	f021 010c 	bic.w	r1, r1, #12
 80043c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80043ca:	430b      	orrs	r3, r1
 80043cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80043d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043da:	6999      	ldr	r1, [r3, #24]
 80043dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	ea40 0301 	orr.w	r3, r0, r1
 80043e4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	4bc5      	ldr	r3, [pc, #788]	; (8004700 <UART_SetConfig+0x384>)
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d004      	beq.n	80043fa <UART_SetConfig+0x7e>
 80043f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	4bc3      	ldr	r3, [pc, #780]	; (8004704 <UART_SetConfig+0x388>)
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d103      	bne.n	8004402 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80043fa:	f7fe fbbf 	bl	8002b7c <HAL_RCC_GetPCLK2Freq>
 80043fe:	6778      	str	r0, [r7, #116]	; 0x74
 8004400:	e002      	b.n	8004408 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004402:	f7fe fba7 	bl	8002b54 <HAL_RCC_GetPCLK1Freq>
 8004406:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004408:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800440a:	69db      	ldr	r3, [r3, #28]
 800440c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004410:	f040 80b6 	bne.w	8004580 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004414:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004416:	461c      	mov	r4, r3
 8004418:	f04f 0500 	mov.w	r5, #0
 800441c:	4622      	mov	r2, r4
 800441e:	462b      	mov	r3, r5
 8004420:	1891      	adds	r1, r2, r2
 8004422:	6439      	str	r1, [r7, #64]	; 0x40
 8004424:	415b      	adcs	r3, r3
 8004426:	647b      	str	r3, [r7, #68]	; 0x44
 8004428:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800442c:	1912      	adds	r2, r2, r4
 800442e:	eb45 0303 	adc.w	r3, r5, r3
 8004432:	f04f 0000 	mov.w	r0, #0
 8004436:	f04f 0100 	mov.w	r1, #0
 800443a:	00d9      	lsls	r1, r3, #3
 800443c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004440:	00d0      	lsls	r0, r2, #3
 8004442:	4602      	mov	r2, r0
 8004444:	460b      	mov	r3, r1
 8004446:	1911      	adds	r1, r2, r4
 8004448:	6639      	str	r1, [r7, #96]	; 0x60
 800444a:	416b      	adcs	r3, r5
 800444c:	667b      	str	r3, [r7, #100]	; 0x64
 800444e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	461a      	mov	r2, r3
 8004454:	f04f 0300 	mov.w	r3, #0
 8004458:	1891      	adds	r1, r2, r2
 800445a:	63b9      	str	r1, [r7, #56]	; 0x38
 800445c:	415b      	adcs	r3, r3
 800445e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004460:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004464:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004468:	f7fc fb9e 	bl	8000ba8 <__aeabi_uldivmod>
 800446c:	4602      	mov	r2, r0
 800446e:	460b      	mov	r3, r1
 8004470:	4ba5      	ldr	r3, [pc, #660]	; (8004708 <UART_SetConfig+0x38c>)
 8004472:	fba3 2302 	umull	r2, r3, r3, r2
 8004476:	095b      	lsrs	r3, r3, #5
 8004478:	011e      	lsls	r6, r3, #4
 800447a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800447c:	461c      	mov	r4, r3
 800447e:	f04f 0500 	mov.w	r5, #0
 8004482:	4622      	mov	r2, r4
 8004484:	462b      	mov	r3, r5
 8004486:	1891      	adds	r1, r2, r2
 8004488:	6339      	str	r1, [r7, #48]	; 0x30
 800448a:	415b      	adcs	r3, r3
 800448c:	637b      	str	r3, [r7, #52]	; 0x34
 800448e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004492:	1912      	adds	r2, r2, r4
 8004494:	eb45 0303 	adc.w	r3, r5, r3
 8004498:	f04f 0000 	mov.w	r0, #0
 800449c:	f04f 0100 	mov.w	r1, #0
 80044a0:	00d9      	lsls	r1, r3, #3
 80044a2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80044a6:	00d0      	lsls	r0, r2, #3
 80044a8:	4602      	mov	r2, r0
 80044aa:	460b      	mov	r3, r1
 80044ac:	1911      	adds	r1, r2, r4
 80044ae:	65b9      	str	r1, [r7, #88]	; 0x58
 80044b0:	416b      	adcs	r3, r5
 80044b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80044b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	461a      	mov	r2, r3
 80044ba:	f04f 0300 	mov.w	r3, #0
 80044be:	1891      	adds	r1, r2, r2
 80044c0:	62b9      	str	r1, [r7, #40]	; 0x28
 80044c2:	415b      	adcs	r3, r3
 80044c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80044ca:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80044ce:	f7fc fb6b 	bl	8000ba8 <__aeabi_uldivmod>
 80044d2:	4602      	mov	r2, r0
 80044d4:	460b      	mov	r3, r1
 80044d6:	4b8c      	ldr	r3, [pc, #560]	; (8004708 <UART_SetConfig+0x38c>)
 80044d8:	fba3 1302 	umull	r1, r3, r3, r2
 80044dc:	095b      	lsrs	r3, r3, #5
 80044de:	2164      	movs	r1, #100	; 0x64
 80044e0:	fb01 f303 	mul.w	r3, r1, r3
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	00db      	lsls	r3, r3, #3
 80044e8:	3332      	adds	r3, #50	; 0x32
 80044ea:	4a87      	ldr	r2, [pc, #540]	; (8004708 <UART_SetConfig+0x38c>)
 80044ec:	fba2 2303 	umull	r2, r3, r2, r3
 80044f0:	095b      	lsrs	r3, r3, #5
 80044f2:	005b      	lsls	r3, r3, #1
 80044f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80044f8:	441e      	add	r6, r3
 80044fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044fc:	4618      	mov	r0, r3
 80044fe:	f04f 0100 	mov.w	r1, #0
 8004502:	4602      	mov	r2, r0
 8004504:	460b      	mov	r3, r1
 8004506:	1894      	adds	r4, r2, r2
 8004508:	623c      	str	r4, [r7, #32]
 800450a:	415b      	adcs	r3, r3
 800450c:	627b      	str	r3, [r7, #36]	; 0x24
 800450e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004512:	1812      	adds	r2, r2, r0
 8004514:	eb41 0303 	adc.w	r3, r1, r3
 8004518:	f04f 0400 	mov.w	r4, #0
 800451c:	f04f 0500 	mov.w	r5, #0
 8004520:	00dd      	lsls	r5, r3, #3
 8004522:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004526:	00d4      	lsls	r4, r2, #3
 8004528:	4622      	mov	r2, r4
 800452a:	462b      	mov	r3, r5
 800452c:	1814      	adds	r4, r2, r0
 800452e:	653c      	str	r4, [r7, #80]	; 0x50
 8004530:	414b      	adcs	r3, r1
 8004532:	657b      	str	r3, [r7, #84]	; 0x54
 8004534:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	461a      	mov	r2, r3
 800453a:	f04f 0300 	mov.w	r3, #0
 800453e:	1891      	adds	r1, r2, r2
 8004540:	61b9      	str	r1, [r7, #24]
 8004542:	415b      	adcs	r3, r3
 8004544:	61fb      	str	r3, [r7, #28]
 8004546:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800454a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800454e:	f7fc fb2b 	bl	8000ba8 <__aeabi_uldivmod>
 8004552:	4602      	mov	r2, r0
 8004554:	460b      	mov	r3, r1
 8004556:	4b6c      	ldr	r3, [pc, #432]	; (8004708 <UART_SetConfig+0x38c>)
 8004558:	fba3 1302 	umull	r1, r3, r3, r2
 800455c:	095b      	lsrs	r3, r3, #5
 800455e:	2164      	movs	r1, #100	; 0x64
 8004560:	fb01 f303 	mul.w	r3, r1, r3
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	00db      	lsls	r3, r3, #3
 8004568:	3332      	adds	r3, #50	; 0x32
 800456a:	4a67      	ldr	r2, [pc, #412]	; (8004708 <UART_SetConfig+0x38c>)
 800456c:	fba2 2303 	umull	r2, r3, r2, r3
 8004570:	095b      	lsrs	r3, r3, #5
 8004572:	f003 0207 	and.w	r2, r3, #7
 8004576:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4432      	add	r2, r6
 800457c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800457e:	e0b9      	b.n	80046f4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004580:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004582:	461c      	mov	r4, r3
 8004584:	f04f 0500 	mov.w	r5, #0
 8004588:	4622      	mov	r2, r4
 800458a:	462b      	mov	r3, r5
 800458c:	1891      	adds	r1, r2, r2
 800458e:	6139      	str	r1, [r7, #16]
 8004590:	415b      	adcs	r3, r3
 8004592:	617b      	str	r3, [r7, #20]
 8004594:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004598:	1912      	adds	r2, r2, r4
 800459a:	eb45 0303 	adc.w	r3, r5, r3
 800459e:	f04f 0000 	mov.w	r0, #0
 80045a2:	f04f 0100 	mov.w	r1, #0
 80045a6:	00d9      	lsls	r1, r3, #3
 80045a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80045ac:	00d0      	lsls	r0, r2, #3
 80045ae:	4602      	mov	r2, r0
 80045b0:	460b      	mov	r3, r1
 80045b2:	eb12 0804 	adds.w	r8, r2, r4
 80045b6:	eb43 0905 	adc.w	r9, r3, r5
 80045ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	4618      	mov	r0, r3
 80045c0:	f04f 0100 	mov.w	r1, #0
 80045c4:	f04f 0200 	mov.w	r2, #0
 80045c8:	f04f 0300 	mov.w	r3, #0
 80045cc:	008b      	lsls	r3, r1, #2
 80045ce:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80045d2:	0082      	lsls	r2, r0, #2
 80045d4:	4640      	mov	r0, r8
 80045d6:	4649      	mov	r1, r9
 80045d8:	f7fc fae6 	bl	8000ba8 <__aeabi_uldivmod>
 80045dc:	4602      	mov	r2, r0
 80045de:	460b      	mov	r3, r1
 80045e0:	4b49      	ldr	r3, [pc, #292]	; (8004708 <UART_SetConfig+0x38c>)
 80045e2:	fba3 2302 	umull	r2, r3, r3, r2
 80045e6:	095b      	lsrs	r3, r3, #5
 80045e8:	011e      	lsls	r6, r3, #4
 80045ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045ec:	4618      	mov	r0, r3
 80045ee:	f04f 0100 	mov.w	r1, #0
 80045f2:	4602      	mov	r2, r0
 80045f4:	460b      	mov	r3, r1
 80045f6:	1894      	adds	r4, r2, r2
 80045f8:	60bc      	str	r4, [r7, #8]
 80045fa:	415b      	adcs	r3, r3
 80045fc:	60fb      	str	r3, [r7, #12]
 80045fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004602:	1812      	adds	r2, r2, r0
 8004604:	eb41 0303 	adc.w	r3, r1, r3
 8004608:	f04f 0400 	mov.w	r4, #0
 800460c:	f04f 0500 	mov.w	r5, #0
 8004610:	00dd      	lsls	r5, r3, #3
 8004612:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004616:	00d4      	lsls	r4, r2, #3
 8004618:	4622      	mov	r2, r4
 800461a:	462b      	mov	r3, r5
 800461c:	1814      	adds	r4, r2, r0
 800461e:	64bc      	str	r4, [r7, #72]	; 0x48
 8004620:	414b      	adcs	r3, r1
 8004622:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004624:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	4618      	mov	r0, r3
 800462a:	f04f 0100 	mov.w	r1, #0
 800462e:	f04f 0200 	mov.w	r2, #0
 8004632:	f04f 0300 	mov.w	r3, #0
 8004636:	008b      	lsls	r3, r1, #2
 8004638:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800463c:	0082      	lsls	r2, r0, #2
 800463e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004642:	f7fc fab1 	bl	8000ba8 <__aeabi_uldivmod>
 8004646:	4602      	mov	r2, r0
 8004648:	460b      	mov	r3, r1
 800464a:	4b2f      	ldr	r3, [pc, #188]	; (8004708 <UART_SetConfig+0x38c>)
 800464c:	fba3 1302 	umull	r1, r3, r3, r2
 8004650:	095b      	lsrs	r3, r3, #5
 8004652:	2164      	movs	r1, #100	; 0x64
 8004654:	fb01 f303 	mul.w	r3, r1, r3
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	011b      	lsls	r3, r3, #4
 800465c:	3332      	adds	r3, #50	; 0x32
 800465e:	4a2a      	ldr	r2, [pc, #168]	; (8004708 <UART_SetConfig+0x38c>)
 8004660:	fba2 2303 	umull	r2, r3, r2, r3
 8004664:	095b      	lsrs	r3, r3, #5
 8004666:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800466a:	441e      	add	r6, r3
 800466c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800466e:	4618      	mov	r0, r3
 8004670:	f04f 0100 	mov.w	r1, #0
 8004674:	4602      	mov	r2, r0
 8004676:	460b      	mov	r3, r1
 8004678:	1894      	adds	r4, r2, r2
 800467a:	603c      	str	r4, [r7, #0]
 800467c:	415b      	adcs	r3, r3
 800467e:	607b      	str	r3, [r7, #4]
 8004680:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004684:	1812      	adds	r2, r2, r0
 8004686:	eb41 0303 	adc.w	r3, r1, r3
 800468a:	f04f 0400 	mov.w	r4, #0
 800468e:	f04f 0500 	mov.w	r5, #0
 8004692:	00dd      	lsls	r5, r3, #3
 8004694:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004698:	00d4      	lsls	r4, r2, #3
 800469a:	4622      	mov	r2, r4
 800469c:	462b      	mov	r3, r5
 800469e:	eb12 0a00 	adds.w	sl, r2, r0
 80046a2:	eb43 0b01 	adc.w	fp, r3, r1
 80046a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f04f 0100 	mov.w	r1, #0
 80046b0:	f04f 0200 	mov.w	r2, #0
 80046b4:	f04f 0300 	mov.w	r3, #0
 80046b8:	008b      	lsls	r3, r1, #2
 80046ba:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80046be:	0082      	lsls	r2, r0, #2
 80046c0:	4650      	mov	r0, sl
 80046c2:	4659      	mov	r1, fp
 80046c4:	f7fc fa70 	bl	8000ba8 <__aeabi_uldivmod>
 80046c8:	4602      	mov	r2, r0
 80046ca:	460b      	mov	r3, r1
 80046cc:	4b0e      	ldr	r3, [pc, #56]	; (8004708 <UART_SetConfig+0x38c>)
 80046ce:	fba3 1302 	umull	r1, r3, r3, r2
 80046d2:	095b      	lsrs	r3, r3, #5
 80046d4:	2164      	movs	r1, #100	; 0x64
 80046d6:	fb01 f303 	mul.w	r3, r1, r3
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	011b      	lsls	r3, r3, #4
 80046de:	3332      	adds	r3, #50	; 0x32
 80046e0:	4a09      	ldr	r2, [pc, #36]	; (8004708 <UART_SetConfig+0x38c>)
 80046e2:	fba2 2303 	umull	r2, r3, r2, r3
 80046e6:	095b      	lsrs	r3, r3, #5
 80046e8:	f003 020f 	and.w	r2, r3, #15
 80046ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4432      	add	r2, r6
 80046f2:	609a      	str	r2, [r3, #8]
}
 80046f4:	bf00      	nop
 80046f6:	377c      	adds	r7, #124	; 0x7c
 80046f8:	46bd      	mov	sp, r7
 80046fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046fe:	bf00      	nop
 8004700:	40011000 	.word	0x40011000
 8004704:	40011400 	.word	0x40011400
 8004708:	51eb851f 	.word	0x51eb851f

0800470c <__errno>:
 800470c:	4b01      	ldr	r3, [pc, #4]	; (8004714 <__errno+0x8>)
 800470e:	6818      	ldr	r0, [r3, #0]
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	20000010 	.word	0x20000010

08004718 <__libc_init_array>:
 8004718:	b570      	push	{r4, r5, r6, lr}
 800471a:	4d0d      	ldr	r5, [pc, #52]	; (8004750 <__libc_init_array+0x38>)
 800471c:	4c0d      	ldr	r4, [pc, #52]	; (8004754 <__libc_init_array+0x3c>)
 800471e:	1b64      	subs	r4, r4, r5
 8004720:	10a4      	asrs	r4, r4, #2
 8004722:	2600      	movs	r6, #0
 8004724:	42a6      	cmp	r6, r4
 8004726:	d109      	bne.n	800473c <__libc_init_array+0x24>
 8004728:	4d0b      	ldr	r5, [pc, #44]	; (8004758 <__libc_init_array+0x40>)
 800472a:	4c0c      	ldr	r4, [pc, #48]	; (800475c <__libc_init_array+0x44>)
 800472c:	f002 fd7e 	bl	800722c <_init>
 8004730:	1b64      	subs	r4, r4, r5
 8004732:	10a4      	asrs	r4, r4, #2
 8004734:	2600      	movs	r6, #0
 8004736:	42a6      	cmp	r6, r4
 8004738:	d105      	bne.n	8004746 <__libc_init_array+0x2e>
 800473a:	bd70      	pop	{r4, r5, r6, pc}
 800473c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004740:	4798      	blx	r3
 8004742:	3601      	adds	r6, #1
 8004744:	e7ee      	b.n	8004724 <__libc_init_array+0xc>
 8004746:	f855 3b04 	ldr.w	r3, [r5], #4
 800474a:	4798      	blx	r3
 800474c:	3601      	adds	r6, #1
 800474e:	e7f2      	b.n	8004736 <__libc_init_array+0x1e>
 8004750:	080076a4 	.word	0x080076a4
 8004754:	080076a4 	.word	0x080076a4
 8004758:	080076a4 	.word	0x080076a4
 800475c:	080076a8 	.word	0x080076a8

08004760 <memset>:
 8004760:	4402      	add	r2, r0
 8004762:	4603      	mov	r3, r0
 8004764:	4293      	cmp	r3, r2
 8004766:	d100      	bne.n	800476a <memset+0xa>
 8004768:	4770      	bx	lr
 800476a:	f803 1b01 	strb.w	r1, [r3], #1
 800476e:	e7f9      	b.n	8004764 <memset+0x4>

08004770 <__cvt>:
 8004770:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004774:	ec55 4b10 	vmov	r4, r5, d0
 8004778:	2d00      	cmp	r5, #0
 800477a:	460e      	mov	r6, r1
 800477c:	4619      	mov	r1, r3
 800477e:	462b      	mov	r3, r5
 8004780:	bfbb      	ittet	lt
 8004782:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004786:	461d      	movlt	r5, r3
 8004788:	2300      	movge	r3, #0
 800478a:	232d      	movlt	r3, #45	; 0x2d
 800478c:	700b      	strb	r3, [r1, #0]
 800478e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004790:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004794:	4691      	mov	r9, r2
 8004796:	f023 0820 	bic.w	r8, r3, #32
 800479a:	bfbc      	itt	lt
 800479c:	4622      	movlt	r2, r4
 800479e:	4614      	movlt	r4, r2
 80047a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80047a4:	d005      	beq.n	80047b2 <__cvt+0x42>
 80047a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80047aa:	d100      	bne.n	80047ae <__cvt+0x3e>
 80047ac:	3601      	adds	r6, #1
 80047ae:	2102      	movs	r1, #2
 80047b0:	e000      	b.n	80047b4 <__cvt+0x44>
 80047b2:	2103      	movs	r1, #3
 80047b4:	ab03      	add	r3, sp, #12
 80047b6:	9301      	str	r3, [sp, #4]
 80047b8:	ab02      	add	r3, sp, #8
 80047ba:	9300      	str	r3, [sp, #0]
 80047bc:	ec45 4b10 	vmov	d0, r4, r5
 80047c0:	4653      	mov	r3, sl
 80047c2:	4632      	mov	r2, r6
 80047c4:	f000 fe18 	bl	80053f8 <_dtoa_r>
 80047c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80047cc:	4607      	mov	r7, r0
 80047ce:	d102      	bne.n	80047d6 <__cvt+0x66>
 80047d0:	f019 0f01 	tst.w	r9, #1
 80047d4:	d022      	beq.n	800481c <__cvt+0xac>
 80047d6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80047da:	eb07 0906 	add.w	r9, r7, r6
 80047de:	d110      	bne.n	8004802 <__cvt+0x92>
 80047e0:	783b      	ldrb	r3, [r7, #0]
 80047e2:	2b30      	cmp	r3, #48	; 0x30
 80047e4:	d10a      	bne.n	80047fc <__cvt+0x8c>
 80047e6:	2200      	movs	r2, #0
 80047e8:	2300      	movs	r3, #0
 80047ea:	4620      	mov	r0, r4
 80047ec:	4629      	mov	r1, r5
 80047ee:	f7fc f96b 	bl	8000ac8 <__aeabi_dcmpeq>
 80047f2:	b918      	cbnz	r0, 80047fc <__cvt+0x8c>
 80047f4:	f1c6 0601 	rsb	r6, r6, #1
 80047f8:	f8ca 6000 	str.w	r6, [sl]
 80047fc:	f8da 3000 	ldr.w	r3, [sl]
 8004800:	4499      	add	r9, r3
 8004802:	2200      	movs	r2, #0
 8004804:	2300      	movs	r3, #0
 8004806:	4620      	mov	r0, r4
 8004808:	4629      	mov	r1, r5
 800480a:	f7fc f95d 	bl	8000ac8 <__aeabi_dcmpeq>
 800480e:	b108      	cbz	r0, 8004814 <__cvt+0xa4>
 8004810:	f8cd 900c 	str.w	r9, [sp, #12]
 8004814:	2230      	movs	r2, #48	; 0x30
 8004816:	9b03      	ldr	r3, [sp, #12]
 8004818:	454b      	cmp	r3, r9
 800481a:	d307      	bcc.n	800482c <__cvt+0xbc>
 800481c:	9b03      	ldr	r3, [sp, #12]
 800481e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004820:	1bdb      	subs	r3, r3, r7
 8004822:	4638      	mov	r0, r7
 8004824:	6013      	str	r3, [r2, #0]
 8004826:	b004      	add	sp, #16
 8004828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800482c:	1c59      	adds	r1, r3, #1
 800482e:	9103      	str	r1, [sp, #12]
 8004830:	701a      	strb	r2, [r3, #0]
 8004832:	e7f0      	b.n	8004816 <__cvt+0xa6>

08004834 <__exponent>:
 8004834:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004836:	4603      	mov	r3, r0
 8004838:	2900      	cmp	r1, #0
 800483a:	bfb8      	it	lt
 800483c:	4249      	neglt	r1, r1
 800483e:	f803 2b02 	strb.w	r2, [r3], #2
 8004842:	bfb4      	ite	lt
 8004844:	222d      	movlt	r2, #45	; 0x2d
 8004846:	222b      	movge	r2, #43	; 0x2b
 8004848:	2909      	cmp	r1, #9
 800484a:	7042      	strb	r2, [r0, #1]
 800484c:	dd2a      	ble.n	80048a4 <__exponent+0x70>
 800484e:	f10d 0407 	add.w	r4, sp, #7
 8004852:	46a4      	mov	ip, r4
 8004854:	270a      	movs	r7, #10
 8004856:	46a6      	mov	lr, r4
 8004858:	460a      	mov	r2, r1
 800485a:	fb91 f6f7 	sdiv	r6, r1, r7
 800485e:	fb07 1516 	mls	r5, r7, r6, r1
 8004862:	3530      	adds	r5, #48	; 0x30
 8004864:	2a63      	cmp	r2, #99	; 0x63
 8004866:	f104 34ff 	add.w	r4, r4, #4294967295
 800486a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800486e:	4631      	mov	r1, r6
 8004870:	dcf1      	bgt.n	8004856 <__exponent+0x22>
 8004872:	3130      	adds	r1, #48	; 0x30
 8004874:	f1ae 0502 	sub.w	r5, lr, #2
 8004878:	f804 1c01 	strb.w	r1, [r4, #-1]
 800487c:	1c44      	adds	r4, r0, #1
 800487e:	4629      	mov	r1, r5
 8004880:	4561      	cmp	r1, ip
 8004882:	d30a      	bcc.n	800489a <__exponent+0x66>
 8004884:	f10d 0209 	add.w	r2, sp, #9
 8004888:	eba2 020e 	sub.w	r2, r2, lr
 800488c:	4565      	cmp	r5, ip
 800488e:	bf88      	it	hi
 8004890:	2200      	movhi	r2, #0
 8004892:	4413      	add	r3, r2
 8004894:	1a18      	subs	r0, r3, r0
 8004896:	b003      	add	sp, #12
 8004898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800489a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800489e:	f804 2f01 	strb.w	r2, [r4, #1]!
 80048a2:	e7ed      	b.n	8004880 <__exponent+0x4c>
 80048a4:	2330      	movs	r3, #48	; 0x30
 80048a6:	3130      	adds	r1, #48	; 0x30
 80048a8:	7083      	strb	r3, [r0, #2]
 80048aa:	70c1      	strb	r1, [r0, #3]
 80048ac:	1d03      	adds	r3, r0, #4
 80048ae:	e7f1      	b.n	8004894 <__exponent+0x60>

080048b0 <_printf_float>:
 80048b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b4:	ed2d 8b02 	vpush	{d8}
 80048b8:	b08d      	sub	sp, #52	; 0x34
 80048ba:	460c      	mov	r4, r1
 80048bc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80048c0:	4616      	mov	r6, r2
 80048c2:	461f      	mov	r7, r3
 80048c4:	4605      	mov	r5, r0
 80048c6:	f001 fd3b 	bl	8006340 <_localeconv_r>
 80048ca:	f8d0 a000 	ldr.w	sl, [r0]
 80048ce:	4650      	mov	r0, sl
 80048d0:	f7fb fc7e 	bl	80001d0 <strlen>
 80048d4:	2300      	movs	r3, #0
 80048d6:	930a      	str	r3, [sp, #40]	; 0x28
 80048d8:	6823      	ldr	r3, [r4, #0]
 80048da:	9305      	str	r3, [sp, #20]
 80048dc:	f8d8 3000 	ldr.w	r3, [r8]
 80048e0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80048e4:	3307      	adds	r3, #7
 80048e6:	f023 0307 	bic.w	r3, r3, #7
 80048ea:	f103 0208 	add.w	r2, r3, #8
 80048ee:	f8c8 2000 	str.w	r2, [r8]
 80048f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80048fa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80048fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004902:	9307      	str	r3, [sp, #28]
 8004904:	f8cd 8018 	str.w	r8, [sp, #24]
 8004908:	ee08 0a10 	vmov	s16, r0
 800490c:	4b9f      	ldr	r3, [pc, #636]	; (8004b8c <_printf_float+0x2dc>)
 800490e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004912:	f04f 32ff 	mov.w	r2, #4294967295
 8004916:	f7fc f909 	bl	8000b2c <__aeabi_dcmpun>
 800491a:	bb88      	cbnz	r0, 8004980 <_printf_float+0xd0>
 800491c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004920:	4b9a      	ldr	r3, [pc, #616]	; (8004b8c <_printf_float+0x2dc>)
 8004922:	f04f 32ff 	mov.w	r2, #4294967295
 8004926:	f7fc f8e3 	bl	8000af0 <__aeabi_dcmple>
 800492a:	bb48      	cbnz	r0, 8004980 <_printf_float+0xd0>
 800492c:	2200      	movs	r2, #0
 800492e:	2300      	movs	r3, #0
 8004930:	4640      	mov	r0, r8
 8004932:	4649      	mov	r1, r9
 8004934:	f7fc f8d2 	bl	8000adc <__aeabi_dcmplt>
 8004938:	b110      	cbz	r0, 8004940 <_printf_float+0x90>
 800493a:	232d      	movs	r3, #45	; 0x2d
 800493c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004940:	4b93      	ldr	r3, [pc, #588]	; (8004b90 <_printf_float+0x2e0>)
 8004942:	4894      	ldr	r0, [pc, #592]	; (8004b94 <_printf_float+0x2e4>)
 8004944:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004948:	bf94      	ite	ls
 800494a:	4698      	movls	r8, r3
 800494c:	4680      	movhi	r8, r0
 800494e:	2303      	movs	r3, #3
 8004950:	6123      	str	r3, [r4, #16]
 8004952:	9b05      	ldr	r3, [sp, #20]
 8004954:	f023 0204 	bic.w	r2, r3, #4
 8004958:	6022      	str	r2, [r4, #0]
 800495a:	f04f 0900 	mov.w	r9, #0
 800495e:	9700      	str	r7, [sp, #0]
 8004960:	4633      	mov	r3, r6
 8004962:	aa0b      	add	r2, sp, #44	; 0x2c
 8004964:	4621      	mov	r1, r4
 8004966:	4628      	mov	r0, r5
 8004968:	f000 f9d8 	bl	8004d1c <_printf_common>
 800496c:	3001      	adds	r0, #1
 800496e:	f040 8090 	bne.w	8004a92 <_printf_float+0x1e2>
 8004972:	f04f 30ff 	mov.w	r0, #4294967295
 8004976:	b00d      	add	sp, #52	; 0x34
 8004978:	ecbd 8b02 	vpop	{d8}
 800497c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004980:	4642      	mov	r2, r8
 8004982:	464b      	mov	r3, r9
 8004984:	4640      	mov	r0, r8
 8004986:	4649      	mov	r1, r9
 8004988:	f7fc f8d0 	bl	8000b2c <__aeabi_dcmpun>
 800498c:	b140      	cbz	r0, 80049a0 <_printf_float+0xf0>
 800498e:	464b      	mov	r3, r9
 8004990:	2b00      	cmp	r3, #0
 8004992:	bfbc      	itt	lt
 8004994:	232d      	movlt	r3, #45	; 0x2d
 8004996:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800499a:	487f      	ldr	r0, [pc, #508]	; (8004b98 <_printf_float+0x2e8>)
 800499c:	4b7f      	ldr	r3, [pc, #508]	; (8004b9c <_printf_float+0x2ec>)
 800499e:	e7d1      	b.n	8004944 <_printf_float+0x94>
 80049a0:	6863      	ldr	r3, [r4, #4]
 80049a2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80049a6:	9206      	str	r2, [sp, #24]
 80049a8:	1c5a      	adds	r2, r3, #1
 80049aa:	d13f      	bne.n	8004a2c <_printf_float+0x17c>
 80049ac:	2306      	movs	r3, #6
 80049ae:	6063      	str	r3, [r4, #4]
 80049b0:	9b05      	ldr	r3, [sp, #20]
 80049b2:	6861      	ldr	r1, [r4, #4]
 80049b4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80049b8:	2300      	movs	r3, #0
 80049ba:	9303      	str	r3, [sp, #12]
 80049bc:	ab0a      	add	r3, sp, #40	; 0x28
 80049be:	e9cd b301 	strd	fp, r3, [sp, #4]
 80049c2:	ab09      	add	r3, sp, #36	; 0x24
 80049c4:	ec49 8b10 	vmov	d0, r8, r9
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	6022      	str	r2, [r4, #0]
 80049cc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80049d0:	4628      	mov	r0, r5
 80049d2:	f7ff fecd 	bl	8004770 <__cvt>
 80049d6:	9b06      	ldr	r3, [sp, #24]
 80049d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049da:	2b47      	cmp	r3, #71	; 0x47
 80049dc:	4680      	mov	r8, r0
 80049de:	d108      	bne.n	80049f2 <_printf_float+0x142>
 80049e0:	1cc8      	adds	r0, r1, #3
 80049e2:	db02      	blt.n	80049ea <_printf_float+0x13a>
 80049e4:	6863      	ldr	r3, [r4, #4]
 80049e6:	4299      	cmp	r1, r3
 80049e8:	dd41      	ble.n	8004a6e <_printf_float+0x1be>
 80049ea:	f1ab 0b02 	sub.w	fp, fp, #2
 80049ee:	fa5f fb8b 	uxtb.w	fp, fp
 80049f2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80049f6:	d820      	bhi.n	8004a3a <_printf_float+0x18a>
 80049f8:	3901      	subs	r1, #1
 80049fa:	465a      	mov	r2, fp
 80049fc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004a00:	9109      	str	r1, [sp, #36]	; 0x24
 8004a02:	f7ff ff17 	bl	8004834 <__exponent>
 8004a06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a08:	1813      	adds	r3, r2, r0
 8004a0a:	2a01      	cmp	r2, #1
 8004a0c:	4681      	mov	r9, r0
 8004a0e:	6123      	str	r3, [r4, #16]
 8004a10:	dc02      	bgt.n	8004a18 <_printf_float+0x168>
 8004a12:	6822      	ldr	r2, [r4, #0]
 8004a14:	07d2      	lsls	r2, r2, #31
 8004a16:	d501      	bpl.n	8004a1c <_printf_float+0x16c>
 8004a18:	3301      	adds	r3, #1
 8004a1a:	6123      	str	r3, [r4, #16]
 8004a1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d09c      	beq.n	800495e <_printf_float+0xae>
 8004a24:	232d      	movs	r3, #45	; 0x2d
 8004a26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a2a:	e798      	b.n	800495e <_printf_float+0xae>
 8004a2c:	9a06      	ldr	r2, [sp, #24]
 8004a2e:	2a47      	cmp	r2, #71	; 0x47
 8004a30:	d1be      	bne.n	80049b0 <_printf_float+0x100>
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d1bc      	bne.n	80049b0 <_printf_float+0x100>
 8004a36:	2301      	movs	r3, #1
 8004a38:	e7b9      	b.n	80049ae <_printf_float+0xfe>
 8004a3a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004a3e:	d118      	bne.n	8004a72 <_printf_float+0x1c2>
 8004a40:	2900      	cmp	r1, #0
 8004a42:	6863      	ldr	r3, [r4, #4]
 8004a44:	dd0b      	ble.n	8004a5e <_printf_float+0x1ae>
 8004a46:	6121      	str	r1, [r4, #16]
 8004a48:	b913      	cbnz	r3, 8004a50 <_printf_float+0x1a0>
 8004a4a:	6822      	ldr	r2, [r4, #0]
 8004a4c:	07d0      	lsls	r0, r2, #31
 8004a4e:	d502      	bpl.n	8004a56 <_printf_float+0x1a6>
 8004a50:	3301      	adds	r3, #1
 8004a52:	440b      	add	r3, r1
 8004a54:	6123      	str	r3, [r4, #16]
 8004a56:	65a1      	str	r1, [r4, #88]	; 0x58
 8004a58:	f04f 0900 	mov.w	r9, #0
 8004a5c:	e7de      	b.n	8004a1c <_printf_float+0x16c>
 8004a5e:	b913      	cbnz	r3, 8004a66 <_printf_float+0x1b6>
 8004a60:	6822      	ldr	r2, [r4, #0]
 8004a62:	07d2      	lsls	r2, r2, #31
 8004a64:	d501      	bpl.n	8004a6a <_printf_float+0x1ba>
 8004a66:	3302      	adds	r3, #2
 8004a68:	e7f4      	b.n	8004a54 <_printf_float+0x1a4>
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e7f2      	b.n	8004a54 <_printf_float+0x1a4>
 8004a6e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004a72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a74:	4299      	cmp	r1, r3
 8004a76:	db05      	blt.n	8004a84 <_printf_float+0x1d4>
 8004a78:	6823      	ldr	r3, [r4, #0]
 8004a7a:	6121      	str	r1, [r4, #16]
 8004a7c:	07d8      	lsls	r0, r3, #31
 8004a7e:	d5ea      	bpl.n	8004a56 <_printf_float+0x1a6>
 8004a80:	1c4b      	adds	r3, r1, #1
 8004a82:	e7e7      	b.n	8004a54 <_printf_float+0x1a4>
 8004a84:	2900      	cmp	r1, #0
 8004a86:	bfd4      	ite	le
 8004a88:	f1c1 0202 	rsble	r2, r1, #2
 8004a8c:	2201      	movgt	r2, #1
 8004a8e:	4413      	add	r3, r2
 8004a90:	e7e0      	b.n	8004a54 <_printf_float+0x1a4>
 8004a92:	6823      	ldr	r3, [r4, #0]
 8004a94:	055a      	lsls	r2, r3, #21
 8004a96:	d407      	bmi.n	8004aa8 <_printf_float+0x1f8>
 8004a98:	6923      	ldr	r3, [r4, #16]
 8004a9a:	4642      	mov	r2, r8
 8004a9c:	4631      	mov	r1, r6
 8004a9e:	4628      	mov	r0, r5
 8004aa0:	47b8      	blx	r7
 8004aa2:	3001      	adds	r0, #1
 8004aa4:	d12c      	bne.n	8004b00 <_printf_float+0x250>
 8004aa6:	e764      	b.n	8004972 <_printf_float+0xc2>
 8004aa8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004aac:	f240 80e0 	bls.w	8004c70 <_printf_float+0x3c0>
 8004ab0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	f7fc f806 	bl	8000ac8 <__aeabi_dcmpeq>
 8004abc:	2800      	cmp	r0, #0
 8004abe:	d034      	beq.n	8004b2a <_printf_float+0x27a>
 8004ac0:	4a37      	ldr	r2, [pc, #220]	; (8004ba0 <_printf_float+0x2f0>)
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	4631      	mov	r1, r6
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	47b8      	blx	r7
 8004aca:	3001      	adds	r0, #1
 8004acc:	f43f af51 	beq.w	8004972 <_printf_float+0xc2>
 8004ad0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	db02      	blt.n	8004ade <_printf_float+0x22e>
 8004ad8:	6823      	ldr	r3, [r4, #0]
 8004ada:	07d8      	lsls	r0, r3, #31
 8004adc:	d510      	bpl.n	8004b00 <_printf_float+0x250>
 8004ade:	ee18 3a10 	vmov	r3, s16
 8004ae2:	4652      	mov	r2, sl
 8004ae4:	4631      	mov	r1, r6
 8004ae6:	4628      	mov	r0, r5
 8004ae8:	47b8      	blx	r7
 8004aea:	3001      	adds	r0, #1
 8004aec:	f43f af41 	beq.w	8004972 <_printf_float+0xc2>
 8004af0:	f04f 0800 	mov.w	r8, #0
 8004af4:	f104 091a 	add.w	r9, r4, #26
 8004af8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004afa:	3b01      	subs	r3, #1
 8004afc:	4543      	cmp	r3, r8
 8004afe:	dc09      	bgt.n	8004b14 <_printf_float+0x264>
 8004b00:	6823      	ldr	r3, [r4, #0]
 8004b02:	079b      	lsls	r3, r3, #30
 8004b04:	f100 8105 	bmi.w	8004d12 <_printf_float+0x462>
 8004b08:	68e0      	ldr	r0, [r4, #12]
 8004b0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b0c:	4298      	cmp	r0, r3
 8004b0e:	bfb8      	it	lt
 8004b10:	4618      	movlt	r0, r3
 8004b12:	e730      	b.n	8004976 <_printf_float+0xc6>
 8004b14:	2301      	movs	r3, #1
 8004b16:	464a      	mov	r2, r9
 8004b18:	4631      	mov	r1, r6
 8004b1a:	4628      	mov	r0, r5
 8004b1c:	47b8      	blx	r7
 8004b1e:	3001      	adds	r0, #1
 8004b20:	f43f af27 	beq.w	8004972 <_printf_float+0xc2>
 8004b24:	f108 0801 	add.w	r8, r8, #1
 8004b28:	e7e6      	b.n	8004af8 <_printf_float+0x248>
 8004b2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	dc39      	bgt.n	8004ba4 <_printf_float+0x2f4>
 8004b30:	4a1b      	ldr	r2, [pc, #108]	; (8004ba0 <_printf_float+0x2f0>)
 8004b32:	2301      	movs	r3, #1
 8004b34:	4631      	mov	r1, r6
 8004b36:	4628      	mov	r0, r5
 8004b38:	47b8      	blx	r7
 8004b3a:	3001      	adds	r0, #1
 8004b3c:	f43f af19 	beq.w	8004972 <_printf_float+0xc2>
 8004b40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b44:	4313      	orrs	r3, r2
 8004b46:	d102      	bne.n	8004b4e <_printf_float+0x29e>
 8004b48:	6823      	ldr	r3, [r4, #0]
 8004b4a:	07d9      	lsls	r1, r3, #31
 8004b4c:	d5d8      	bpl.n	8004b00 <_printf_float+0x250>
 8004b4e:	ee18 3a10 	vmov	r3, s16
 8004b52:	4652      	mov	r2, sl
 8004b54:	4631      	mov	r1, r6
 8004b56:	4628      	mov	r0, r5
 8004b58:	47b8      	blx	r7
 8004b5a:	3001      	adds	r0, #1
 8004b5c:	f43f af09 	beq.w	8004972 <_printf_float+0xc2>
 8004b60:	f04f 0900 	mov.w	r9, #0
 8004b64:	f104 0a1a 	add.w	sl, r4, #26
 8004b68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b6a:	425b      	negs	r3, r3
 8004b6c:	454b      	cmp	r3, r9
 8004b6e:	dc01      	bgt.n	8004b74 <_printf_float+0x2c4>
 8004b70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b72:	e792      	b.n	8004a9a <_printf_float+0x1ea>
 8004b74:	2301      	movs	r3, #1
 8004b76:	4652      	mov	r2, sl
 8004b78:	4631      	mov	r1, r6
 8004b7a:	4628      	mov	r0, r5
 8004b7c:	47b8      	blx	r7
 8004b7e:	3001      	adds	r0, #1
 8004b80:	f43f aef7 	beq.w	8004972 <_printf_float+0xc2>
 8004b84:	f109 0901 	add.w	r9, r9, #1
 8004b88:	e7ee      	b.n	8004b68 <_printf_float+0x2b8>
 8004b8a:	bf00      	nop
 8004b8c:	7fefffff 	.word	0x7fefffff
 8004b90:	080072bc 	.word	0x080072bc
 8004b94:	080072c0 	.word	0x080072c0
 8004b98:	080072c8 	.word	0x080072c8
 8004b9c:	080072c4 	.word	0x080072c4
 8004ba0:	080072cc 	.word	0x080072cc
 8004ba4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ba6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	bfa8      	it	ge
 8004bac:	461a      	movge	r2, r3
 8004bae:	2a00      	cmp	r2, #0
 8004bb0:	4691      	mov	r9, r2
 8004bb2:	dc37      	bgt.n	8004c24 <_printf_float+0x374>
 8004bb4:	f04f 0b00 	mov.w	fp, #0
 8004bb8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bbc:	f104 021a 	add.w	r2, r4, #26
 8004bc0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004bc2:	9305      	str	r3, [sp, #20]
 8004bc4:	eba3 0309 	sub.w	r3, r3, r9
 8004bc8:	455b      	cmp	r3, fp
 8004bca:	dc33      	bgt.n	8004c34 <_printf_float+0x384>
 8004bcc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	db3b      	blt.n	8004c4c <_printf_float+0x39c>
 8004bd4:	6823      	ldr	r3, [r4, #0]
 8004bd6:	07da      	lsls	r2, r3, #31
 8004bd8:	d438      	bmi.n	8004c4c <_printf_float+0x39c>
 8004bda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004bdc:	9b05      	ldr	r3, [sp, #20]
 8004bde:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	eba2 0901 	sub.w	r9, r2, r1
 8004be6:	4599      	cmp	r9, r3
 8004be8:	bfa8      	it	ge
 8004bea:	4699      	movge	r9, r3
 8004bec:	f1b9 0f00 	cmp.w	r9, #0
 8004bf0:	dc35      	bgt.n	8004c5e <_printf_float+0x3ae>
 8004bf2:	f04f 0800 	mov.w	r8, #0
 8004bf6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bfa:	f104 0a1a 	add.w	sl, r4, #26
 8004bfe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c02:	1a9b      	subs	r3, r3, r2
 8004c04:	eba3 0309 	sub.w	r3, r3, r9
 8004c08:	4543      	cmp	r3, r8
 8004c0a:	f77f af79 	ble.w	8004b00 <_printf_float+0x250>
 8004c0e:	2301      	movs	r3, #1
 8004c10:	4652      	mov	r2, sl
 8004c12:	4631      	mov	r1, r6
 8004c14:	4628      	mov	r0, r5
 8004c16:	47b8      	blx	r7
 8004c18:	3001      	adds	r0, #1
 8004c1a:	f43f aeaa 	beq.w	8004972 <_printf_float+0xc2>
 8004c1e:	f108 0801 	add.w	r8, r8, #1
 8004c22:	e7ec      	b.n	8004bfe <_printf_float+0x34e>
 8004c24:	4613      	mov	r3, r2
 8004c26:	4631      	mov	r1, r6
 8004c28:	4642      	mov	r2, r8
 8004c2a:	4628      	mov	r0, r5
 8004c2c:	47b8      	blx	r7
 8004c2e:	3001      	adds	r0, #1
 8004c30:	d1c0      	bne.n	8004bb4 <_printf_float+0x304>
 8004c32:	e69e      	b.n	8004972 <_printf_float+0xc2>
 8004c34:	2301      	movs	r3, #1
 8004c36:	4631      	mov	r1, r6
 8004c38:	4628      	mov	r0, r5
 8004c3a:	9205      	str	r2, [sp, #20]
 8004c3c:	47b8      	blx	r7
 8004c3e:	3001      	adds	r0, #1
 8004c40:	f43f ae97 	beq.w	8004972 <_printf_float+0xc2>
 8004c44:	9a05      	ldr	r2, [sp, #20]
 8004c46:	f10b 0b01 	add.w	fp, fp, #1
 8004c4a:	e7b9      	b.n	8004bc0 <_printf_float+0x310>
 8004c4c:	ee18 3a10 	vmov	r3, s16
 8004c50:	4652      	mov	r2, sl
 8004c52:	4631      	mov	r1, r6
 8004c54:	4628      	mov	r0, r5
 8004c56:	47b8      	blx	r7
 8004c58:	3001      	adds	r0, #1
 8004c5a:	d1be      	bne.n	8004bda <_printf_float+0x32a>
 8004c5c:	e689      	b.n	8004972 <_printf_float+0xc2>
 8004c5e:	9a05      	ldr	r2, [sp, #20]
 8004c60:	464b      	mov	r3, r9
 8004c62:	4442      	add	r2, r8
 8004c64:	4631      	mov	r1, r6
 8004c66:	4628      	mov	r0, r5
 8004c68:	47b8      	blx	r7
 8004c6a:	3001      	adds	r0, #1
 8004c6c:	d1c1      	bne.n	8004bf2 <_printf_float+0x342>
 8004c6e:	e680      	b.n	8004972 <_printf_float+0xc2>
 8004c70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c72:	2a01      	cmp	r2, #1
 8004c74:	dc01      	bgt.n	8004c7a <_printf_float+0x3ca>
 8004c76:	07db      	lsls	r3, r3, #31
 8004c78:	d538      	bpl.n	8004cec <_printf_float+0x43c>
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	4642      	mov	r2, r8
 8004c7e:	4631      	mov	r1, r6
 8004c80:	4628      	mov	r0, r5
 8004c82:	47b8      	blx	r7
 8004c84:	3001      	adds	r0, #1
 8004c86:	f43f ae74 	beq.w	8004972 <_printf_float+0xc2>
 8004c8a:	ee18 3a10 	vmov	r3, s16
 8004c8e:	4652      	mov	r2, sl
 8004c90:	4631      	mov	r1, r6
 8004c92:	4628      	mov	r0, r5
 8004c94:	47b8      	blx	r7
 8004c96:	3001      	adds	r0, #1
 8004c98:	f43f ae6b 	beq.w	8004972 <_printf_float+0xc2>
 8004c9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	f7fb ff10 	bl	8000ac8 <__aeabi_dcmpeq>
 8004ca8:	b9d8      	cbnz	r0, 8004ce2 <_printf_float+0x432>
 8004caa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cac:	f108 0201 	add.w	r2, r8, #1
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	4631      	mov	r1, r6
 8004cb4:	4628      	mov	r0, r5
 8004cb6:	47b8      	blx	r7
 8004cb8:	3001      	adds	r0, #1
 8004cba:	d10e      	bne.n	8004cda <_printf_float+0x42a>
 8004cbc:	e659      	b.n	8004972 <_printf_float+0xc2>
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	4652      	mov	r2, sl
 8004cc2:	4631      	mov	r1, r6
 8004cc4:	4628      	mov	r0, r5
 8004cc6:	47b8      	blx	r7
 8004cc8:	3001      	adds	r0, #1
 8004cca:	f43f ae52 	beq.w	8004972 <_printf_float+0xc2>
 8004cce:	f108 0801 	add.w	r8, r8, #1
 8004cd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	4543      	cmp	r3, r8
 8004cd8:	dcf1      	bgt.n	8004cbe <_printf_float+0x40e>
 8004cda:	464b      	mov	r3, r9
 8004cdc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004ce0:	e6dc      	b.n	8004a9c <_printf_float+0x1ec>
 8004ce2:	f04f 0800 	mov.w	r8, #0
 8004ce6:	f104 0a1a 	add.w	sl, r4, #26
 8004cea:	e7f2      	b.n	8004cd2 <_printf_float+0x422>
 8004cec:	2301      	movs	r3, #1
 8004cee:	4642      	mov	r2, r8
 8004cf0:	e7df      	b.n	8004cb2 <_printf_float+0x402>
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	464a      	mov	r2, r9
 8004cf6:	4631      	mov	r1, r6
 8004cf8:	4628      	mov	r0, r5
 8004cfa:	47b8      	blx	r7
 8004cfc:	3001      	adds	r0, #1
 8004cfe:	f43f ae38 	beq.w	8004972 <_printf_float+0xc2>
 8004d02:	f108 0801 	add.w	r8, r8, #1
 8004d06:	68e3      	ldr	r3, [r4, #12]
 8004d08:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d0a:	1a5b      	subs	r3, r3, r1
 8004d0c:	4543      	cmp	r3, r8
 8004d0e:	dcf0      	bgt.n	8004cf2 <_printf_float+0x442>
 8004d10:	e6fa      	b.n	8004b08 <_printf_float+0x258>
 8004d12:	f04f 0800 	mov.w	r8, #0
 8004d16:	f104 0919 	add.w	r9, r4, #25
 8004d1a:	e7f4      	b.n	8004d06 <_printf_float+0x456>

08004d1c <_printf_common>:
 8004d1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d20:	4616      	mov	r6, r2
 8004d22:	4699      	mov	r9, r3
 8004d24:	688a      	ldr	r2, [r1, #8]
 8004d26:	690b      	ldr	r3, [r1, #16]
 8004d28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	bfb8      	it	lt
 8004d30:	4613      	movlt	r3, r2
 8004d32:	6033      	str	r3, [r6, #0]
 8004d34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d38:	4607      	mov	r7, r0
 8004d3a:	460c      	mov	r4, r1
 8004d3c:	b10a      	cbz	r2, 8004d42 <_printf_common+0x26>
 8004d3e:	3301      	adds	r3, #1
 8004d40:	6033      	str	r3, [r6, #0]
 8004d42:	6823      	ldr	r3, [r4, #0]
 8004d44:	0699      	lsls	r1, r3, #26
 8004d46:	bf42      	ittt	mi
 8004d48:	6833      	ldrmi	r3, [r6, #0]
 8004d4a:	3302      	addmi	r3, #2
 8004d4c:	6033      	strmi	r3, [r6, #0]
 8004d4e:	6825      	ldr	r5, [r4, #0]
 8004d50:	f015 0506 	ands.w	r5, r5, #6
 8004d54:	d106      	bne.n	8004d64 <_printf_common+0x48>
 8004d56:	f104 0a19 	add.w	sl, r4, #25
 8004d5a:	68e3      	ldr	r3, [r4, #12]
 8004d5c:	6832      	ldr	r2, [r6, #0]
 8004d5e:	1a9b      	subs	r3, r3, r2
 8004d60:	42ab      	cmp	r3, r5
 8004d62:	dc26      	bgt.n	8004db2 <_printf_common+0x96>
 8004d64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004d68:	1e13      	subs	r3, r2, #0
 8004d6a:	6822      	ldr	r2, [r4, #0]
 8004d6c:	bf18      	it	ne
 8004d6e:	2301      	movne	r3, #1
 8004d70:	0692      	lsls	r2, r2, #26
 8004d72:	d42b      	bmi.n	8004dcc <_printf_common+0xb0>
 8004d74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d78:	4649      	mov	r1, r9
 8004d7a:	4638      	mov	r0, r7
 8004d7c:	47c0      	blx	r8
 8004d7e:	3001      	adds	r0, #1
 8004d80:	d01e      	beq.n	8004dc0 <_printf_common+0xa4>
 8004d82:	6823      	ldr	r3, [r4, #0]
 8004d84:	68e5      	ldr	r5, [r4, #12]
 8004d86:	6832      	ldr	r2, [r6, #0]
 8004d88:	f003 0306 	and.w	r3, r3, #6
 8004d8c:	2b04      	cmp	r3, #4
 8004d8e:	bf08      	it	eq
 8004d90:	1aad      	subeq	r5, r5, r2
 8004d92:	68a3      	ldr	r3, [r4, #8]
 8004d94:	6922      	ldr	r2, [r4, #16]
 8004d96:	bf0c      	ite	eq
 8004d98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d9c:	2500      	movne	r5, #0
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	bfc4      	itt	gt
 8004da2:	1a9b      	subgt	r3, r3, r2
 8004da4:	18ed      	addgt	r5, r5, r3
 8004da6:	2600      	movs	r6, #0
 8004da8:	341a      	adds	r4, #26
 8004daa:	42b5      	cmp	r5, r6
 8004dac:	d11a      	bne.n	8004de4 <_printf_common+0xc8>
 8004dae:	2000      	movs	r0, #0
 8004db0:	e008      	b.n	8004dc4 <_printf_common+0xa8>
 8004db2:	2301      	movs	r3, #1
 8004db4:	4652      	mov	r2, sl
 8004db6:	4649      	mov	r1, r9
 8004db8:	4638      	mov	r0, r7
 8004dba:	47c0      	blx	r8
 8004dbc:	3001      	adds	r0, #1
 8004dbe:	d103      	bne.n	8004dc8 <_printf_common+0xac>
 8004dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8004dc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dc8:	3501      	adds	r5, #1
 8004dca:	e7c6      	b.n	8004d5a <_printf_common+0x3e>
 8004dcc:	18e1      	adds	r1, r4, r3
 8004dce:	1c5a      	adds	r2, r3, #1
 8004dd0:	2030      	movs	r0, #48	; 0x30
 8004dd2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004dd6:	4422      	add	r2, r4
 8004dd8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ddc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004de0:	3302      	adds	r3, #2
 8004de2:	e7c7      	b.n	8004d74 <_printf_common+0x58>
 8004de4:	2301      	movs	r3, #1
 8004de6:	4622      	mov	r2, r4
 8004de8:	4649      	mov	r1, r9
 8004dea:	4638      	mov	r0, r7
 8004dec:	47c0      	blx	r8
 8004dee:	3001      	adds	r0, #1
 8004df0:	d0e6      	beq.n	8004dc0 <_printf_common+0xa4>
 8004df2:	3601      	adds	r6, #1
 8004df4:	e7d9      	b.n	8004daa <_printf_common+0x8e>
	...

08004df8 <_printf_i>:
 8004df8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004dfc:	460c      	mov	r4, r1
 8004dfe:	4691      	mov	r9, r2
 8004e00:	7e27      	ldrb	r7, [r4, #24]
 8004e02:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004e04:	2f78      	cmp	r7, #120	; 0x78
 8004e06:	4680      	mov	r8, r0
 8004e08:	469a      	mov	sl, r3
 8004e0a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e0e:	d807      	bhi.n	8004e20 <_printf_i+0x28>
 8004e10:	2f62      	cmp	r7, #98	; 0x62
 8004e12:	d80a      	bhi.n	8004e2a <_printf_i+0x32>
 8004e14:	2f00      	cmp	r7, #0
 8004e16:	f000 80d8 	beq.w	8004fca <_printf_i+0x1d2>
 8004e1a:	2f58      	cmp	r7, #88	; 0x58
 8004e1c:	f000 80a3 	beq.w	8004f66 <_printf_i+0x16e>
 8004e20:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004e24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004e28:	e03a      	b.n	8004ea0 <_printf_i+0xa8>
 8004e2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004e2e:	2b15      	cmp	r3, #21
 8004e30:	d8f6      	bhi.n	8004e20 <_printf_i+0x28>
 8004e32:	a001      	add	r0, pc, #4	; (adr r0, 8004e38 <_printf_i+0x40>)
 8004e34:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004e38:	08004e91 	.word	0x08004e91
 8004e3c:	08004ea5 	.word	0x08004ea5
 8004e40:	08004e21 	.word	0x08004e21
 8004e44:	08004e21 	.word	0x08004e21
 8004e48:	08004e21 	.word	0x08004e21
 8004e4c:	08004e21 	.word	0x08004e21
 8004e50:	08004ea5 	.word	0x08004ea5
 8004e54:	08004e21 	.word	0x08004e21
 8004e58:	08004e21 	.word	0x08004e21
 8004e5c:	08004e21 	.word	0x08004e21
 8004e60:	08004e21 	.word	0x08004e21
 8004e64:	08004fb1 	.word	0x08004fb1
 8004e68:	08004ed5 	.word	0x08004ed5
 8004e6c:	08004f93 	.word	0x08004f93
 8004e70:	08004e21 	.word	0x08004e21
 8004e74:	08004e21 	.word	0x08004e21
 8004e78:	08004fd3 	.word	0x08004fd3
 8004e7c:	08004e21 	.word	0x08004e21
 8004e80:	08004ed5 	.word	0x08004ed5
 8004e84:	08004e21 	.word	0x08004e21
 8004e88:	08004e21 	.word	0x08004e21
 8004e8c:	08004f9b 	.word	0x08004f9b
 8004e90:	680b      	ldr	r3, [r1, #0]
 8004e92:	1d1a      	adds	r2, r3, #4
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	600a      	str	r2, [r1, #0]
 8004e98:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004e9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e0a3      	b.n	8004fec <_printf_i+0x1f4>
 8004ea4:	6825      	ldr	r5, [r4, #0]
 8004ea6:	6808      	ldr	r0, [r1, #0]
 8004ea8:	062e      	lsls	r6, r5, #24
 8004eaa:	f100 0304 	add.w	r3, r0, #4
 8004eae:	d50a      	bpl.n	8004ec6 <_printf_i+0xce>
 8004eb0:	6805      	ldr	r5, [r0, #0]
 8004eb2:	600b      	str	r3, [r1, #0]
 8004eb4:	2d00      	cmp	r5, #0
 8004eb6:	da03      	bge.n	8004ec0 <_printf_i+0xc8>
 8004eb8:	232d      	movs	r3, #45	; 0x2d
 8004eba:	426d      	negs	r5, r5
 8004ebc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ec0:	485e      	ldr	r0, [pc, #376]	; (800503c <_printf_i+0x244>)
 8004ec2:	230a      	movs	r3, #10
 8004ec4:	e019      	b.n	8004efa <_printf_i+0x102>
 8004ec6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004eca:	6805      	ldr	r5, [r0, #0]
 8004ecc:	600b      	str	r3, [r1, #0]
 8004ece:	bf18      	it	ne
 8004ed0:	b22d      	sxthne	r5, r5
 8004ed2:	e7ef      	b.n	8004eb4 <_printf_i+0xbc>
 8004ed4:	680b      	ldr	r3, [r1, #0]
 8004ed6:	6825      	ldr	r5, [r4, #0]
 8004ed8:	1d18      	adds	r0, r3, #4
 8004eda:	6008      	str	r0, [r1, #0]
 8004edc:	0628      	lsls	r0, r5, #24
 8004ede:	d501      	bpl.n	8004ee4 <_printf_i+0xec>
 8004ee0:	681d      	ldr	r5, [r3, #0]
 8004ee2:	e002      	b.n	8004eea <_printf_i+0xf2>
 8004ee4:	0669      	lsls	r1, r5, #25
 8004ee6:	d5fb      	bpl.n	8004ee0 <_printf_i+0xe8>
 8004ee8:	881d      	ldrh	r5, [r3, #0]
 8004eea:	4854      	ldr	r0, [pc, #336]	; (800503c <_printf_i+0x244>)
 8004eec:	2f6f      	cmp	r7, #111	; 0x6f
 8004eee:	bf0c      	ite	eq
 8004ef0:	2308      	moveq	r3, #8
 8004ef2:	230a      	movne	r3, #10
 8004ef4:	2100      	movs	r1, #0
 8004ef6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004efa:	6866      	ldr	r6, [r4, #4]
 8004efc:	60a6      	str	r6, [r4, #8]
 8004efe:	2e00      	cmp	r6, #0
 8004f00:	bfa2      	ittt	ge
 8004f02:	6821      	ldrge	r1, [r4, #0]
 8004f04:	f021 0104 	bicge.w	r1, r1, #4
 8004f08:	6021      	strge	r1, [r4, #0]
 8004f0a:	b90d      	cbnz	r5, 8004f10 <_printf_i+0x118>
 8004f0c:	2e00      	cmp	r6, #0
 8004f0e:	d04d      	beq.n	8004fac <_printf_i+0x1b4>
 8004f10:	4616      	mov	r6, r2
 8004f12:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f16:	fb03 5711 	mls	r7, r3, r1, r5
 8004f1a:	5dc7      	ldrb	r7, [r0, r7]
 8004f1c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f20:	462f      	mov	r7, r5
 8004f22:	42bb      	cmp	r3, r7
 8004f24:	460d      	mov	r5, r1
 8004f26:	d9f4      	bls.n	8004f12 <_printf_i+0x11a>
 8004f28:	2b08      	cmp	r3, #8
 8004f2a:	d10b      	bne.n	8004f44 <_printf_i+0x14c>
 8004f2c:	6823      	ldr	r3, [r4, #0]
 8004f2e:	07df      	lsls	r7, r3, #31
 8004f30:	d508      	bpl.n	8004f44 <_printf_i+0x14c>
 8004f32:	6923      	ldr	r3, [r4, #16]
 8004f34:	6861      	ldr	r1, [r4, #4]
 8004f36:	4299      	cmp	r1, r3
 8004f38:	bfde      	ittt	le
 8004f3a:	2330      	movle	r3, #48	; 0x30
 8004f3c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f40:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f44:	1b92      	subs	r2, r2, r6
 8004f46:	6122      	str	r2, [r4, #16]
 8004f48:	f8cd a000 	str.w	sl, [sp]
 8004f4c:	464b      	mov	r3, r9
 8004f4e:	aa03      	add	r2, sp, #12
 8004f50:	4621      	mov	r1, r4
 8004f52:	4640      	mov	r0, r8
 8004f54:	f7ff fee2 	bl	8004d1c <_printf_common>
 8004f58:	3001      	adds	r0, #1
 8004f5a:	d14c      	bne.n	8004ff6 <_printf_i+0x1fe>
 8004f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f60:	b004      	add	sp, #16
 8004f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f66:	4835      	ldr	r0, [pc, #212]	; (800503c <_printf_i+0x244>)
 8004f68:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004f6c:	6823      	ldr	r3, [r4, #0]
 8004f6e:	680e      	ldr	r6, [r1, #0]
 8004f70:	061f      	lsls	r7, r3, #24
 8004f72:	f856 5b04 	ldr.w	r5, [r6], #4
 8004f76:	600e      	str	r6, [r1, #0]
 8004f78:	d514      	bpl.n	8004fa4 <_printf_i+0x1ac>
 8004f7a:	07d9      	lsls	r1, r3, #31
 8004f7c:	bf44      	itt	mi
 8004f7e:	f043 0320 	orrmi.w	r3, r3, #32
 8004f82:	6023      	strmi	r3, [r4, #0]
 8004f84:	b91d      	cbnz	r5, 8004f8e <_printf_i+0x196>
 8004f86:	6823      	ldr	r3, [r4, #0]
 8004f88:	f023 0320 	bic.w	r3, r3, #32
 8004f8c:	6023      	str	r3, [r4, #0]
 8004f8e:	2310      	movs	r3, #16
 8004f90:	e7b0      	b.n	8004ef4 <_printf_i+0xfc>
 8004f92:	6823      	ldr	r3, [r4, #0]
 8004f94:	f043 0320 	orr.w	r3, r3, #32
 8004f98:	6023      	str	r3, [r4, #0]
 8004f9a:	2378      	movs	r3, #120	; 0x78
 8004f9c:	4828      	ldr	r0, [pc, #160]	; (8005040 <_printf_i+0x248>)
 8004f9e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004fa2:	e7e3      	b.n	8004f6c <_printf_i+0x174>
 8004fa4:	065e      	lsls	r6, r3, #25
 8004fa6:	bf48      	it	mi
 8004fa8:	b2ad      	uxthmi	r5, r5
 8004faa:	e7e6      	b.n	8004f7a <_printf_i+0x182>
 8004fac:	4616      	mov	r6, r2
 8004fae:	e7bb      	b.n	8004f28 <_printf_i+0x130>
 8004fb0:	680b      	ldr	r3, [r1, #0]
 8004fb2:	6826      	ldr	r6, [r4, #0]
 8004fb4:	6960      	ldr	r0, [r4, #20]
 8004fb6:	1d1d      	adds	r5, r3, #4
 8004fb8:	600d      	str	r5, [r1, #0]
 8004fba:	0635      	lsls	r5, r6, #24
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	d501      	bpl.n	8004fc4 <_printf_i+0x1cc>
 8004fc0:	6018      	str	r0, [r3, #0]
 8004fc2:	e002      	b.n	8004fca <_printf_i+0x1d2>
 8004fc4:	0671      	lsls	r1, r6, #25
 8004fc6:	d5fb      	bpl.n	8004fc0 <_printf_i+0x1c8>
 8004fc8:	8018      	strh	r0, [r3, #0]
 8004fca:	2300      	movs	r3, #0
 8004fcc:	6123      	str	r3, [r4, #16]
 8004fce:	4616      	mov	r6, r2
 8004fd0:	e7ba      	b.n	8004f48 <_printf_i+0x150>
 8004fd2:	680b      	ldr	r3, [r1, #0]
 8004fd4:	1d1a      	adds	r2, r3, #4
 8004fd6:	600a      	str	r2, [r1, #0]
 8004fd8:	681e      	ldr	r6, [r3, #0]
 8004fda:	6862      	ldr	r2, [r4, #4]
 8004fdc:	2100      	movs	r1, #0
 8004fde:	4630      	mov	r0, r6
 8004fe0:	f7fb f8fe 	bl	80001e0 <memchr>
 8004fe4:	b108      	cbz	r0, 8004fea <_printf_i+0x1f2>
 8004fe6:	1b80      	subs	r0, r0, r6
 8004fe8:	6060      	str	r0, [r4, #4]
 8004fea:	6863      	ldr	r3, [r4, #4]
 8004fec:	6123      	str	r3, [r4, #16]
 8004fee:	2300      	movs	r3, #0
 8004ff0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ff4:	e7a8      	b.n	8004f48 <_printf_i+0x150>
 8004ff6:	6923      	ldr	r3, [r4, #16]
 8004ff8:	4632      	mov	r2, r6
 8004ffa:	4649      	mov	r1, r9
 8004ffc:	4640      	mov	r0, r8
 8004ffe:	47d0      	blx	sl
 8005000:	3001      	adds	r0, #1
 8005002:	d0ab      	beq.n	8004f5c <_printf_i+0x164>
 8005004:	6823      	ldr	r3, [r4, #0]
 8005006:	079b      	lsls	r3, r3, #30
 8005008:	d413      	bmi.n	8005032 <_printf_i+0x23a>
 800500a:	68e0      	ldr	r0, [r4, #12]
 800500c:	9b03      	ldr	r3, [sp, #12]
 800500e:	4298      	cmp	r0, r3
 8005010:	bfb8      	it	lt
 8005012:	4618      	movlt	r0, r3
 8005014:	e7a4      	b.n	8004f60 <_printf_i+0x168>
 8005016:	2301      	movs	r3, #1
 8005018:	4632      	mov	r2, r6
 800501a:	4649      	mov	r1, r9
 800501c:	4640      	mov	r0, r8
 800501e:	47d0      	blx	sl
 8005020:	3001      	adds	r0, #1
 8005022:	d09b      	beq.n	8004f5c <_printf_i+0x164>
 8005024:	3501      	adds	r5, #1
 8005026:	68e3      	ldr	r3, [r4, #12]
 8005028:	9903      	ldr	r1, [sp, #12]
 800502a:	1a5b      	subs	r3, r3, r1
 800502c:	42ab      	cmp	r3, r5
 800502e:	dcf2      	bgt.n	8005016 <_printf_i+0x21e>
 8005030:	e7eb      	b.n	800500a <_printf_i+0x212>
 8005032:	2500      	movs	r5, #0
 8005034:	f104 0619 	add.w	r6, r4, #25
 8005038:	e7f5      	b.n	8005026 <_printf_i+0x22e>
 800503a:	bf00      	nop
 800503c:	080072ce 	.word	0x080072ce
 8005040:	080072df 	.word	0x080072df

08005044 <iprintf>:
 8005044:	b40f      	push	{r0, r1, r2, r3}
 8005046:	4b0a      	ldr	r3, [pc, #40]	; (8005070 <iprintf+0x2c>)
 8005048:	b513      	push	{r0, r1, r4, lr}
 800504a:	681c      	ldr	r4, [r3, #0]
 800504c:	b124      	cbz	r4, 8005058 <iprintf+0x14>
 800504e:	69a3      	ldr	r3, [r4, #24]
 8005050:	b913      	cbnz	r3, 8005058 <iprintf+0x14>
 8005052:	4620      	mov	r0, r4
 8005054:	f001 f8d6 	bl	8006204 <__sinit>
 8005058:	ab05      	add	r3, sp, #20
 800505a:	9a04      	ldr	r2, [sp, #16]
 800505c:	68a1      	ldr	r1, [r4, #8]
 800505e:	9301      	str	r3, [sp, #4]
 8005060:	4620      	mov	r0, r4
 8005062:	f001 fe51 	bl	8006d08 <_vfiprintf_r>
 8005066:	b002      	add	sp, #8
 8005068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800506c:	b004      	add	sp, #16
 800506e:	4770      	bx	lr
 8005070:	20000010 	.word	0x20000010

08005074 <_puts_r>:
 8005074:	b570      	push	{r4, r5, r6, lr}
 8005076:	460e      	mov	r6, r1
 8005078:	4605      	mov	r5, r0
 800507a:	b118      	cbz	r0, 8005084 <_puts_r+0x10>
 800507c:	6983      	ldr	r3, [r0, #24]
 800507e:	b90b      	cbnz	r3, 8005084 <_puts_r+0x10>
 8005080:	f001 f8c0 	bl	8006204 <__sinit>
 8005084:	69ab      	ldr	r3, [r5, #24]
 8005086:	68ac      	ldr	r4, [r5, #8]
 8005088:	b913      	cbnz	r3, 8005090 <_puts_r+0x1c>
 800508a:	4628      	mov	r0, r5
 800508c:	f001 f8ba 	bl	8006204 <__sinit>
 8005090:	4b2c      	ldr	r3, [pc, #176]	; (8005144 <_puts_r+0xd0>)
 8005092:	429c      	cmp	r4, r3
 8005094:	d120      	bne.n	80050d8 <_puts_r+0x64>
 8005096:	686c      	ldr	r4, [r5, #4]
 8005098:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800509a:	07db      	lsls	r3, r3, #31
 800509c:	d405      	bmi.n	80050aa <_puts_r+0x36>
 800509e:	89a3      	ldrh	r3, [r4, #12]
 80050a0:	0598      	lsls	r0, r3, #22
 80050a2:	d402      	bmi.n	80050aa <_puts_r+0x36>
 80050a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80050a6:	f001 f950 	bl	800634a <__retarget_lock_acquire_recursive>
 80050aa:	89a3      	ldrh	r3, [r4, #12]
 80050ac:	0719      	lsls	r1, r3, #28
 80050ae:	d51d      	bpl.n	80050ec <_puts_r+0x78>
 80050b0:	6923      	ldr	r3, [r4, #16]
 80050b2:	b1db      	cbz	r3, 80050ec <_puts_r+0x78>
 80050b4:	3e01      	subs	r6, #1
 80050b6:	68a3      	ldr	r3, [r4, #8]
 80050b8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80050bc:	3b01      	subs	r3, #1
 80050be:	60a3      	str	r3, [r4, #8]
 80050c0:	bb39      	cbnz	r1, 8005112 <_puts_r+0x9e>
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	da38      	bge.n	8005138 <_puts_r+0xc4>
 80050c6:	4622      	mov	r2, r4
 80050c8:	210a      	movs	r1, #10
 80050ca:	4628      	mov	r0, r5
 80050cc:	f000 f848 	bl	8005160 <__swbuf_r>
 80050d0:	3001      	adds	r0, #1
 80050d2:	d011      	beq.n	80050f8 <_puts_r+0x84>
 80050d4:	250a      	movs	r5, #10
 80050d6:	e011      	b.n	80050fc <_puts_r+0x88>
 80050d8:	4b1b      	ldr	r3, [pc, #108]	; (8005148 <_puts_r+0xd4>)
 80050da:	429c      	cmp	r4, r3
 80050dc:	d101      	bne.n	80050e2 <_puts_r+0x6e>
 80050de:	68ac      	ldr	r4, [r5, #8]
 80050e0:	e7da      	b.n	8005098 <_puts_r+0x24>
 80050e2:	4b1a      	ldr	r3, [pc, #104]	; (800514c <_puts_r+0xd8>)
 80050e4:	429c      	cmp	r4, r3
 80050e6:	bf08      	it	eq
 80050e8:	68ec      	ldreq	r4, [r5, #12]
 80050ea:	e7d5      	b.n	8005098 <_puts_r+0x24>
 80050ec:	4621      	mov	r1, r4
 80050ee:	4628      	mov	r0, r5
 80050f0:	f000 f888 	bl	8005204 <__swsetup_r>
 80050f4:	2800      	cmp	r0, #0
 80050f6:	d0dd      	beq.n	80050b4 <_puts_r+0x40>
 80050f8:	f04f 35ff 	mov.w	r5, #4294967295
 80050fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80050fe:	07da      	lsls	r2, r3, #31
 8005100:	d405      	bmi.n	800510e <_puts_r+0x9a>
 8005102:	89a3      	ldrh	r3, [r4, #12]
 8005104:	059b      	lsls	r3, r3, #22
 8005106:	d402      	bmi.n	800510e <_puts_r+0x9a>
 8005108:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800510a:	f001 f91f 	bl	800634c <__retarget_lock_release_recursive>
 800510e:	4628      	mov	r0, r5
 8005110:	bd70      	pop	{r4, r5, r6, pc}
 8005112:	2b00      	cmp	r3, #0
 8005114:	da04      	bge.n	8005120 <_puts_r+0xac>
 8005116:	69a2      	ldr	r2, [r4, #24]
 8005118:	429a      	cmp	r2, r3
 800511a:	dc06      	bgt.n	800512a <_puts_r+0xb6>
 800511c:	290a      	cmp	r1, #10
 800511e:	d004      	beq.n	800512a <_puts_r+0xb6>
 8005120:	6823      	ldr	r3, [r4, #0]
 8005122:	1c5a      	adds	r2, r3, #1
 8005124:	6022      	str	r2, [r4, #0]
 8005126:	7019      	strb	r1, [r3, #0]
 8005128:	e7c5      	b.n	80050b6 <_puts_r+0x42>
 800512a:	4622      	mov	r2, r4
 800512c:	4628      	mov	r0, r5
 800512e:	f000 f817 	bl	8005160 <__swbuf_r>
 8005132:	3001      	adds	r0, #1
 8005134:	d1bf      	bne.n	80050b6 <_puts_r+0x42>
 8005136:	e7df      	b.n	80050f8 <_puts_r+0x84>
 8005138:	6823      	ldr	r3, [r4, #0]
 800513a:	250a      	movs	r5, #10
 800513c:	1c5a      	adds	r2, r3, #1
 800513e:	6022      	str	r2, [r4, #0]
 8005140:	701d      	strb	r5, [r3, #0]
 8005142:	e7db      	b.n	80050fc <_puts_r+0x88>
 8005144:	080073a4 	.word	0x080073a4
 8005148:	080073c4 	.word	0x080073c4
 800514c:	08007384 	.word	0x08007384

08005150 <puts>:
 8005150:	4b02      	ldr	r3, [pc, #8]	; (800515c <puts+0xc>)
 8005152:	4601      	mov	r1, r0
 8005154:	6818      	ldr	r0, [r3, #0]
 8005156:	f7ff bf8d 	b.w	8005074 <_puts_r>
 800515a:	bf00      	nop
 800515c:	20000010 	.word	0x20000010

08005160 <__swbuf_r>:
 8005160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005162:	460e      	mov	r6, r1
 8005164:	4614      	mov	r4, r2
 8005166:	4605      	mov	r5, r0
 8005168:	b118      	cbz	r0, 8005172 <__swbuf_r+0x12>
 800516a:	6983      	ldr	r3, [r0, #24]
 800516c:	b90b      	cbnz	r3, 8005172 <__swbuf_r+0x12>
 800516e:	f001 f849 	bl	8006204 <__sinit>
 8005172:	4b21      	ldr	r3, [pc, #132]	; (80051f8 <__swbuf_r+0x98>)
 8005174:	429c      	cmp	r4, r3
 8005176:	d12b      	bne.n	80051d0 <__swbuf_r+0x70>
 8005178:	686c      	ldr	r4, [r5, #4]
 800517a:	69a3      	ldr	r3, [r4, #24]
 800517c:	60a3      	str	r3, [r4, #8]
 800517e:	89a3      	ldrh	r3, [r4, #12]
 8005180:	071a      	lsls	r2, r3, #28
 8005182:	d52f      	bpl.n	80051e4 <__swbuf_r+0x84>
 8005184:	6923      	ldr	r3, [r4, #16]
 8005186:	b36b      	cbz	r3, 80051e4 <__swbuf_r+0x84>
 8005188:	6923      	ldr	r3, [r4, #16]
 800518a:	6820      	ldr	r0, [r4, #0]
 800518c:	1ac0      	subs	r0, r0, r3
 800518e:	6963      	ldr	r3, [r4, #20]
 8005190:	b2f6      	uxtb	r6, r6
 8005192:	4283      	cmp	r3, r0
 8005194:	4637      	mov	r7, r6
 8005196:	dc04      	bgt.n	80051a2 <__swbuf_r+0x42>
 8005198:	4621      	mov	r1, r4
 800519a:	4628      	mov	r0, r5
 800519c:	f000 ff9e 	bl	80060dc <_fflush_r>
 80051a0:	bb30      	cbnz	r0, 80051f0 <__swbuf_r+0x90>
 80051a2:	68a3      	ldr	r3, [r4, #8]
 80051a4:	3b01      	subs	r3, #1
 80051a6:	60a3      	str	r3, [r4, #8]
 80051a8:	6823      	ldr	r3, [r4, #0]
 80051aa:	1c5a      	adds	r2, r3, #1
 80051ac:	6022      	str	r2, [r4, #0]
 80051ae:	701e      	strb	r6, [r3, #0]
 80051b0:	6963      	ldr	r3, [r4, #20]
 80051b2:	3001      	adds	r0, #1
 80051b4:	4283      	cmp	r3, r0
 80051b6:	d004      	beq.n	80051c2 <__swbuf_r+0x62>
 80051b8:	89a3      	ldrh	r3, [r4, #12]
 80051ba:	07db      	lsls	r3, r3, #31
 80051bc:	d506      	bpl.n	80051cc <__swbuf_r+0x6c>
 80051be:	2e0a      	cmp	r6, #10
 80051c0:	d104      	bne.n	80051cc <__swbuf_r+0x6c>
 80051c2:	4621      	mov	r1, r4
 80051c4:	4628      	mov	r0, r5
 80051c6:	f000 ff89 	bl	80060dc <_fflush_r>
 80051ca:	b988      	cbnz	r0, 80051f0 <__swbuf_r+0x90>
 80051cc:	4638      	mov	r0, r7
 80051ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051d0:	4b0a      	ldr	r3, [pc, #40]	; (80051fc <__swbuf_r+0x9c>)
 80051d2:	429c      	cmp	r4, r3
 80051d4:	d101      	bne.n	80051da <__swbuf_r+0x7a>
 80051d6:	68ac      	ldr	r4, [r5, #8]
 80051d8:	e7cf      	b.n	800517a <__swbuf_r+0x1a>
 80051da:	4b09      	ldr	r3, [pc, #36]	; (8005200 <__swbuf_r+0xa0>)
 80051dc:	429c      	cmp	r4, r3
 80051de:	bf08      	it	eq
 80051e0:	68ec      	ldreq	r4, [r5, #12]
 80051e2:	e7ca      	b.n	800517a <__swbuf_r+0x1a>
 80051e4:	4621      	mov	r1, r4
 80051e6:	4628      	mov	r0, r5
 80051e8:	f000 f80c 	bl	8005204 <__swsetup_r>
 80051ec:	2800      	cmp	r0, #0
 80051ee:	d0cb      	beq.n	8005188 <__swbuf_r+0x28>
 80051f0:	f04f 37ff 	mov.w	r7, #4294967295
 80051f4:	e7ea      	b.n	80051cc <__swbuf_r+0x6c>
 80051f6:	bf00      	nop
 80051f8:	080073a4 	.word	0x080073a4
 80051fc:	080073c4 	.word	0x080073c4
 8005200:	08007384 	.word	0x08007384

08005204 <__swsetup_r>:
 8005204:	4b32      	ldr	r3, [pc, #200]	; (80052d0 <__swsetup_r+0xcc>)
 8005206:	b570      	push	{r4, r5, r6, lr}
 8005208:	681d      	ldr	r5, [r3, #0]
 800520a:	4606      	mov	r6, r0
 800520c:	460c      	mov	r4, r1
 800520e:	b125      	cbz	r5, 800521a <__swsetup_r+0x16>
 8005210:	69ab      	ldr	r3, [r5, #24]
 8005212:	b913      	cbnz	r3, 800521a <__swsetup_r+0x16>
 8005214:	4628      	mov	r0, r5
 8005216:	f000 fff5 	bl	8006204 <__sinit>
 800521a:	4b2e      	ldr	r3, [pc, #184]	; (80052d4 <__swsetup_r+0xd0>)
 800521c:	429c      	cmp	r4, r3
 800521e:	d10f      	bne.n	8005240 <__swsetup_r+0x3c>
 8005220:	686c      	ldr	r4, [r5, #4]
 8005222:	89a3      	ldrh	r3, [r4, #12]
 8005224:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005228:	0719      	lsls	r1, r3, #28
 800522a:	d42c      	bmi.n	8005286 <__swsetup_r+0x82>
 800522c:	06dd      	lsls	r5, r3, #27
 800522e:	d411      	bmi.n	8005254 <__swsetup_r+0x50>
 8005230:	2309      	movs	r3, #9
 8005232:	6033      	str	r3, [r6, #0]
 8005234:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005238:	81a3      	strh	r3, [r4, #12]
 800523a:	f04f 30ff 	mov.w	r0, #4294967295
 800523e:	e03e      	b.n	80052be <__swsetup_r+0xba>
 8005240:	4b25      	ldr	r3, [pc, #148]	; (80052d8 <__swsetup_r+0xd4>)
 8005242:	429c      	cmp	r4, r3
 8005244:	d101      	bne.n	800524a <__swsetup_r+0x46>
 8005246:	68ac      	ldr	r4, [r5, #8]
 8005248:	e7eb      	b.n	8005222 <__swsetup_r+0x1e>
 800524a:	4b24      	ldr	r3, [pc, #144]	; (80052dc <__swsetup_r+0xd8>)
 800524c:	429c      	cmp	r4, r3
 800524e:	bf08      	it	eq
 8005250:	68ec      	ldreq	r4, [r5, #12]
 8005252:	e7e6      	b.n	8005222 <__swsetup_r+0x1e>
 8005254:	0758      	lsls	r0, r3, #29
 8005256:	d512      	bpl.n	800527e <__swsetup_r+0x7a>
 8005258:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800525a:	b141      	cbz	r1, 800526e <__swsetup_r+0x6a>
 800525c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005260:	4299      	cmp	r1, r3
 8005262:	d002      	beq.n	800526a <__swsetup_r+0x66>
 8005264:	4630      	mov	r0, r6
 8005266:	f001 fc7b 	bl	8006b60 <_free_r>
 800526a:	2300      	movs	r3, #0
 800526c:	6363      	str	r3, [r4, #52]	; 0x34
 800526e:	89a3      	ldrh	r3, [r4, #12]
 8005270:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005274:	81a3      	strh	r3, [r4, #12]
 8005276:	2300      	movs	r3, #0
 8005278:	6063      	str	r3, [r4, #4]
 800527a:	6923      	ldr	r3, [r4, #16]
 800527c:	6023      	str	r3, [r4, #0]
 800527e:	89a3      	ldrh	r3, [r4, #12]
 8005280:	f043 0308 	orr.w	r3, r3, #8
 8005284:	81a3      	strh	r3, [r4, #12]
 8005286:	6923      	ldr	r3, [r4, #16]
 8005288:	b94b      	cbnz	r3, 800529e <__swsetup_r+0x9a>
 800528a:	89a3      	ldrh	r3, [r4, #12]
 800528c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005290:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005294:	d003      	beq.n	800529e <__swsetup_r+0x9a>
 8005296:	4621      	mov	r1, r4
 8005298:	4630      	mov	r0, r6
 800529a:	f001 f87d 	bl	8006398 <__smakebuf_r>
 800529e:	89a0      	ldrh	r0, [r4, #12]
 80052a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80052a4:	f010 0301 	ands.w	r3, r0, #1
 80052a8:	d00a      	beq.n	80052c0 <__swsetup_r+0xbc>
 80052aa:	2300      	movs	r3, #0
 80052ac:	60a3      	str	r3, [r4, #8]
 80052ae:	6963      	ldr	r3, [r4, #20]
 80052b0:	425b      	negs	r3, r3
 80052b2:	61a3      	str	r3, [r4, #24]
 80052b4:	6923      	ldr	r3, [r4, #16]
 80052b6:	b943      	cbnz	r3, 80052ca <__swsetup_r+0xc6>
 80052b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80052bc:	d1ba      	bne.n	8005234 <__swsetup_r+0x30>
 80052be:	bd70      	pop	{r4, r5, r6, pc}
 80052c0:	0781      	lsls	r1, r0, #30
 80052c2:	bf58      	it	pl
 80052c4:	6963      	ldrpl	r3, [r4, #20]
 80052c6:	60a3      	str	r3, [r4, #8]
 80052c8:	e7f4      	b.n	80052b4 <__swsetup_r+0xb0>
 80052ca:	2000      	movs	r0, #0
 80052cc:	e7f7      	b.n	80052be <__swsetup_r+0xba>
 80052ce:	bf00      	nop
 80052d0:	20000010 	.word	0x20000010
 80052d4:	080073a4 	.word	0x080073a4
 80052d8:	080073c4 	.word	0x080073c4
 80052dc:	08007384 	.word	0x08007384

080052e0 <quorem>:
 80052e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052e4:	6903      	ldr	r3, [r0, #16]
 80052e6:	690c      	ldr	r4, [r1, #16]
 80052e8:	42a3      	cmp	r3, r4
 80052ea:	4607      	mov	r7, r0
 80052ec:	f2c0 8081 	blt.w	80053f2 <quorem+0x112>
 80052f0:	3c01      	subs	r4, #1
 80052f2:	f101 0814 	add.w	r8, r1, #20
 80052f6:	f100 0514 	add.w	r5, r0, #20
 80052fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80052fe:	9301      	str	r3, [sp, #4]
 8005300:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005304:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005308:	3301      	adds	r3, #1
 800530a:	429a      	cmp	r2, r3
 800530c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005310:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005314:	fbb2 f6f3 	udiv	r6, r2, r3
 8005318:	d331      	bcc.n	800537e <quorem+0x9e>
 800531a:	f04f 0e00 	mov.w	lr, #0
 800531e:	4640      	mov	r0, r8
 8005320:	46ac      	mov	ip, r5
 8005322:	46f2      	mov	sl, lr
 8005324:	f850 2b04 	ldr.w	r2, [r0], #4
 8005328:	b293      	uxth	r3, r2
 800532a:	fb06 e303 	mla	r3, r6, r3, lr
 800532e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005332:	b29b      	uxth	r3, r3
 8005334:	ebaa 0303 	sub.w	r3, sl, r3
 8005338:	0c12      	lsrs	r2, r2, #16
 800533a:	f8dc a000 	ldr.w	sl, [ip]
 800533e:	fb06 e202 	mla	r2, r6, r2, lr
 8005342:	fa13 f38a 	uxtah	r3, r3, sl
 8005346:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800534a:	fa1f fa82 	uxth.w	sl, r2
 800534e:	f8dc 2000 	ldr.w	r2, [ip]
 8005352:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005356:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800535a:	b29b      	uxth	r3, r3
 800535c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005360:	4581      	cmp	r9, r0
 8005362:	f84c 3b04 	str.w	r3, [ip], #4
 8005366:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800536a:	d2db      	bcs.n	8005324 <quorem+0x44>
 800536c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005370:	b92b      	cbnz	r3, 800537e <quorem+0x9e>
 8005372:	9b01      	ldr	r3, [sp, #4]
 8005374:	3b04      	subs	r3, #4
 8005376:	429d      	cmp	r5, r3
 8005378:	461a      	mov	r2, r3
 800537a:	d32e      	bcc.n	80053da <quorem+0xfa>
 800537c:	613c      	str	r4, [r7, #16]
 800537e:	4638      	mov	r0, r7
 8005380:	f001 fade 	bl	8006940 <__mcmp>
 8005384:	2800      	cmp	r0, #0
 8005386:	db24      	blt.n	80053d2 <quorem+0xf2>
 8005388:	3601      	adds	r6, #1
 800538a:	4628      	mov	r0, r5
 800538c:	f04f 0c00 	mov.w	ip, #0
 8005390:	f858 2b04 	ldr.w	r2, [r8], #4
 8005394:	f8d0 e000 	ldr.w	lr, [r0]
 8005398:	b293      	uxth	r3, r2
 800539a:	ebac 0303 	sub.w	r3, ip, r3
 800539e:	0c12      	lsrs	r2, r2, #16
 80053a0:	fa13 f38e 	uxtah	r3, r3, lr
 80053a4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80053a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80053b2:	45c1      	cmp	r9, r8
 80053b4:	f840 3b04 	str.w	r3, [r0], #4
 80053b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80053bc:	d2e8      	bcs.n	8005390 <quorem+0xb0>
 80053be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80053c6:	b922      	cbnz	r2, 80053d2 <quorem+0xf2>
 80053c8:	3b04      	subs	r3, #4
 80053ca:	429d      	cmp	r5, r3
 80053cc:	461a      	mov	r2, r3
 80053ce:	d30a      	bcc.n	80053e6 <quorem+0x106>
 80053d0:	613c      	str	r4, [r7, #16]
 80053d2:	4630      	mov	r0, r6
 80053d4:	b003      	add	sp, #12
 80053d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053da:	6812      	ldr	r2, [r2, #0]
 80053dc:	3b04      	subs	r3, #4
 80053de:	2a00      	cmp	r2, #0
 80053e0:	d1cc      	bne.n	800537c <quorem+0x9c>
 80053e2:	3c01      	subs	r4, #1
 80053e4:	e7c7      	b.n	8005376 <quorem+0x96>
 80053e6:	6812      	ldr	r2, [r2, #0]
 80053e8:	3b04      	subs	r3, #4
 80053ea:	2a00      	cmp	r2, #0
 80053ec:	d1f0      	bne.n	80053d0 <quorem+0xf0>
 80053ee:	3c01      	subs	r4, #1
 80053f0:	e7eb      	b.n	80053ca <quorem+0xea>
 80053f2:	2000      	movs	r0, #0
 80053f4:	e7ee      	b.n	80053d4 <quorem+0xf4>
	...

080053f8 <_dtoa_r>:
 80053f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053fc:	ed2d 8b02 	vpush	{d8}
 8005400:	ec57 6b10 	vmov	r6, r7, d0
 8005404:	b095      	sub	sp, #84	; 0x54
 8005406:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005408:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800540c:	9105      	str	r1, [sp, #20]
 800540e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005412:	4604      	mov	r4, r0
 8005414:	9209      	str	r2, [sp, #36]	; 0x24
 8005416:	930f      	str	r3, [sp, #60]	; 0x3c
 8005418:	b975      	cbnz	r5, 8005438 <_dtoa_r+0x40>
 800541a:	2010      	movs	r0, #16
 800541c:	f000 fffc 	bl	8006418 <malloc>
 8005420:	4602      	mov	r2, r0
 8005422:	6260      	str	r0, [r4, #36]	; 0x24
 8005424:	b920      	cbnz	r0, 8005430 <_dtoa_r+0x38>
 8005426:	4bb2      	ldr	r3, [pc, #712]	; (80056f0 <_dtoa_r+0x2f8>)
 8005428:	21ea      	movs	r1, #234	; 0xea
 800542a:	48b2      	ldr	r0, [pc, #712]	; (80056f4 <_dtoa_r+0x2fc>)
 800542c:	f001 fe02 	bl	8007034 <__assert_func>
 8005430:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005434:	6005      	str	r5, [r0, #0]
 8005436:	60c5      	str	r5, [r0, #12]
 8005438:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800543a:	6819      	ldr	r1, [r3, #0]
 800543c:	b151      	cbz	r1, 8005454 <_dtoa_r+0x5c>
 800543e:	685a      	ldr	r2, [r3, #4]
 8005440:	604a      	str	r2, [r1, #4]
 8005442:	2301      	movs	r3, #1
 8005444:	4093      	lsls	r3, r2
 8005446:	608b      	str	r3, [r1, #8]
 8005448:	4620      	mov	r0, r4
 800544a:	f001 f83b 	bl	80064c4 <_Bfree>
 800544e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005450:	2200      	movs	r2, #0
 8005452:	601a      	str	r2, [r3, #0]
 8005454:	1e3b      	subs	r3, r7, #0
 8005456:	bfb9      	ittee	lt
 8005458:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800545c:	9303      	strlt	r3, [sp, #12]
 800545e:	2300      	movge	r3, #0
 8005460:	f8c8 3000 	strge.w	r3, [r8]
 8005464:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005468:	4ba3      	ldr	r3, [pc, #652]	; (80056f8 <_dtoa_r+0x300>)
 800546a:	bfbc      	itt	lt
 800546c:	2201      	movlt	r2, #1
 800546e:	f8c8 2000 	strlt.w	r2, [r8]
 8005472:	ea33 0309 	bics.w	r3, r3, r9
 8005476:	d11b      	bne.n	80054b0 <_dtoa_r+0xb8>
 8005478:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800547a:	f242 730f 	movw	r3, #9999	; 0x270f
 800547e:	6013      	str	r3, [r2, #0]
 8005480:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005484:	4333      	orrs	r3, r6
 8005486:	f000 857a 	beq.w	8005f7e <_dtoa_r+0xb86>
 800548a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800548c:	b963      	cbnz	r3, 80054a8 <_dtoa_r+0xb0>
 800548e:	4b9b      	ldr	r3, [pc, #620]	; (80056fc <_dtoa_r+0x304>)
 8005490:	e024      	b.n	80054dc <_dtoa_r+0xe4>
 8005492:	4b9b      	ldr	r3, [pc, #620]	; (8005700 <_dtoa_r+0x308>)
 8005494:	9300      	str	r3, [sp, #0]
 8005496:	3308      	adds	r3, #8
 8005498:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800549a:	6013      	str	r3, [r2, #0]
 800549c:	9800      	ldr	r0, [sp, #0]
 800549e:	b015      	add	sp, #84	; 0x54
 80054a0:	ecbd 8b02 	vpop	{d8}
 80054a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054a8:	4b94      	ldr	r3, [pc, #592]	; (80056fc <_dtoa_r+0x304>)
 80054aa:	9300      	str	r3, [sp, #0]
 80054ac:	3303      	adds	r3, #3
 80054ae:	e7f3      	b.n	8005498 <_dtoa_r+0xa0>
 80054b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80054b4:	2200      	movs	r2, #0
 80054b6:	ec51 0b17 	vmov	r0, r1, d7
 80054ba:	2300      	movs	r3, #0
 80054bc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80054c0:	f7fb fb02 	bl	8000ac8 <__aeabi_dcmpeq>
 80054c4:	4680      	mov	r8, r0
 80054c6:	b158      	cbz	r0, 80054e0 <_dtoa_r+0xe8>
 80054c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80054ca:	2301      	movs	r3, #1
 80054cc:	6013      	str	r3, [r2, #0]
 80054ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	f000 8551 	beq.w	8005f78 <_dtoa_r+0xb80>
 80054d6:	488b      	ldr	r0, [pc, #556]	; (8005704 <_dtoa_r+0x30c>)
 80054d8:	6018      	str	r0, [r3, #0]
 80054da:	1e43      	subs	r3, r0, #1
 80054dc:	9300      	str	r3, [sp, #0]
 80054de:	e7dd      	b.n	800549c <_dtoa_r+0xa4>
 80054e0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80054e4:	aa12      	add	r2, sp, #72	; 0x48
 80054e6:	a913      	add	r1, sp, #76	; 0x4c
 80054e8:	4620      	mov	r0, r4
 80054ea:	f001 facd 	bl	8006a88 <__d2b>
 80054ee:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80054f2:	4683      	mov	fp, r0
 80054f4:	2d00      	cmp	r5, #0
 80054f6:	d07c      	beq.n	80055f2 <_dtoa_r+0x1fa>
 80054f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054fa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80054fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005502:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005506:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800550a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800550e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005512:	4b7d      	ldr	r3, [pc, #500]	; (8005708 <_dtoa_r+0x310>)
 8005514:	2200      	movs	r2, #0
 8005516:	4630      	mov	r0, r6
 8005518:	4639      	mov	r1, r7
 800551a:	f7fa feb5 	bl	8000288 <__aeabi_dsub>
 800551e:	a36e      	add	r3, pc, #440	; (adr r3, 80056d8 <_dtoa_r+0x2e0>)
 8005520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005524:	f7fb f868 	bl	80005f8 <__aeabi_dmul>
 8005528:	a36d      	add	r3, pc, #436	; (adr r3, 80056e0 <_dtoa_r+0x2e8>)
 800552a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552e:	f7fa fead 	bl	800028c <__adddf3>
 8005532:	4606      	mov	r6, r0
 8005534:	4628      	mov	r0, r5
 8005536:	460f      	mov	r7, r1
 8005538:	f7fa fff4 	bl	8000524 <__aeabi_i2d>
 800553c:	a36a      	add	r3, pc, #424	; (adr r3, 80056e8 <_dtoa_r+0x2f0>)
 800553e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005542:	f7fb f859 	bl	80005f8 <__aeabi_dmul>
 8005546:	4602      	mov	r2, r0
 8005548:	460b      	mov	r3, r1
 800554a:	4630      	mov	r0, r6
 800554c:	4639      	mov	r1, r7
 800554e:	f7fa fe9d 	bl	800028c <__adddf3>
 8005552:	4606      	mov	r6, r0
 8005554:	460f      	mov	r7, r1
 8005556:	f7fb faff 	bl	8000b58 <__aeabi_d2iz>
 800555a:	2200      	movs	r2, #0
 800555c:	4682      	mov	sl, r0
 800555e:	2300      	movs	r3, #0
 8005560:	4630      	mov	r0, r6
 8005562:	4639      	mov	r1, r7
 8005564:	f7fb faba 	bl	8000adc <__aeabi_dcmplt>
 8005568:	b148      	cbz	r0, 800557e <_dtoa_r+0x186>
 800556a:	4650      	mov	r0, sl
 800556c:	f7fa ffda 	bl	8000524 <__aeabi_i2d>
 8005570:	4632      	mov	r2, r6
 8005572:	463b      	mov	r3, r7
 8005574:	f7fb faa8 	bl	8000ac8 <__aeabi_dcmpeq>
 8005578:	b908      	cbnz	r0, 800557e <_dtoa_r+0x186>
 800557a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800557e:	f1ba 0f16 	cmp.w	sl, #22
 8005582:	d854      	bhi.n	800562e <_dtoa_r+0x236>
 8005584:	4b61      	ldr	r3, [pc, #388]	; (800570c <_dtoa_r+0x314>)
 8005586:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800558a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800558e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005592:	f7fb faa3 	bl	8000adc <__aeabi_dcmplt>
 8005596:	2800      	cmp	r0, #0
 8005598:	d04b      	beq.n	8005632 <_dtoa_r+0x23a>
 800559a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800559e:	2300      	movs	r3, #0
 80055a0:	930e      	str	r3, [sp, #56]	; 0x38
 80055a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80055a4:	1b5d      	subs	r5, r3, r5
 80055a6:	1e6b      	subs	r3, r5, #1
 80055a8:	9304      	str	r3, [sp, #16]
 80055aa:	bf43      	ittte	mi
 80055ac:	2300      	movmi	r3, #0
 80055ae:	f1c5 0801 	rsbmi	r8, r5, #1
 80055b2:	9304      	strmi	r3, [sp, #16]
 80055b4:	f04f 0800 	movpl.w	r8, #0
 80055b8:	f1ba 0f00 	cmp.w	sl, #0
 80055bc:	db3b      	blt.n	8005636 <_dtoa_r+0x23e>
 80055be:	9b04      	ldr	r3, [sp, #16]
 80055c0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80055c4:	4453      	add	r3, sl
 80055c6:	9304      	str	r3, [sp, #16]
 80055c8:	2300      	movs	r3, #0
 80055ca:	9306      	str	r3, [sp, #24]
 80055cc:	9b05      	ldr	r3, [sp, #20]
 80055ce:	2b09      	cmp	r3, #9
 80055d0:	d869      	bhi.n	80056a6 <_dtoa_r+0x2ae>
 80055d2:	2b05      	cmp	r3, #5
 80055d4:	bfc4      	itt	gt
 80055d6:	3b04      	subgt	r3, #4
 80055d8:	9305      	strgt	r3, [sp, #20]
 80055da:	9b05      	ldr	r3, [sp, #20]
 80055dc:	f1a3 0302 	sub.w	r3, r3, #2
 80055e0:	bfcc      	ite	gt
 80055e2:	2500      	movgt	r5, #0
 80055e4:	2501      	movle	r5, #1
 80055e6:	2b03      	cmp	r3, #3
 80055e8:	d869      	bhi.n	80056be <_dtoa_r+0x2c6>
 80055ea:	e8df f003 	tbb	[pc, r3]
 80055ee:	4e2c      	.short	0x4e2c
 80055f0:	5a4c      	.short	0x5a4c
 80055f2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80055f6:	441d      	add	r5, r3
 80055f8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80055fc:	2b20      	cmp	r3, #32
 80055fe:	bfc1      	itttt	gt
 8005600:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005604:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005608:	fa09 f303 	lslgt.w	r3, r9, r3
 800560c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005610:	bfda      	itte	le
 8005612:	f1c3 0320 	rsble	r3, r3, #32
 8005616:	fa06 f003 	lslle.w	r0, r6, r3
 800561a:	4318      	orrgt	r0, r3
 800561c:	f7fa ff72 	bl	8000504 <__aeabi_ui2d>
 8005620:	2301      	movs	r3, #1
 8005622:	4606      	mov	r6, r0
 8005624:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005628:	3d01      	subs	r5, #1
 800562a:	9310      	str	r3, [sp, #64]	; 0x40
 800562c:	e771      	b.n	8005512 <_dtoa_r+0x11a>
 800562e:	2301      	movs	r3, #1
 8005630:	e7b6      	b.n	80055a0 <_dtoa_r+0x1a8>
 8005632:	900e      	str	r0, [sp, #56]	; 0x38
 8005634:	e7b5      	b.n	80055a2 <_dtoa_r+0x1aa>
 8005636:	f1ca 0300 	rsb	r3, sl, #0
 800563a:	9306      	str	r3, [sp, #24]
 800563c:	2300      	movs	r3, #0
 800563e:	eba8 080a 	sub.w	r8, r8, sl
 8005642:	930d      	str	r3, [sp, #52]	; 0x34
 8005644:	e7c2      	b.n	80055cc <_dtoa_r+0x1d4>
 8005646:	2300      	movs	r3, #0
 8005648:	9308      	str	r3, [sp, #32]
 800564a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800564c:	2b00      	cmp	r3, #0
 800564e:	dc39      	bgt.n	80056c4 <_dtoa_r+0x2cc>
 8005650:	f04f 0901 	mov.w	r9, #1
 8005654:	f8cd 9004 	str.w	r9, [sp, #4]
 8005658:	464b      	mov	r3, r9
 800565a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800565e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005660:	2200      	movs	r2, #0
 8005662:	6042      	str	r2, [r0, #4]
 8005664:	2204      	movs	r2, #4
 8005666:	f102 0614 	add.w	r6, r2, #20
 800566a:	429e      	cmp	r6, r3
 800566c:	6841      	ldr	r1, [r0, #4]
 800566e:	d92f      	bls.n	80056d0 <_dtoa_r+0x2d8>
 8005670:	4620      	mov	r0, r4
 8005672:	f000 fee7 	bl	8006444 <_Balloc>
 8005676:	9000      	str	r0, [sp, #0]
 8005678:	2800      	cmp	r0, #0
 800567a:	d14b      	bne.n	8005714 <_dtoa_r+0x31c>
 800567c:	4b24      	ldr	r3, [pc, #144]	; (8005710 <_dtoa_r+0x318>)
 800567e:	4602      	mov	r2, r0
 8005680:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005684:	e6d1      	b.n	800542a <_dtoa_r+0x32>
 8005686:	2301      	movs	r3, #1
 8005688:	e7de      	b.n	8005648 <_dtoa_r+0x250>
 800568a:	2300      	movs	r3, #0
 800568c:	9308      	str	r3, [sp, #32]
 800568e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005690:	eb0a 0903 	add.w	r9, sl, r3
 8005694:	f109 0301 	add.w	r3, r9, #1
 8005698:	2b01      	cmp	r3, #1
 800569a:	9301      	str	r3, [sp, #4]
 800569c:	bfb8      	it	lt
 800569e:	2301      	movlt	r3, #1
 80056a0:	e7dd      	b.n	800565e <_dtoa_r+0x266>
 80056a2:	2301      	movs	r3, #1
 80056a4:	e7f2      	b.n	800568c <_dtoa_r+0x294>
 80056a6:	2501      	movs	r5, #1
 80056a8:	2300      	movs	r3, #0
 80056aa:	9305      	str	r3, [sp, #20]
 80056ac:	9508      	str	r5, [sp, #32]
 80056ae:	f04f 39ff 	mov.w	r9, #4294967295
 80056b2:	2200      	movs	r2, #0
 80056b4:	f8cd 9004 	str.w	r9, [sp, #4]
 80056b8:	2312      	movs	r3, #18
 80056ba:	9209      	str	r2, [sp, #36]	; 0x24
 80056bc:	e7cf      	b.n	800565e <_dtoa_r+0x266>
 80056be:	2301      	movs	r3, #1
 80056c0:	9308      	str	r3, [sp, #32]
 80056c2:	e7f4      	b.n	80056ae <_dtoa_r+0x2b6>
 80056c4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80056c8:	f8cd 9004 	str.w	r9, [sp, #4]
 80056cc:	464b      	mov	r3, r9
 80056ce:	e7c6      	b.n	800565e <_dtoa_r+0x266>
 80056d0:	3101      	adds	r1, #1
 80056d2:	6041      	str	r1, [r0, #4]
 80056d4:	0052      	lsls	r2, r2, #1
 80056d6:	e7c6      	b.n	8005666 <_dtoa_r+0x26e>
 80056d8:	636f4361 	.word	0x636f4361
 80056dc:	3fd287a7 	.word	0x3fd287a7
 80056e0:	8b60c8b3 	.word	0x8b60c8b3
 80056e4:	3fc68a28 	.word	0x3fc68a28
 80056e8:	509f79fb 	.word	0x509f79fb
 80056ec:	3fd34413 	.word	0x3fd34413
 80056f0:	080072fd 	.word	0x080072fd
 80056f4:	08007314 	.word	0x08007314
 80056f8:	7ff00000 	.word	0x7ff00000
 80056fc:	080072f9 	.word	0x080072f9
 8005700:	080072f0 	.word	0x080072f0
 8005704:	080072cd 	.word	0x080072cd
 8005708:	3ff80000 	.word	0x3ff80000
 800570c:	08007470 	.word	0x08007470
 8005710:	08007373 	.word	0x08007373
 8005714:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005716:	9a00      	ldr	r2, [sp, #0]
 8005718:	601a      	str	r2, [r3, #0]
 800571a:	9b01      	ldr	r3, [sp, #4]
 800571c:	2b0e      	cmp	r3, #14
 800571e:	f200 80ad 	bhi.w	800587c <_dtoa_r+0x484>
 8005722:	2d00      	cmp	r5, #0
 8005724:	f000 80aa 	beq.w	800587c <_dtoa_r+0x484>
 8005728:	f1ba 0f00 	cmp.w	sl, #0
 800572c:	dd36      	ble.n	800579c <_dtoa_r+0x3a4>
 800572e:	4ac3      	ldr	r2, [pc, #780]	; (8005a3c <_dtoa_r+0x644>)
 8005730:	f00a 030f 	and.w	r3, sl, #15
 8005734:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005738:	ed93 7b00 	vldr	d7, [r3]
 800573c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005740:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005744:	eeb0 8a47 	vmov.f32	s16, s14
 8005748:	eef0 8a67 	vmov.f32	s17, s15
 800574c:	d016      	beq.n	800577c <_dtoa_r+0x384>
 800574e:	4bbc      	ldr	r3, [pc, #752]	; (8005a40 <_dtoa_r+0x648>)
 8005750:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005754:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005758:	f7fb f878 	bl	800084c <__aeabi_ddiv>
 800575c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005760:	f007 070f 	and.w	r7, r7, #15
 8005764:	2503      	movs	r5, #3
 8005766:	4eb6      	ldr	r6, [pc, #728]	; (8005a40 <_dtoa_r+0x648>)
 8005768:	b957      	cbnz	r7, 8005780 <_dtoa_r+0x388>
 800576a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800576e:	ec53 2b18 	vmov	r2, r3, d8
 8005772:	f7fb f86b 	bl	800084c <__aeabi_ddiv>
 8005776:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800577a:	e029      	b.n	80057d0 <_dtoa_r+0x3d8>
 800577c:	2502      	movs	r5, #2
 800577e:	e7f2      	b.n	8005766 <_dtoa_r+0x36e>
 8005780:	07f9      	lsls	r1, r7, #31
 8005782:	d508      	bpl.n	8005796 <_dtoa_r+0x39e>
 8005784:	ec51 0b18 	vmov	r0, r1, d8
 8005788:	e9d6 2300 	ldrd	r2, r3, [r6]
 800578c:	f7fa ff34 	bl	80005f8 <__aeabi_dmul>
 8005790:	ec41 0b18 	vmov	d8, r0, r1
 8005794:	3501      	adds	r5, #1
 8005796:	107f      	asrs	r7, r7, #1
 8005798:	3608      	adds	r6, #8
 800579a:	e7e5      	b.n	8005768 <_dtoa_r+0x370>
 800579c:	f000 80a6 	beq.w	80058ec <_dtoa_r+0x4f4>
 80057a0:	f1ca 0600 	rsb	r6, sl, #0
 80057a4:	4ba5      	ldr	r3, [pc, #660]	; (8005a3c <_dtoa_r+0x644>)
 80057a6:	4fa6      	ldr	r7, [pc, #664]	; (8005a40 <_dtoa_r+0x648>)
 80057a8:	f006 020f 	and.w	r2, r6, #15
 80057ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80057b8:	f7fa ff1e 	bl	80005f8 <__aeabi_dmul>
 80057bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057c0:	1136      	asrs	r6, r6, #4
 80057c2:	2300      	movs	r3, #0
 80057c4:	2502      	movs	r5, #2
 80057c6:	2e00      	cmp	r6, #0
 80057c8:	f040 8085 	bne.w	80058d6 <_dtoa_r+0x4de>
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1d2      	bne.n	8005776 <_dtoa_r+0x37e>
 80057d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	f000 808c 	beq.w	80058f0 <_dtoa_r+0x4f8>
 80057d8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80057dc:	4b99      	ldr	r3, [pc, #612]	; (8005a44 <_dtoa_r+0x64c>)
 80057de:	2200      	movs	r2, #0
 80057e0:	4630      	mov	r0, r6
 80057e2:	4639      	mov	r1, r7
 80057e4:	f7fb f97a 	bl	8000adc <__aeabi_dcmplt>
 80057e8:	2800      	cmp	r0, #0
 80057ea:	f000 8081 	beq.w	80058f0 <_dtoa_r+0x4f8>
 80057ee:	9b01      	ldr	r3, [sp, #4]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d07d      	beq.n	80058f0 <_dtoa_r+0x4f8>
 80057f4:	f1b9 0f00 	cmp.w	r9, #0
 80057f8:	dd3c      	ble.n	8005874 <_dtoa_r+0x47c>
 80057fa:	f10a 33ff 	add.w	r3, sl, #4294967295
 80057fe:	9307      	str	r3, [sp, #28]
 8005800:	2200      	movs	r2, #0
 8005802:	4b91      	ldr	r3, [pc, #580]	; (8005a48 <_dtoa_r+0x650>)
 8005804:	4630      	mov	r0, r6
 8005806:	4639      	mov	r1, r7
 8005808:	f7fa fef6 	bl	80005f8 <__aeabi_dmul>
 800580c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005810:	3501      	adds	r5, #1
 8005812:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005816:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800581a:	4628      	mov	r0, r5
 800581c:	f7fa fe82 	bl	8000524 <__aeabi_i2d>
 8005820:	4632      	mov	r2, r6
 8005822:	463b      	mov	r3, r7
 8005824:	f7fa fee8 	bl	80005f8 <__aeabi_dmul>
 8005828:	4b88      	ldr	r3, [pc, #544]	; (8005a4c <_dtoa_r+0x654>)
 800582a:	2200      	movs	r2, #0
 800582c:	f7fa fd2e 	bl	800028c <__adddf3>
 8005830:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005834:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005838:	9303      	str	r3, [sp, #12]
 800583a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800583c:	2b00      	cmp	r3, #0
 800583e:	d15c      	bne.n	80058fa <_dtoa_r+0x502>
 8005840:	4b83      	ldr	r3, [pc, #524]	; (8005a50 <_dtoa_r+0x658>)
 8005842:	2200      	movs	r2, #0
 8005844:	4630      	mov	r0, r6
 8005846:	4639      	mov	r1, r7
 8005848:	f7fa fd1e 	bl	8000288 <__aeabi_dsub>
 800584c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005850:	4606      	mov	r6, r0
 8005852:	460f      	mov	r7, r1
 8005854:	f7fb f960 	bl	8000b18 <__aeabi_dcmpgt>
 8005858:	2800      	cmp	r0, #0
 800585a:	f040 8296 	bne.w	8005d8a <_dtoa_r+0x992>
 800585e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005862:	4630      	mov	r0, r6
 8005864:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005868:	4639      	mov	r1, r7
 800586a:	f7fb f937 	bl	8000adc <__aeabi_dcmplt>
 800586e:	2800      	cmp	r0, #0
 8005870:	f040 8288 	bne.w	8005d84 <_dtoa_r+0x98c>
 8005874:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005878:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800587c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800587e:	2b00      	cmp	r3, #0
 8005880:	f2c0 8158 	blt.w	8005b34 <_dtoa_r+0x73c>
 8005884:	f1ba 0f0e 	cmp.w	sl, #14
 8005888:	f300 8154 	bgt.w	8005b34 <_dtoa_r+0x73c>
 800588c:	4b6b      	ldr	r3, [pc, #428]	; (8005a3c <_dtoa_r+0x644>)
 800588e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005892:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005896:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005898:	2b00      	cmp	r3, #0
 800589a:	f280 80e3 	bge.w	8005a64 <_dtoa_r+0x66c>
 800589e:	9b01      	ldr	r3, [sp, #4]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f300 80df 	bgt.w	8005a64 <_dtoa_r+0x66c>
 80058a6:	f040 826d 	bne.w	8005d84 <_dtoa_r+0x98c>
 80058aa:	4b69      	ldr	r3, [pc, #420]	; (8005a50 <_dtoa_r+0x658>)
 80058ac:	2200      	movs	r2, #0
 80058ae:	4640      	mov	r0, r8
 80058b0:	4649      	mov	r1, r9
 80058b2:	f7fa fea1 	bl	80005f8 <__aeabi_dmul>
 80058b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058ba:	f7fb f923 	bl	8000b04 <__aeabi_dcmpge>
 80058be:	9e01      	ldr	r6, [sp, #4]
 80058c0:	4637      	mov	r7, r6
 80058c2:	2800      	cmp	r0, #0
 80058c4:	f040 8243 	bne.w	8005d4e <_dtoa_r+0x956>
 80058c8:	9d00      	ldr	r5, [sp, #0]
 80058ca:	2331      	movs	r3, #49	; 0x31
 80058cc:	f805 3b01 	strb.w	r3, [r5], #1
 80058d0:	f10a 0a01 	add.w	sl, sl, #1
 80058d4:	e23f      	b.n	8005d56 <_dtoa_r+0x95e>
 80058d6:	07f2      	lsls	r2, r6, #31
 80058d8:	d505      	bpl.n	80058e6 <_dtoa_r+0x4ee>
 80058da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058de:	f7fa fe8b 	bl	80005f8 <__aeabi_dmul>
 80058e2:	3501      	adds	r5, #1
 80058e4:	2301      	movs	r3, #1
 80058e6:	1076      	asrs	r6, r6, #1
 80058e8:	3708      	adds	r7, #8
 80058ea:	e76c      	b.n	80057c6 <_dtoa_r+0x3ce>
 80058ec:	2502      	movs	r5, #2
 80058ee:	e76f      	b.n	80057d0 <_dtoa_r+0x3d8>
 80058f0:	9b01      	ldr	r3, [sp, #4]
 80058f2:	f8cd a01c 	str.w	sl, [sp, #28]
 80058f6:	930c      	str	r3, [sp, #48]	; 0x30
 80058f8:	e78d      	b.n	8005816 <_dtoa_r+0x41e>
 80058fa:	9900      	ldr	r1, [sp, #0]
 80058fc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80058fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005900:	4b4e      	ldr	r3, [pc, #312]	; (8005a3c <_dtoa_r+0x644>)
 8005902:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005906:	4401      	add	r1, r0
 8005908:	9102      	str	r1, [sp, #8]
 800590a:	9908      	ldr	r1, [sp, #32]
 800590c:	eeb0 8a47 	vmov.f32	s16, s14
 8005910:	eef0 8a67 	vmov.f32	s17, s15
 8005914:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005918:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800591c:	2900      	cmp	r1, #0
 800591e:	d045      	beq.n	80059ac <_dtoa_r+0x5b4>
 8005920:	494c      	ldr	r1, [pc, #304]	; (8005a54 <_dtoa_r+0x65c>)
 8005922:	2000      	movs	r0, #0
 8005924:	f7fa ff92 	bl	800084c <__aeabi_ddiv>
 8005928:	ec53 2b18 	vmov	r2, r3, d8
 800592c:	f7fa fcac 	bl	8000288 <__aeabi_dsub>
 8005930:	9d00      	ldr	r5, [sp, #0]
 8005932:	ec41 0b18 	vmov	d8, r0, r1
 8005936:	4639      	mov	r1, r7
 8005938:	4630      	mov	r0, r6
 800593a:	f7fb f90d 	bl	8000b58 <__aeabi_d2iz>
 800593e:	900c      	str	r0, [sp, #48]	; 0x30
 8005940:	f7fa fdf0 	bl	8000524 <__aeabi_i2d>
 8005944:	4602      	mov	r2, r0
 8005946:	460b      	mov	r3, r1
 8005948:	4630      	mov	r0, r6
 800594a:	4639      	mov	r1, r7
 800594c:	f7fa fc9c 	bl	8000288 <__aeabi_dsub>
 8005950:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005952:	3330      	adds	r3, #48	; 0x30
 8005954:	f805 3b01 	strb.w	r3, [r5], #1
 8005958:	ec53 2b18 	vmov	r2, r3, d8
 800595c:	4606      	mov	r6, r0
 800595e:	460f      	mov	r7, r1
 8005960:	f7fb f8bc 	bl	8000adc <__aeabi_dcmplt>
 8005964:	2800      	cmp	r0, #0
 8005966:	d165      	bne.n	8005a34 <_dtoa_r+0x63c>
 8005968:	4632      	mov	r2, r6
 800596a:	463b      	mov	r3, r7
 800596c:	4935      	ldr	r1, [pc, #212]	; (8005a44 <_dtoa_r+0x64c>)
 800596e:	2000      	movs	r0, #0
 8005970:	f7fa fc8a 	bl	8000288 <__aeabi_dsub>
 8005974:	ec53 2b18 	vmov	r2, r3, d8
 8005978:	f7fb f8b0 	bl	8000adc <__aeabi_dcmplt>
 800597c:	2800      	cmp	r0, #0
 800597e:	f040 80b9 	bne.w	8005af4 <_dtoa_r+0x6fc>
 8005982:	9b02      	ldr	r3, [sp, #8]
 8005984:	429d      	cmp	r5, r3
 8005986:	f43f af75 	beq.w	8005874 <_dtoa_r+0x47c>
 800598a:	4b2f      	ldr	r3, [pc, #188]	; (8005a48 <_dtoa_r+0x650>)
 800598c:	ec51 0b18 	vmov	r0, r1, d8
 8005990:	2200      	movs	r2, #0
 8005992:	f7fa fe31 	bl	80005f8 <__aeabi_dmul>
 8005996:	4b2c      	ldr	r3, [pc, #176]	; (8005a48 <_dtoa_r+0x650>)
 8005998:	ec41 0b18 	vmov	d8, r0, r1
 800599c:	2200      	movs	r2, #0
 800599e:	4630      	mov	r0, r6
 80059a0:	4639      	mov	r1, r7
 80059a2:	f7fa fe29 	bl	80005f8 <__aeabi_dmul>
 80059a6:	4606      	mov	r6, r0
 80059a8:	460f      	mov	r7, r1
 80059aa:	e7c4      	b.n	8005936 <_dtoa_r+0x53e>
 80059ac:	ec51 0b17 	vmov	r0, r1, d7
 80059b0:	f7fa fe22 	bl	80005f8 <__aeabi_dmul>
 80059b4:	9b02      	ldr	r3, [sp, #8]
 80059b6:	9d00      	ldr	r5, [sp, #0]
 80059b8:	930c      	str	r3, [sp, #48]	; 0x30
 80059ba:	ec41 0b18 	vmov	d8, r0, r1
 80059be:	4639      	mov	r1, r7
 80059c0:	4630      	mov	r0, r6
 80059c2:	f7fb f8c9 	bl	8000b58 <__aeabi_d2iz>
 80059c6:	9011      	str	r0, [sp, #68]	; 0x44
 80059c8:	f7fa fdac 	bl	8000524 <__aeabi_i2d>
 80059cc:	4602      	mov	r2, r0
 80059ce:	460b      	mov	r3, r1
 80059d0:	4630      	mov	r0, r6
 80059d2:	4639      	mov	r1, r7
 80059d4:	f7fa fc58 	bl	8000288 <__aeabi_dsub>
 80059d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80059da:	3330      	adds	r3, #48	; 0x30
 80059dc:	f805 3b01 	strb.w	r3, [r5], #1
 80059e0:	9b02      	ldr	r3, [sp, #8]
 80059e2:	429d      	cmp	r5, r3
 80059e4:	4606      	mov	r6, r0
 80059e6:	460f      	mov	r7, r1
 80059e8:	f04f 0200 	mov.w	r2, #0
 80059ec:	d134      	bne.n	8005a58 <_dtoa_r+0x660>
 80059ee:	4b19      	ldr	r3, [pc, #100]	; (8005a54 <_dtoa_r+0x65c>)
 80059f0:	ec51 0b18 	vmov	r0, r1, d8
 80059f4:	f7fa fc4a 	bl	800028c <__adddf3>
 80059f8:	4602      	mov	r2, r0
 80059fa:	460b      	mov	r3, r1
 80059fc:	4630      	mov	r0, r6
 80059fe:	4639      	mov	r1, r7
 8005a00:	f7fb f88a 	bl	8000b18 <__aeabi_dcmpgt>
 8005a04:	2800      	cmp	r0, #0
 8005a06:	d175      	bne.n	8005af4 <_dtoa_r+0x6fc>
 8005a08:	ec53 2b18 	vmov	r2, r3, d8
 8005a0c:	4911      	ldr	r1, [pc, #68]	; (8005a54 <_dtoa_r+0x65c>)
 8005a0e:	2000      	movs	r0, #0
 8005a10:	f7fa fc3a 	bl	8000288 <__aeabi_dsub>
 8005a14:	4602      	mov	r2, r0
 8005a16:	460b      	mov	r3, r1
 8005a18:	4630      	mov	r0, r6
 8005a1a:	4639      	mov	r1, r7
 8005a1c:	f7fb f85e 	bl	8000adc <__aeabi_dcmplt>
 8005a20:	2800      	cmp	r0, #0
 8005a22:	f43f af27 	beq.w	8005874 <_dtoa_r+0x47c>
 8005a26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005a28:	1e6b      	subs	r3, r5, #1
 8005a2a:	930c      	str	r3, [sp, #48]	; 0x30
 8005a2c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005a30:	2b30      	cmp	r3, #48	; 0x30
 8005a32:	d0f8      	beq.n	8005a26 <_dtoa_r+0x62e>
 8005a34:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005a38:	e04a      	b.n	8005ad0 <_dtoa_r+0x6d8>
 8005a3a:	bf00      	nop
 8005a3c:	08007470 	.word	0x08007470
 8005a40:	08007448 	.word	0x08007448
 8005a44:	3ff00000 	.word	0x3ff00000
 8005a48:	40240000 	.word	0x40240000
 8005a4c:	401c0000 	.word	0x401c0000
 8005a50:	40140000 	.word	0x40140000
 8005a54:	3fe00000 	.word	0x3fe00000
 8005a58:	4baf      	ldr	r3, [pc, #700]	; (8005d18 <_dtoa_r+0x920>)
 8005a5a:	f7fa fdcd 	bl	80005f8 <__aeabi_dmul>
 8005a5e:	4606      	mov	r6, r0
 8005a60:	460f      	mov	r7, r1
 8005a62:	e7ac      	b.n	80059be <_dtoa_r+0x5c6>
 8005a64:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005a68:	9d00      	ldr	r5, [sp, #0]
 8005a6a:	4642      	mov	r2, r8
 8005a6c:	464b      	mov	r3, r9
 8005a6e:	4630      	mov	r0, r6
 8005a70:	4639      	mov	r1, r7
 8005a72:	f7fa feeb 	bl	800084c <__aeabi_ddiv>
 8005a76:	f7fb f86f 	bl	8000b58 <__aeabi_d2iz>
 8005a7a:	9002      	str	r0, [sp, #8]
 8005a7c:	f7fa fd52 	bl	8000524 <__aeabi_i2d>
 8005a80:	4642      	mov	r2, r8
 8005a82:	464b      	mov	r3, r9
 8005a84:	f7fa fdb8 	bl	80005f8 <__aeabi_dmul>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	460b      	mov	r3, r1
 8005a8c:	4630      	mov	r0, r6
 8005a8e:	4639      	mov	r1, r7
 8005a90:	f7fa fbfa 	bl	8000288 <__aeabi_dsub>
 8005a94:	9e02      	ldr	r6, [sp, #8]
 8005a96:	9f01      	ldr	r7, [sp, #4]
 8005a98:	3630      	adds	r6, #48	; 0x30
 8005a9a:	f805 6b01 	strb.w	r6, [r5], #1
 8005a9e:	9e00      	ldr	r6, [sp, #0]
 8005aa0:	1bae      	subs	r6, r5, r6
 8005aa2:	42b7      	cmp	r7, r6
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	d137      	bne.n	8005b1a <_dtoa_r+0x722>
 8005aaa:	f7fa fbef 	bl	800028c <__adddf3>
 8005aae:	4642      	mov	r2, r8
 8005ab0:	464b      	mov	r3, r9
 8005ab2:	4606      	mov	r6, r0
 8005ab4:	460f      	mov	r7, r1
 8005ab6:	f7fb f82f 	bl	8000b18 <__aeabi_dcmpgt>
 8005aba:	b9c8      	cbnz	r0, 8005af0 <_dtoa_r+0x6f8>
 8005abc:	4642      	mov	r2, r8
 8005abe:	464b      	mov	r3, r9
 8005ac0:	4630      	mov	r0, r6
 8005ac2:	4639      	mov	r1, r7
 8005ac4:	f7fb f800 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ac8:	b110      	cbz	r0, 8005ad0 <_dtoa_r+0x6d8>
 8005aca:	9b02      	ldr	r3, [sp, #8]
 8005acc:	07d9      	lsls	r1, r3, #31
 8005ace:	d40f      	bmi.n	8005af0 <_dtoa_r+0x6f8>
 8005ad0:	4620      	mov	r0, r4
 8005ad2:	4659      	mov	r1, fp
 8005ad4:	f000 fcf6 	bl	80064c4 <_Bfree>
 8005ad8:	2300      	movs	r3, #0
 8005ada:	702b      	strb	r3, [r5, #0]
 8005adc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ade:	f10a 0001 	add.w	r0, sl, #1
 8005ae2:	6018      	str	r0, [r3, #0]
 8005ae4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	f43f acd8 	beq.w	800549c <_dtoa_r+0xa4>
 8005aec:	601d      	str	r5, [r3, #0]
 8005aee:	e4d5      	b.n	800549c <_dtoa_r+0xa4>
 8005af0:	f8cd a01c 	str.w	sl, [sp, #28]
 8005af4:	462b      	mov	r3, r5
 8005af6:	461d      	mov	r5, r3
 8005af8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005afc:	2a39      	cmp	r2, #57	; 0x39
 8005afe:	d108      	bne.n	8005b12 <_dtoa_r+0x71a>
 8005b00:	9a00      	ldr	r2, [sp, #0]
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d1f7      	bne.n	8005af6 <_dtoa_r+0x6fe>
 8005b06:	9a07      	ldr	r2, [sp, #28]
 8005b08:	9900      	ldr	r1, [sp, #0]
 8005b0a:	3201      	adds	r2, #1
 8005b0c:	9207      	str	r2, [sp, #28]
 8005b0e:	2230      	movs	r2, #48	; 0x30
 8005b10:	700a      	strb	r2, [r1, #0]
 8005b12:	781a      	ldrb	r2, [r3, #0]
 8005b14:	3201      	adds	r2, #1
 8005b16:	701a      	strb	r2, [r3, #0]
 8005b18:	e78c      	b.n	8005a34 <_dtoa_r+0x63c>
 8005b1a:	4b7f      	ldr	r3, [pc, #508]	; (8005d18 <_dtoa_r+0x920>)
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f7fa fd6b 	bl	80005f8 <__aeabi_dmul>
 8005b22:	2200      	movs	r2, #0
 8005b24:	2300      	movs	r3, #0
 8005b26:	4606      	mov	r6, r0
 8005b28:	460f      	mov	r7, r1
 8005b2a:	f7fa ffcd 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b2e:	2800      	cmp	r0, #0
 8005b30:	d09b      	beq.n	8005a6a <_dtoa_r+0x672>
 8005b32:	e7cd      	b.n	8005ad0 <_dtoa_r+0x6d8>
 8005b34:	9a08      	ldr	r2, [sp, #32]
 8005b36:	2a00      	cmp	r2, #0
 8005b38:	f000 80c4 	beq.w	8005cc4 <_dtoa_r+0x8cc>
 8005b3c:	9a05      	ldr	r2, [sp, #20]
 8005b3e:	2a01      	cmp	r2, #1
 8005b40:	f300 80a8 	bgt.w	8005c94 <_dtoa_r+0x89c>
 8005b44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005b46:	2a00      	cmp	r2, #0
 8005b48:	f000 80a0 	beq.w	8005c8c <_dtoa_r+0x894>
 8005b4c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005b50:	9e06      	ldr	r6, [sp, #24]
 8005b52:	4645      	mov	r5, r8
 8005b54:	9a04      	ldr	r2, [sp, #16]
 8005b56:	2101      	movs	r1, #1
 8005b58:	441a      	add	r2, r3
 8005b5a:	4620      	mov	r0, r4
 8005b5c:	4498      	add	r8, r3
 8005b5e:	9204      	str	r2, [sp, #16]
 8005b60:	f000 fd6c 	bl	800663c <__i2b>
 8005b64:	4607      	mov	r7, r0
 8005b66:	2d00      	cmp	r5, #0
 8005b68:	dd0b      	ble.n	8005b82 <_dtoa_r+0x78a>
 8005b6a:	9b04      	ldr	r3, [sp, #16]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	dd08      	ble.n	8005b82 <_dtoa_r+0x78a>
 8005b70:	42ab      	cmp	r3, r5
 8005b72:	9a04      	ldr	r2, [sp, #16]
 8005b74:	bfa8      	it	ge
 8005b76:	462b      	movge	r3, r5
 8005b78:	eba8 0803 	sub.w	r8, r8, r3
 8005b7c:	1aed      	subs	r5, r5, r3
 8005b7e:	1ad3      	subs	r3, r2, r3
 8005b80:	9304      	str	r3, [sp, #16]
 8005b82:	9b06      	ldr	r3, [sp, #24]
 8005b84:	b1fb      	cbz	r3, 8005bc6 <_dtoa_r+0x7ce>
 8005b86:	9b08      	ldr	r3, [sp, #32]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	f000 809f 	beq.w	8005ccc <_dtoa_r+0x8d4>
 8005b8e:	2e00      	cmp	r6, #0
 8005b90:	dd11      	ble.n	8005bb6 <_dtoa_r+0x7be>
 8005b92:	4639      	mov	r1, r7
 8005b94:	4632      	mov	r2, r6
 8005b96:	4620      	mov	r0, r4
 8005b98:	f000 fe0c 	bl	80067b4 <__pow5mult>
 8005b9c:	465a      	mov	r2, fp
 8005b9e:	4601      	mov	r1, r0
 8005ba0:	4607      	mov	r7, r0
 8005ba2:	4620      	mov	r0, r4
 8005ba4:	f000 fd60 	bl	8006668 <__multiply>
 8005ba8:	4659      	mov	r1, fp
 8005baa:	9007      	str	r0, [sp, #28]
 8005bac:	4620      	mov	r0, r4
 8005bae:	f000 fc89 	bl	80064c4 <_Bfree>
 8005bb2:	9b07      	ldr	r3, [sp, #28]
 8005bb4:	469b      	mov	fp, r3
 8005bb6:	9b06      	ldr	r3, [sp, #24]
 8005bb8:	1b9a      	subs	r2, r3, r6
 8005bba:	d004      	beq.n	8005bc6 <_dtoa_r+0x7ce>
 8005bbc:	4659      	mov	r1, fp
 8005bbe:	4620      	mov	r0, r4
 8005bc0:	f000 fdf8 	bl	80067b4 <__pow5mult>
 8005bc4:	4683      	mov	fp, r0
 8005bc6:	2101      	movs	r1, #1
 8005bc8:	4620      	mov	r0, r4
 8005bca:	f000 fd37 	bl	800663c <__i2b>
 8005bce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	4606      	mov	r6, r0
 8005bd4:	dd7c      	ble.n	8005cd0 <_dtoa_r+0x8d8>
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	4601      	mov	r1, r0
 8005bda:	4620      	mov	r0, r4
 8005bdc:	f000 fdea 	bl	80067b4 <__pow5mult>
 8005be0:	9b05      	ldr	r3, [sp, #20]
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	4606      	mov	r6, r0
 8005be6:	dd76      	ble.n	8005cd6 <_dtoa_r+0x8de>
 8005be8:	2300      	movs	r3, #0
 8005bea:	9306      	str	r3, [sp, #24]
 8005bec:	6933      	ldr	r3, [r6, #16]
 8005bee:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005bf2:	6918      	ldr	r0, [r3, #16]
 8005bf4:	f000 fcd2 	bl	800659c <__hi0bits>
 8005bf8:	f1c0 0020 	rsb	r0, r0, #32
 8005bfc:	9b04      	ldr	r3, [sp, #16]
 8005bfe:	4418      	add	r0, r3
 8005c00:	f010 001f 	ands.w	r0, r0, #31
 8005c04:	f000 8086 	beq.w	8005d14 <_dtoa_r+0x91c>
 8005c08:	f1c0 0320 	rsb	r3, r0, #32
 8005c0c:	2b04      	cmp	r3, #4
 8005c0e:	dd7f      	ble.n	8005d10 <_dtoa_r+0x918>
 8005c10:	f1c0 001c 	rsb	r0, r0, #28
 8005c14:	9b04      	ldr	r3, [sp, #16]
 8005c16:	4403      	add	r3, r0
 8005c18:	4480      	add	r8, r0
 8005c1a:	4405      	add	r5, r0
 8005c1c:	9304      	str	r3, [sp, #16]
 8005c1e:	f1b8 0f00 	cmp.w	r8, #0
 8005c22:	dd05      	ble.n	8005c30 <_dtoa_r+0x838>
 8005c24:	4659      	mov	r1, fp
 8005c26:	4642      	mov	r2, r8
 8005c28:	4620      	mov	r0, r4
 8005c2a:	f000 fe1d 	bl	8006868 <__lshift>
 8005c2e:	4683      	mov	fp, r0
 8005c30:	9b04      	ldr	r3, [sp, #16]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	dd05      	ble.n	8005c42 <_dtoa_r+0x84a>
 8005c36:	4631      	mov	r1, r6
 8005c38:	461a      	mov	r2, r3
 8005c3a:	4620      	mov	r0, r4
 8005c3c:	f000 fe14 	bl	8006868 <__lshift>
 8005c40:	4606      	mov	r6, r0
 8005c42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d069      	beq.n	8005d1c <_dtoa_r+0x924>
 8005c48:	4631      	mov	r1, r6
 8005c4a:	4658      	mov	r0, fp
 8005c4c:	f000 fe78 	bl	8006940 <__mcmp>
 8005c50:	2800      	cmp	r0, #0
 8005c52:	da63      	bge.n	8005d1c <_dtoa_r+0x924>
 8005c54:	2300      	movs	r3, #0
 8005c56:	4659      	mov	r1, fp
 8005c58:	220a      	movs	r2, #10
 8005c5a:	4620      	mov	r0, r4
 8005c5c:	f000 fc54 	bl	8006508 <__multadd>
 8005c60:	9b08      	ldr	r3, [sp, #32]
 8005c62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c66:	4683      	mov	fp, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	f000 818f 	beq.w	8005f8c <_dtoa_r+0xb94>
 8005c6e:	4639      	mov	r1, r7
 8005c70:	2300      	movs	r3, #0
 8005c72:	220a      	movs	r2, #10
 8005c74:	4620      	mov	r0, r4
 8005c76:	f000 fc47 	bl	8006508 <__multadd>
 8005c7a:	f1b9 0f00 	cmp.w	r9, #0
 8005c7e:	4607      	mov	r7, r0
 8005c80:	f300 808e 	bgt.w	8005da0 <_dtoa_r+0x9a8>
 8005c84:	9b05      	ldr	r3, [sp, #20]
 8005c86:	2b02      	cmp	r3, #2
 8005c88:	dc50      	bgt.n	8005d2c <_dtoa_r+0x934>
 8005c8a:	e089      	b.n	8005da0 <_dtoa_r+0x9a8>
 8005c8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005c8e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005c92:	e75d      	b.n	8005b50 <_dtoa_r+0x758>
 8005c94:	9b01      	ldr	r3, [sp, #4]
 8005c96:	1e5e      	subs	r6, r3, #1
 8005c98:	9b06      	ldr	r3, [sp, #24]
 8005c9a:	42b3      	cmp	r3, r6
 8005c9c:	bfbf      	itttt	lt
 8005c9e:	9b06      	ldrlt	r3, [sp, #24]
 8005ca0:	9606      	strlt	r6, [sp, #24]
 8005ca2:	1af2      	sublt	r2, r6, r3
 8005ca4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8005ca6:	bfb6      	itet	lt
 8005ca8:	189b      	addlt	r3, r3, r2
 8005caa:	1b9e      	subge	r6, r3, r6
 8005cac:	930d      	strlt	r3, [sp, #52]	; 0x34
 8005cae:	9b01      	ldr	r3, [sp, #4]
 8005cb0:	bfb8      	it	lt
 8005cb2:	2600      	movlt	r6, #0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	bfb5      	itete	lt
 8005cb8:	eba8 0503 	sublt.w	r5, r8, r3
 8005cbc:	9b01      	ldrge	r3, [sp, #4]
 8005cbe:	2300      	movlt	r3, #0
 8005cc0:	4645      	movge	r5, r8
 8005cc2:	e747      	b.n	8005b54 <_dtoa_r+0x75c>
 8005cc4:	9e06      	ldr	r6, [sp, #24]
 8005cc6:	9f08      	ldr	r7, [sp, #32]
 8005cc8:	4645      	mov	r5, r8
 8005cca:	e74c      	b.n	8005b66 <_dtoa_r+0x76e>
 8005ccc:	9a06      	ldr	r2, [sp, #24]
 8005cce:	e775      	b.n	8005bbc <_dtoa_r+0x7c4>
 8005cd0:	9b05      	ldr	r3, [sp, #20]
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	dc18      	bgt.n	8005d08 <_dtoa_r+0x910>
 8005cd6:	9b02      	ldr	r3, [sp, #8]
 8005cd8:	b9b3      	cbnz	r3, 8005d08 <_dtoa_r+0x910>
 8005cda:	9b03      	ldr	r3, [sp, #12]
 8005cdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ce0:	b9a3      	cbnz	r3, 8005d0c <_dtoa_r+0x914>
 8005ce2:	9b03      	ldr	r3, [sp, #12]
 8005ce4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ce8:	0d1b      	lsrs	r3, r3, #20
 8005cea:	051b      	lsls	r3, r3, #20
 8005cec:	b12b      	cbz	r3, 8005cfa <_dtoa_r+0x902>
 8005cee:	9b04      	ldr	r3, [sp, #16]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	9304      	str	r3, [sp, #16]
 8005cf4:	f108 0801 	add.w	r8, r8, #1
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	9306      	str	r3, [sp, #24]
 8005cfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	f47f af74 	bne.w	8005bec <_dtoa_r+0x7f4>
 8005d04:	2001      	movs	r0, #1
 8005d06:	e779      	b.n	8005bfc <_dtoa_r+0x804>
 8005d08:	2300      	movs	r3, #0
 8005d0a:	e7f6      	b.n	8005cfa <_dtoa_r+0x902>
 8005d0c:	9b02      	ldr	r3, [sp, #8]
 8005d0e:	e7f4      	b.n	8005cfa <_dtoa_r+0x902>
 8005d10:	d085      	beq.n	8005c1e <_dtoa_r+0x826>
 8005d12:	4618      	mov	r0, r3
 8005d14:	301c      	adds	r0, #28
 8005d16:	e77d      	b.n	8005c14 <_dtoa_r+0x81c>
 8005d18:	40240000 	.word	0x40240000
 8005d1c:	9b01      	ldr	r3, [sp, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	dc38      	bgt.n	8005d94 <_dtoa_r+0x99c>
 8005d22:	9b05      	ldr	r3, [sp, #20]
 8005d24:	2b02      	cmp	r3, #2
 8005d26:	dd35      	ble.n	8005d94 <_dtoa_r+0x99c>
 8005d28:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005d2c:	f1b9 0f00 	cmp.w	r9, #0
 8005d30:	d10d      	bne.n	8005d4e <_dtoa_r+0x956>
 8005d32:	4631      	mov	r1, r6
 8005d34:	464b      	mov	r3, r9
 8005d36:	2205      	movs	r2, #5
 8005d38:	4620      	mov	r0, r4
 8005d3a:	f000 fbe5 	bl	8006508 <__multadd>
 8005d3e:	4601      	mov	r1, r0
 8005d40:	4606      	mov	r6, r0
 8005d42:	4658      	mov	r0, fp
 8005d44:	f000 fdfc 	bl	8006940 <__mcmp>
 8005d48:	2800      	cmp	r0, #0
 8005d4a:	f73f adbd 	bgt.w	80058c8 <_dtoa_r+0x4d0>
 8005d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d50:	9d00      	ldr	r5, [sp, #0]
 8005d52:	ea6f 0a03 	mvn.w	sl, r3
 8005d56:	f04f 0800 	mov.w	r8, #0
 8005d5a:	4631      	mov	r1, r6
 8005d5c:	4620      	mov	r0, r4
 8005d5e:	f000 fbb1 	bl	80064c4 <_Bfree>
 8005d62:	2f00      	cmp	r7, #0
 8005d64:	f43f aeb4 	beq.w	8005ad0 <_dtoa_r+0x6d8>
 8005d68:	f1b8 0f00 	cmp.w	r8, #0
 8005d6c:	d005      	beq.n	8005d7a <_dtoa_r+0x982>
 8005d6e:	45b8      	cmp	r8, r7
 8005d70:	d003      	beq.n	8005d7a <_dtoa_r+0x982>
 8005d72:	4641      	mov	r1, r8
 8005d74:	4620      	mov	r0, r4
 8005d76:	f000 fba5 	bl	80064c4 <_Bfree>
 8005d7a:	4639      	mov	r1, r7
 8005d7c:	4620      	mov	r0, r4
 8005d7e:	f000 fba1 	bl	80064c4 <_Bfree>
 8005d82:	e6a5      	b.n	8005ad0 <_dtoa_r+0x6d8>
 8005d84:	2600      	movs	r6, #0
 8005d86:	4637      	mov	r7, r6
 8005d88:	e7e1      	b.n	8005d4e <_dtoa_r+0x956>
 8005d8a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005d8c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005d90:	4637      	mov	r7, r6
 8005d92:	e599      	b.n	80058c8 <_dtoa_r+0x4d0>
 8005d94:	9b08      	ldr	r3, [sp, #32]
 8005d96:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	f000 80fd 	beq.w	8005f9a <_dtoa_r+0xba2>
 8005da0:	2d00      	cmp	r5, #0
 8005da2:	dd05      	ble.n	8005db0 <_dtoa_r+0x9b8>
 8005da4:	4639      	mov	r1, r7
 8005da6:	462a      	mov	r2, r5
 8005da8:	4620      	mov	r0, r4
 8005daa:	f000 fd5d 	bl	8006868 <__lshift>
 8005dae:	4607      	mov	r7, r0
 8005db0:	9b06      	ldr	r3, [sp, #24]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d05c      	beq.n	8005e70 <_dtoa_r+0xa78>
 8005db6:	6879      	ldr	r1, [r7, #4]
 8005db8:	4620      	mov	r0, r4
 8005dba:	f000 fb43 	bl	8006444 <_Balloc>
 8005dbe:	4605      	mov	r5, r0
 8005dc0:	b928      	cbnz	r0, 8005dce <_dtoa_r+0x9d6>
 8005dc2:	4b80      	ldr	r3, [pc, #512]	; (8005fc4 <_dtoa_r+0xbcc>)
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005dca:	f7ff bb2e 	b.w	800542a <_dtoa_r+0x32>
 8005dce:	693a      	ldr	r2, [r7, #16]
 8005dd0:	3202      	adds	r2, #2
 8005dd2:	0092      	lsls	r2, r2, #2
 8005dd4:	f107 010c 	add.w	r1, r7, #12
 8005dd8:	300c      	adds	r0, #12
 8005dda:	f000 fb25 	bl	8006428 <memcpy>
 8005dde:	2201      	movs	r2, #1
 8005de0:	4629      	mov	r1, r5
 8005de2:	4620      	mov	r0, r4
 8005de4:	f000 fd40 	bl	8006868 <__lshift>
 8005de8:	9b00      	ldr	r3, [sp, #0]
 8005dea:	3301      	adds	r3, #1
 8005dec:	9301      	str	r3, [sp, #4]
 8005dee:	9b00      	ldr	r3, [sp, #0]
 8005df0:	444b      	add	r3, r9
 8005df2:	9307      	str	r3, [sp, #28]
 8005df4:	9b02      	ldr	r3, [sp, #8]
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	46b8      	mov	r8, r7
 8005dfc:	9306      	str	r3, [sp, #24]
 8005dfe:	4607      	mov	r7, r0
 8005e00:	9b01      	ldr	r3, [sp, #4]
 8005e02:	4631      	mov	r1, r6
 8005e04:	3b01      	subs	r3, #1
 8005e06:	4658      	mov	r0, fp
 8005e08:	9302      	str	r3, [sp, #8]
 8005e0a:	f7ff fa69 	bl	80052e0 <quorem>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	3330      	adds	r3, #48	; 0x30
 8005e12:	9004      	str	r0, [sp, #16]
 8005e14:	4641      	mov	r1, r8
 8005e16:	4658      	mov	r0, fp
 8005e18:	9308      	str	r3, [sp, #32]
 8005e1a:	f000 fd91 	bl	8006940 <__mcmp>
 8005e1e:	463a      	mov	r2, r7
 8005e20:	4681      	mov	r9, r0
 8005e22:	4631      	mov	r1, r6
 8005e24:	4620      	mov	r0, r4
 8005e26:	f000 fda7 	bl	8006978 <__mdiff>
 8005e2a:	68c2      	ldr	r2, [r0, #12]
 8005e2c:	9b08      	ldr	r3, [sp, #32]
 8005e2e:	4605      	mov	r5, r0
 8005e30:	bb02      	cbnz	r2, 8005e74 <_dtoa_r+0xa7c>
 8005e32:	4601      	mov	r1, r0
 8005e34:	4658      	mov	r0, fp
 8005e36:	f000 fd83 	bl	8006940 <__mcmp>
 8005e3a:	9b08      	ldr	r3, [sp, #32]
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	4629      	mov	r1, r5
 8005e40:	4620      	mov	r0, r4
 8005e42:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8005e46:	f000 fb3d 	bl	80064c4 <_Bfree>
 8005e4a:	9b05      	ldr	r3, [sp, #20]
 8005e4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e4e:	9d01      	ldr	r5, [sp, #4]
 8005e50:	ea43 0102 	orr.w	r1, r3, r2
 8005e54:	9b06      	ldr	r3, [sp, #24]
 8005e56:	430b      	orrs	r3, r1
 8005e58:	9b08      	ldr	r3, [sp, #32]
 8005e5a:	d10d      	bne.n	8005e78 <_dtoa_r+0xa80>
 8005e5c:	2b39      	cmp	r3, #57	; 0x39
 8005e5e:	d029      	beq.n	8005eb4 <_dtoa_r+0xabc>
 8005e60:	f1b9 0f00 	cmp.w	r9, #0
 8005e64:	dd01      	ble.n	8005e6a <_dtoa_r+0xa72>
 8005e66:	9b04      	ldr	r3, [sp, #16]
 8005e68:	3331      	adds	r3, #49	; 0x31
 8005e6a:	9a02      	ldr	r2, [sp, #8]
 8005e6c:	7013      	strb	r3, [r2, #0]
 8005e6e:	e774      	b.n	8005d5a <_dtoa_r+0x962>
 8005e70:	4638      	mov	r0, r7
 8005e72:	e7b9      	b.n	8005de8 <_dtoa_r+0x9f0>
 8005e74:	2201      	movs	r2, #1
 8005e76:	e7e2      	b.n	8005e3e <_dtoa_r+0xa46>
 8005e78:	f1b9 0f00 	cmp.w	r9, #0
 8005e7c:	db06      	blt.n	8005e8c <_dtoa_r+0xa94>
 8005e7e:	9905      	ldr	r1, [sp, #20]
 8005e80:	ea41 0909 	orr.w	r9, r1, r9
 8005e84:	9906      	ldr	r1, [sp, #24]
 8005e86:	ea59 0101 	orrs.w	r1, r9, r1
 8005e8a:	d120      	bne.n	8005ece <_dtoa_r+0xad6>
 8005e8c:	2a00      	cmp	r2, #0
 8005e8e:	ddec      	ble.n	8005e6a <_dtoa_r+0xa72>
 8005e90:	4659      	mov	r1, fp
 8005e92:	2201      	movs	r2, #1
 8005e94:	4620      	mov	r0, r4
 8005e96:	9301      	str	r3, [sp, #4]
 8005e98:	f000 fce6 	bl	8006868 <__lshift>
 8005e9c:	4631      	mov	r1, r6
 8005e9e:	4683      	mov	fp, r0
 8005ea0:	f000 fd4e 	bl	8006940 <__mcmp>
 8005ea4:	2800      	cmp	r0, #0
 8005ea6:	9b01      	ldr	r3, [sp, #4]
 8005ea8:	dc02      	bgt.n	8005eb0 <_dtoa_r+0xab8>
 8005eaa:	d1de      	bne.n	8005e6a <_dtoa_r+0xa72>
 8005eac:	07da      	lsls	r2, r3, #31
 8005eae:	d5dc      	bpl.n	8005e6a <_dtoa_r+0xa72>
 8005eb0:	2b39      	cmp	r3, #57	; 0x39
 8005eb2:	d1d8      	bne.n	8005e66 <_dtoa_r+0xa6e>
 8005eb4:	9a02      	ldr	r2, [sp, #8]
 8005eb6:	2339      	movs	r3, #57	; 0x39
 8005eb8:	7013      	strb	r3, [r2, #0]
 8005eba:	462b      	mov	r3, r5
 8005ebc:	461d      	mov	r5, r3
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005ec4:	2a39      	cmp	r2, #57	; 0x39
 8005ec6:	d050      	beq.n	8005f6a <_dtoa_r+0xb72>
 8005ec8:	3201      	adds	r2, #1
 8005eca:	701a      	strb	r2, [r3, #0]
 8005ecc:	e745      	b.n	8005d5a <_dtoa_r+0x962>
 8005ece:	2a00      	cmp	r2, #0
 8005ed0:	dd03      	ble.n	8005eda <_dtoa_r+0xae2>
 8005ed2:	2b39      	cmp	r3, #57	; 0x39
 8005ed4:	d0ee      	beq.n	8005eb4 <_dtoa_r+0xabc>
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	e7c7      	b.n	8005e6a <_dtoa_r+0xa72>
 8005eda:	9a01      	ldr	r2, [sp, #4]
 8005edc:	9907      	ldr	r1, [sp, #28]
 8005ede:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005ee2:	428a      	cmp	r2, r1
 8005ee4:	d02a      	beq.n	8005f3c <_dtoa_r+0xb44>
 8005ee6:	4659      	mov	r1, fp
 8005ee8:	2300      	movs	r3, #0
 8005eea:	220a      	movs	r2, #10
 8005eec:	4620      	mov	r0, r4
 8005eee:	f000 fb0b 	bl	8006508 <__multadd>
 8005ef2:	45b8      	cmp	r8, r7
 8005ef4:	4683      	mov	fp, r0
 8005ef6:	f04f 0300 	mov.w	r3, #0
 8005efa:	f04f 020a 	mov.w	r2, #10
 8005efe:	4641      	mov	r1, r8
 8005f00:	4620      	mov	r0, r4
 8005f02:	d107      	bne.n	8005f14 <_dtoa_r+0xb1c>
 8005f04:	f000 fb00 	bl	8006508 <__multadd>
 8005f08:	4680      	mov	r8, r0
 8005f0a:	4607      	mov	r7, r0
 8005f0c:	9b01      	ldr	r3, [sp, #4]
 8005f0e:	3301      	adds	r3, #1
 8005f10:	9301      	str	r3, [sp, #4]
 8005f12:	e775      	b.n	8005e00 <_dtoa_r+0xa08>
 8005f14:	f000 faf8 	bl	8006508 <__multadd>
 8005f18:	4639      	mov	r1, r7
 8005f1a:	4680      	mov	r8, r0
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	220a      	movs	r2, #10
 8005f20:	4620      	mov	r0, r4
 8005f22:	f000 faf1 	bl	8006508 <__multadd>
 8005f26:	4607      	mov	r7, r0
 8005f28:	e7f0      	b.n	8005f0c <_dtoa_r+0xb14>
 8005f2a:	f1b9 0f00 	cmp.w	r9, #0
 8005f2e:	9a00      	ldr	r2, [sp, #0]
 8005f30:	bfcc      	ite	gt
 8005f32:	464d      	movgt	r5, r9
 8005f34:	2501      	movle	r5, #1
 8005f36:	4415      	add	r5, r2
 8005f38:	f04f 0800 	mov.w	r8, #0
 8005f3c:	4659      	mov	r1, fp
 8005f3e:	2201      	movs	r2, #1
 8005f40:	4620      	mov	r0, r4
 8005f42:	9301      	str	r3, [sp, #4]
 8005f44:	f000 fc90 	bl	8006868 <__lshift>
 8005f48:	4631      	mov	r1, r6
 8005f4a:	4683      	mov	fp, r0
 8005f4c:	f000 fcf8 	bl	8006940 <__mcmp>
 8005f50:	2800      	cmp	r0, #0
 8005f52:	dcb2      	bgt.n	8005eba <_dtoa_r+0xac2>
 8005f54:	d102      	bne.n	8005f5c <_dtoa_r+0xb64>
 8005f56:	9b01      	ldr	r3, [sp, #4]
 8005f58:	07db      	lsls	r3, r3, #31
 8005f5a:	d4ae      	bmi.n	8005eba <_dtoa_r+0xac2>
 8005f5c:	462b      	mov	r3, r5
 8005f5e:	461d      	mov	r5, r3
 8005f60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f64:	2a30      	cmp	r2, #48	; 0x30
 8005f66:	d0fa      	beq.n	8005f5e <_dtoa_r+0xb66>
 8005f68:	e6f7      	b.n	8005d5a <_dtoa_r+0x962>
 8005f6a:	9a00      	ldr	r2, [sp, #0]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d1a5      	bne.n	8005ebc <_dtoa_r+0xac4>
 8005f70:	f10a 0a01 	add.w	sl, sl, #1
 8005f74:	2331      	movs	r3, #49	; 0x31
 8005f76:	e779      	b.n	8005e6c <_dtoa_r+0xa74>
 8005f78:	4b13      	ldr	r3, [pc, #76]	; (8005fc8 <_dtoa_r+0xbd0>)
 8005f7a:	f7ff baaf 	b.w	80054dc <_dtoa_r+0xe4>
 8005f7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f47f aa86 	bne.w	8005492 <_dtoa_r+0x9a>
 8005f86:	4b11      	ldr	r3, [pc, #68]	; (8005fcc <_dtoa_r+0xbd4>)
 8005f88:	f7ff baa8 	b.w	80054dc <_dtoa_r+0xe4>
 8005f8c:	f1b9 0f00 	cmp.w	r9, #0
 8005f90:	dc03      	bgt.n	8005f9a <_dtoa_r+0xba2>
 8005f92:	9b05      	ldr	r3, [sp, #20]
 8005f94:	2b02      	cmp	r3, #2
 8005f96:	f73f aec9 	bgt.w	8005d2c <_dtoa_r+0x934>
 8005f9a:	9d00      	ldr	r5, [sp, #0]
 8005f9c:	4631      	mov	r1, r6
 8005f9e:	4658      	mov	r0, fp
 8005fa0:	f7ff f99e 	bl	80052e0 <quorem>
 8005fa4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005fa8:	f805 3b01 	strb.w	r3, [r5], #1
 8005fac:	9a00      	ldr	r2, [sp, #0]
 8005fae:	1aaa      	subs	r2, r5, r2
 8005fb0:	4591      	cmp	r9, r2
 8005fb2:	ddba      	ble.n	8005f2a <_dtoa_r+0xb32>
 8005fb4:	4659      	mov	r1, fp
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	220a      	movs	r2, #10
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f000 faa4 	bl	8006508 <__multadd>
 8005fc0:	4683      	mov	fp, r0
 8005fc2:	e7eb      	b.n	8005f9c <_dtoa_r+0xba4>
 8005fc4:	08007373 	.word	0x08007373
 8005fc8:	080072cc 	.word	0x080072cc
 8005fcc:	080072f0 	.word	0x080072f0

08005fd0 <__sflush_r>:
 8005fd0:	898a      	ldrh	r2, [r1, #12]
 8005fd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fd6:	4605      	mov	r5, r0
 8005fd8:	0710      	lsls	r0, r2, #28
 8005fda:	460c      	mov	r4, r1
 8005fdc:	d458      	bmi.n	8006090 <__sflush_r+0xc0>
 8005fde:	684b      	ldr	r3, [r1, #4]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	dc05      	bgt.n	8005ff0 <__sflush_r+0x20>
 8005fe4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	dc02      	bgt.n	8005ff0 <__sflush_r+0x20>
 8005fea:	2000      	movs	r0, #0
 8005fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ff0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005ff2:	2e00      	cmp	r6, #0
 8005ff4:	d0f9      	beq.n	8005fea <__sflush_r+0x1a>
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005ffc:	682f      	ldr	r7, [r5, #0]
 8005ffe:	602b      	str	r3, [r5, #0]
 8006000:	d032      	beq.n	8006068 <__sflush_r+0x98>
 8006002:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006004:	89a3      	ldrh	r3, [r4, #12]
 8006006:	075a      	lsls	r2, r3, #29
 8006008:	d505      	bpl.n	8006016 <__sflush_r+0x46>
 800600a:	6863      	ldr	r3, [r4, #4]
 800600c:	1ac0      	subs	r0, r0, r3
 800600e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006010:	b10b      	cbz	r3, 8006016 <__sflush_r+0x46>
 8006012:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006014:	1ac0      	subs	r0, r0, r3
 8006016:	2300      	movs	r3, #0
 8006018:	4602      	mov	r2, r0
 800601a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800601c:	6a21      	ldr	r1, [r4, #32]
 800601e:	4628      	mov	r0, r5
 8006020:	47b0      	blx	r6
 8006022:	1c43      	adds	r3, r0, #1
 8006024:	89a3      	ldrh	r3, [r4, #12]
 8006026:	d106      	bne.n	8006036 <__sflush_r+0x66>
 8006028:	6829      	ldr	r1, [r5, #0]
 800602a:	291d      	cmp	r1, #29
 800602c:	d82c      	bhi.n	8006088 <__sflush_r+0xb8>
 800602e:	4a2a      	ldr	r2, [pc, #168]	; (80060d8 <__sflush_r+0x108>)
 8006030:	40ca      	lsrs	r2, r1
 8006032:	07d6      	lsls	r6, r2, #31
 8006034:	d528      	bpl.n	8006088 <__sflush_r+0xb8>
 8006036:	2200      	movs	r2, #0
 8006038:	6062      	str	r2, [r4, #4]
 800603a:	04d9      	lsls	r1, r3, #19
 800603c:	6922      	ldr	r2, [r4, #16]
 800603e:	6022      	str	r2, [r4, #0]
 8006040:	d504      	bpl.n	800604c <__sflush_r+0x7c>
 8006042:	1c42      	adds	r2, r0, #1
 8006044:	d101      	bne.n	800604a <__sflush_r+0x7a>
 8006046:	682b      	ldr	r3, [r5, #0]
 8006048:	b903      	cbnz	r3, 800604c <__sflush_r+0x7c>
 800604a:	6560      	str	r0, [r4, #84]	; 0x54
 800604c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800604e:	602f      	str	r7, [r5, #0]
 8006050:	2900      	cmp	r1, #0
 8006052:	d0ca      	beq.n	8005fea <__sflush_r+0x1a>
 8006054:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006058:	4299      	cmp	r1, r3
 800605a:	d002      	beq.n	8006062 <__sflush_r+0x92>
 800605c:	4628      	mov	r0, r5
 800605e:	f000 fd7f 	bl	8006b60 <_free_r>
 8006062:	2000      	movs	r0, #0
 8006064:	6360      	str	r0, [r4, #52]	; 0x34
 8006066:	e7c1      	b.n	8005fec <__sflush_r+0x1c>
 8006068:	6a21      	ldr	r1, [r4, #32]
 800606a:	2301      	movs	r3, #1
 800606c:	4628      	mov	r0, r5
 800606e:	47b0      	blx	r6
 8006070:	1c41      	adds	r1, r0, #1
 8006072:	d1c7      	bne.n	8006004 <__sflush_r+0x34>
 8006074:	682b      	ldr	r3, [r5, #0]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d0c4      	beq.n	8006004 <__sflush_r+0x34>
 800607a:	2b1d      	cmp	r3, #29
 800607c:	d001      	beq.n	8006082 <__sflush_r+0xb2>
 800607e:	2b16      	cmp	r3, #22
 8006080:	d101      	bne.n	8006086 <__sflush_r+0xb6>
 8006082:	602f      	str	r7, [r5, #0]
 8006084:	e7b1      	b.n	8005fea <__sflush_r+0x1a>
 8006086:	89a3      	ldrh	r3, [r4, #12]
 8006088:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800608c:	81a3      	strh	r3, [r4, #12]
 800608e:	e7ad      	b.n	8005fec <__sflush_r+0x1c>
 8006090:	690f      	ldr	r7, [r1, #16]
 8006092:	2f00      	cmp	r7, #0
 8006094:	d0a9      	beq.n	8005fea <__sflush_r+0x1a>
 8006096:	0793      	lsls	r3, r2, #30
 8006098:	680e      	ldr	r6, [r1, #0]
 800609a:	bf08      	it	eq
 800609c:	694b      	ldreq	r3, [r1, #20]
 800609e:	600f      	str	r7, [r1, #0]
 80060a0:	bf18      	it	ne
 80060a2:	2300      	movne	r3, #0
 80060a4:	eba6 0807 	sub.w	r8, r6, r7
 80060a8:	608b      	str	r3, [r1, #8]
 80060aa:	f1b8 0f00 	cmp.w	r8, #0
 80060ae:	dd9c      	ble.n	8005fea <__sflush_r+0x1a>
 80060b0:	6a21      	ldr	r1, [r4, #32]
 80060b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80060b4:	4643      	mov	r3, r8
 80060b6:	463a      	mov	r2, r7
 80060b8:	4628      	mov	r0, r5
 80060ba:	47b0      	blx	r6
 80060bc:	2800      	cmp	r0, #0
 80060be:	dc06      	bgt.n	80060ce <__sflush_r+0xfe>
 80060c0:	89a3      	ldrh	r3, [r4, #12]
 80060c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060c6:	81a3      	strh	r3, [r4, #12]
 80060c8:	f04f 30ff 	mov.w	r0, #4294967295
 80060cc:	e78e      	b.n	8005fec <__sflush_r+0x1c>
 80060ce:	4407      	add	r7, r0
 80060d0:	eba8 0800 	sub.w	r8, r8, r0
 80060d4:	e7e9      	b.n	80060aa <__sflush_r+0xda>
 80060d6:	bf00      	nop
 80060d8:	20400001 	.word	0x20400001

080060dc <_fflush_r>:
 80060dc:	b538      	push	{r3, r4, r5, lr}
 80060de:	690b      	ldr	r3, [r1, #16]
 80060e0:	4605      	mov	r5, r0
 80060e2:	460c      	mov	r4, r1
 80060e4:	b913      	cbnz	r3, 80060ec <_fflush_r+0x10>
 80060e6:	2500      	movs	r5, #0
 80060e8:	4628      	mov	r0, r5
 80060ea:	bd38      	pop	{r3, r4, r5, pc}
 80060ec:	b118      	cbz	r0, 80060f6 <_fflush_r+0x1a>
 80060ee:	6983      	ldr	r3, [r0, #24]
 80060f0:	b90b      	cbnz	r3, 80060f6 <_fflush_r+0x1a>
 80060f2:	f000 f887 	bl	8006204 <__sinit>
 80060f6:	4b14      	ldr	r3, [pc, #80]	; (8006148 <_fflush_r+0x6c>)
 80060f8:	429c      	cmp	r4, r3
 80060fa:	d11b      	bne.n	8006134 <_fflush_r+0x58>
 80060fc:	686c      	ldr	r4, [r5, #4]
 80060fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d0ef      	beq.n	80060e6 <_fflush_r+0xa>
 8006106:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006108:	07d0      	lsls	r0, r2, #31
 800610a:	d404      	bmi.n	8006116 <_fflush_r+0x3a>
 800610c:	0599      	lsls	r1, r3, #22
 800610e:	d402      	bmi.n	8006116 <_fflush_r+0x3a>
 8006110:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006112:	f000 f91a 	bl	800634a <__retarget_lock_acquire_recursive>
 8006116:	4628      	mov	r0, r5
 8006118:	4621      	mov	r1, r4
 800611a:	f7ff ff59 	bl	8005fd0 <__sflush_r>
 800611e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006120:	07da      	lsls	r2, r3, #31
 8006122:	4605      	mov	r5, r0
 8006124:	d4e0      	bmi.n	80060e8 <_fflush_r+0xc>
 8006126:	89a3      	ldrh	r3, [r4, #12]
 8006128:	059b      	lsls	r3, r3, #22
 800612a:	d4dd      	bmi.n	80060e8 <_fflush_r+0xc>
 800612c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800612e:	f000 f90d 	bl	800634c <__retarget_lock_release_recursive>
 8006132:	e7d9      	b.n	80060e8 <_fflush_r+0xc>
 8006134:	4b05      	ldr	r3, [pc, #20]	; (800614c <_fflush_r+0x70>)
 8006136:	429c      	cmp	r4, r3
 8006138:	d101      	bne.n	800613e <_fflush_r+0x62>
 800613a:	68ac      	ldr	r4, [r5, #8]
 800613c:	e7df      	b.n	80060fe <_fflush_r+0x22>
 800613e:	4b04      	ldr	r3, [pc, #16]	; (8006150 <_fflush_r+0x74>)
 8006140:	429c      	cmp	r4, r3
 8006142:	bf08      	it	eq
 8006144:	68ec      	ldreq	r4, [r5, #12]
 8006146:	e7da      	b.n	80060fe <_fflush_r+0x22>
 8006148:	080073a4 	.word	0x080073a4
 800614c:	080073c4 	.word	0x080073c4
 8006150:	08007384 	.word	0x08007384

08006154 <std>:
 8006154:	2300      	movs	r3, #0
 8006156:	b510      	push	{r4, lr}
 8006158:	4604      	mov	r4, r0
 800615a:	e9c0 3300 	strd	r3, r3, [r0]
 800615e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006162:	6083      	str	r3, [r0, #8]
 8006164:	8181      	strh	r1, [r0, #12]
 8006166:	6643      	str	r3, [r0, #100]	; 0x64
 8006168:	81c2      	strh	r2, [r0, #14]
 800616a:	6183      	str	r3, [r0, #24]
 800616c:	4619      	mov	r1, r3
 800616e:	2208      	movs	r2, #8
 8006170:	305c      	adds	r0, #92	; 0x5c
 8006172:	f7fe faf5 	bl	8004760 <memset>
 8006176:	4b05      	ldr	r3, [pc, #20]	; (800618c <std+0x38>)
 8006178:	6263      	str	r3, [r4, #36]	; 0x24
 800617a:	4b05      	ldr	r3, [pc, #20]	; (8006190 <std+0x3c>)
 800617c:	62a3      	str	r3, [r4, #40]	; 0x28
 800617e:	4b05      	ldr	r3, [pc, #20]	; (8006194 <std+0x40>)
 8006180:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006182:	4b05      	ldr	r3, [pc, #20]	; (8006198 <std+0x44>)
 8006184:	6224      	str	r4, [r4, #32]
 8006186:	6323      	str	r3, [r4, #48]	; 0x30
 8006188:	bd10      	pop	{r4, pc}
 800618a:	bf00      	nop
 800618c:	08006f89 	.word	0x08006f89
 8006190:	08006fab 	.word	0x08006fab
 8006194:	08006fe3 	.word	0x08006fe3
 8006198:	08007007 	.word	0x08007007

0800619c <_cleanup_r>:
 800619c:	4901      	ldr	r1, [pc, #4]	; (80061a4 <_cleanup_r+0x8>)
 800619e:	f000 b8af 	b.w	8006300 <_fwalk_reent>
 80061a2:	bf00      	nop
 80061a4:	080060dd 	.word	0x080060dd

080061a8 <__sfmoreglue>:
 80061a8:	b570      	push	{r4, r5, r6, lr}
 80061aa:	1e4a      	subs	r2, r1, #1
 80061ac:	2568      	movs	r5, #104	; 0x68
 80061ae:	4355      	muls	r5, r2
 80061b0:	460e      	mov	r6, r1
 80061b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80061b6:	f000 fd23 	bl	8006c00 <_malloc_r>
 80061ba:	4604      	mov	r4, r0
 80061bc:	b140      	cbz	r0, 80061d0 <__sfmoreglue+0x28>
 80061be:	2100      	movs	r1, #0
 80061c0:	e9c0 1600 	strd	r1, r6, [r0]
 80061c4:	300c      	adds	r0, #12
 80061c6:	60a0      	str	r0, [r4, #8]
 80061c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80061cc:	f7fe fac8 	bl	8004760 <memset>
 80061d0:	4620      	mov	r0, r4
 80061d2:	bd70      	pop	{r4, r5, r6, pc}

080061d4 <__sfp_lock_acquire>:
 80061d4:	4801      	ldr	r0, [pc, #4]	; (80061dc <__sfp_lock_acquire+0x8>)
 80061d6:	f000 b8b8 	b.w	800634a <__retarget_lock_acquire_recursive>
 80061da:	bf00      	nop
 80061dc:	20000478 	.word	0x20000478

080061e0 <__sfp_lock_release>:
 80061e0:	4801      	ldr	r0, [pc, #4]	; (80061e8 <__sfp_lock_release+0x8>)
 80061e2:	f000 b8b3 	b.w	800634c <__retarget_lock_release_recursive>
 80061e6:	bf00      	nop
 80061e8:	20000478 	.word	0x20000478

080061ec <__sinit_lock_acquire>:
 80061ec:	4801      	ldr	r0, [pc, #4]	; (80061f4 <__sinit_lock_acquire+0x8>)
 80061ee:	f000 b8ac 	b.w	800634a <__retarget_lock_acquire_recursive>
 80061f2:	bf00      	nop
 80061f4:	20000473 	.word	0x20000473

080061f8 <__sinit_lock_release>:
 80061f8:	4801      	ldr	r0, [pc, #4]	; (8006200 <__sinit_lock_release+0x8>)
 80061fa:	f000 b8a7 	b.w	800634c <__retarget_lock_release_recursive>
 80061fe:	bf00      	nop
 8006200:	20000473 	.word	0x20000473

08006204 <__sinit>:
 8006204:	b510      	push	{r4, lr}
 8006206:	4604      	mov	r4, r0
 8006208:	f7ff fff0 	bl	80061ec <__sinit_lock_acquire>
 800620c:	69a3      	ldr	r3, [r4, #24]
 800620e:	b11b      	cbz	r3, 8006218 <__sinit+0x14>
 8006210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006214:	f7ff bff0 	b.w	80061f8 <__sinit_lock_release>
 8006218:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800621c:	6523      	str	r3, [r4, #80]	; 0x50
 800621e:	4b13      	ldr	r3, [pc, #76]	; (800626c <__sinit+0x68>)
 8006220:	4a13      	ldr	r2, [pc, #76]	; (8006270 <__sinit+0x6c>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	62a2      	str	r2, [r4, #40]	; 0x28
 8006226:	42a3      	cmp	r3, r4
 8006228:	bf04      	itt	eq
 800622a:	2301      	moveq	r3, #1
 800622c:	61a3      	streq	r3, [r4, #24]
 800622e:	4620      	mov	r0, r4
 8006230:	f000 f820 	bl	8006274 <__sfp>
 8006234:	6060      	str	r0, [r4, #4]
 8006236:	4620      	mov	r0, r4
 8006238:	f000 f81c 	bl	8006274 <__sfp>
 800623c:	60a0      	str	r0, [r4, #8]
 800623e:	4620      	mov	r0, r4
 8006240:	f000 f818 	bl	8006274 <__sfp>
 8006244:	2200      	movs	r2, #0
 8006246:	60e0      	str	r0, [r4, #12]
 8006248:	2104      	movs	r1, #4
 800624a:	6860      	ldr	r0, [r4, #4]
 800624c:	f7ff ff82 	bl	8006154 <std>
 8006250:	68a0      	ldr	r0, [r4, #8]
 8006252:	2201      	movs	r2, #1
 8006254:	2109      	movs	r1, #9
 8006256:	f7ff ff7d 	bl	8006154 <std>
 800625a:	68e0      	ldr	r0, [r4, #12]
 800625c:	2202      	movs	r2, #2
 800625e:	2112      	movs	r1, #18
 8006260:	f7ff ff78 	bl	8006154 <std>
 8006264:	2301      	movs	r3, #1
 8006266:	61a3      	str	r3, [r4, #24]
 8006268:	e7d2      	b.n	8006210 <__sinit+0xc>
 800626a:	bf00      	nop
 800626c:	080072b8 	.word	0x080072b8
 8006270:	0800619d 	.word	0x0800619d

08006274 <__sfp>:
 8006274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006276:	4607      	mov	r7, r0
 8006278:	f7ff ffac 	bl	80061d4 <__sfp_lock_acquire>
 800627c:	4b1e      	ldr	r3, [pc, #120]	; (80062f8 <__sfp+0x84>)
 800627e:	681e      	ldr	r6, [r3, #0]
 8006280:	69b3      	ldr	r3, [r6, #24]
 8006282:	b913      	cbnz	r3, 800628a <__sfp+0x16>
 8006284:	4630      	mov	r0, r6
 8006286:	f7ff ffbd 	bl	8006204 <__sinit>
 800628a:	3648      	adds	r6, #72	; 0x48
 800628c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006290:	3b01      	subs	r3, #1
 8006292:	d503      	bpl.n	800629c <__sfp+0x28>
 8006294:	6833      	ldr	r3, [r6, #0]
 8006296:	b30b      	cbz	r3, 80062dc <__sfp+0x68>
 8006298:	6836      	ldr	r6, [r6, #0]
 800629a:	e7f7      	b.n	800628c <__sfp+0x18>
 800629c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80062a0:	b9d5      	cbnz	r5, 80062d8 <__sfp+0x64>
 80062a2:	4b16      	ldr	r3, [pc, #88]	; (80062fc <__sfp+0x88>)
 80062a4:	60e3      	str	r3, [r4, #12]
 80062a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80062aa:	6665      	str	r5, [r4, #100]	; 0x64
 80062ac:	f000 f84c 	bl	8006348 <__retarget_lock_init_recursive>
 80062b0:	f7ff ff96 	bl	80061e0 <__sfp_lock_release>
 80062b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80062b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80062bc:	6025      	str	r5, [r4, #0]
 80062be:	61a5      	str	r5, [r4, #24]
 80062c0:	2208      	movs	r2, #8
 80062c2:	4629      	mov	r1, r5
 80062c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80062c8:	f7fe fa4a 	bl	8004760 <memset>
 80062cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80062d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80062d4:	4620      	mov	r0, r4
 80062d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062d8:	3468      	adds	r4, #104	; 0x68
 80062da:	e7d9      	b.n	8006290 <__sfp+0x1c>
 80062dc:	2104      	movs	r1, #4
 80062de:	4638      	mov	r0, r7
 80062e0:	f7ff ff62 	bl	80061a8 <__sfmoreglue>
 80062e4:	4604      	mov	r4, r0
 80062e6:	6030      	str	r0, [r6, #0]
 80062e8:	2800      	cmp	r0, #0
 80062ea:	d1d5      	bne.n	8006298 <__sfp+0x24>
 80062ec:	f7ff ff78 	bl	80061e0 <__sfp_lock_release>
 80062f0:	230c      	movs	r3, #12
 80062f2:	603b      	str	r3, [r7, #0]
 80062f4:	e7ee      	b.n	80062d4 <__sfp+0x60>
 80062f6:	bf00      	nop
 80062f8:	080072b8 	.word	0x080072b8
 80062fc:	ffff0001 	.word	0xffff0001

08006300 <_fwalk_reent>:
 8006300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006304:	4606      	mov	r6, r0
 8006306:	4688      	mov	r8, r1
 8006308:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800630c:	2700      	movs	r7, #0
 800630e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006312:	f1b9 0901 	subs.w	r9, r9, #1
 8006316:	d505      	bpl.n	8006324 <_fwalk_reent+0x24>
 8006318:	6824      	ldr	r4, [r4, #0]
 800631a:	2c00      	cmp	r4, #0
 800631c:	d1f7      	bne.n	800630e <_fwalk_reent+0xe>
 800631e:	4638      	mov	r0, r7
 8006320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006324:	89ab      	ldrh	r3, [r5, #12]
 8006326:	2b01      	cmp	r3, #1
 8006328:	d907      	bls.n	800633a <_fwalk_reent+0x3a>
 800632a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800632e:	3301      	adds	r3, #1
 8006330:	d003      	beq.n	800633a <_fwalk_reent+0x3a>
 8006332:	4629      	mov	r1, r5
 8006334:	4630      	mov	r0, r6
 8006336:	47c0      	blx	r8
 8006338:	4307      	orrs	r7, r0
 800633a:	3568      	adds	r5, #104	; 0x68
 800633c:	e7e9      	b.n	8006312 <_fwalk_reent+0x12>
	...

08006340 <_localeconv_r>:
 8006340:	4800      	ldr	r0, [pc, #0]	; (8006344 <_localeconv_r+0x4>)
 8006342:	4770      	bx	lr
 8006344:	20000164 	.word	0x20000164

08006348 <__retarget_lock_init_recursive>:
 8006348:	4770      	bx	lr

0800634a <__retarget_lock_acquire_recursive>:
 800634a:	4770      	bx	lr

0800634c <__retarget_lock_release_recursive>:
 800634c:	4770      	bx	lr

0800634e <__swhatbuf_r>:
 800634e:	b570      	push	{r4, r5, r6, lr}
 8006350:	460e      	mov	r6, r1
 8006352:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006356:	2900      	cmp	r1, #0
 8006358:	b096      	sub	sp, #88	; 0x58
 800635a:	4614      	mov	r4, r2
 800635c:	461d      	mov	r5, r3
 800635e:	da07      	bge.n	8006370 <__swhatbuf_r+0x22>
 8006360:	2300      	movs	r3, #0
 8006362:	602b      	str	r3, [r5, #0]
 8006364:	89b3      	ldrh	r3, [r6, #12]
 8006366:	061a      	lsls	r2, r3, #24
 8006368:	d410      	bmi.n	800638c <__swhatbuf_r+0x3e>
 800636a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800636e:	e00e      	b.n	800638e <__swhatbuf_r+0x40>
 8006370:	466a      	mov	r2, sp
 8006372:	f000 fe9f 	bl	80070b4 <_fstat_r>
 8006376:	2800      	cmp	r0, #0
 8006378:	dbf2      	blt.n	8006360 <__swhatbuf_r+0x12>
 800637a:	9a01      	ldr	r2, [sp, #4]
 800637c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006380:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006384:	425a      	negs	r2, r3
 8006386:	415a      	adcs	r2, r3
 8006388:	602a      	str	r2, [r5, #0]
 800638a:	e7ee      	b.n	800636a <__swhatbuf_r+0x1c>
 800638c:	2340      	movs	r3, #64	; 0x40
 800638e:	2000      	movs	r0, #0
 8006390:	6023      	str	r3, [r4, #0]
 8006392:	b016      	add	sp, #88	; 0x58
 8006394:	bd70      	pop	{r4, r5, r6, pc}
	...

08006398 <__smakebuf_r>:
 8006398:	898b      	ldrh	r3, [r1, #12]
 800639a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800639c:	079d      	lsls	r5, r3, #30
 800639e:	4606      	mov	r6, r0
 80063a0:	460c      	mov	r4, r1
 80063a2:	d507      	bpl.n	80063b4 <__smakebuf_r+0x1c>
 80063a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80063a8:	6023      	str	r3, [r4, #0]
 80063aa:	6123      	str	r3, [r4, #16]
 80063ac:	2301      	movs	r3, #1
 80063ae:	6163      	str	r3, [r4, #20]
 80063b0:	b002      	add	sp, #8
 80063b2:	bd70      	pop	{r4, r5, r6, pc}
 80063b4:	ab01      	add	r3, sp, #4
 80063b6:	466a      	mov	r2, sp
 80063b8:	f7ff ffc9 	bl	800634e <__swhatbuf_r>
 80063bc:	9900      	ldr	r1, [sp, #0]
 80063be:	4605      	mov	r5, r0
 80063c0:	4630      	mov	r0, r6
 80063c2:	f000 fc1d 	bl	8006c00 <_malloc_r>
 80063c6:	b948      	cbnz	r0, 80063dc <__smakebuf_r+0x44>
 80063c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063cc:	059a      	lsls	r2, r3, #22
 80063ce:	d4ef      	bmi.n	80063b0 <__smakebuf_r+0x18>
 80063d0:	f023 0303 	bic.w	r3, r3, #3
 80063d4:	f043 0302 	orr.w	r3, r3, #2
 80063d8:	81a3      	strh	r3, [r4, #12]
 80063da:	e7e3      	b.n	80063a4 <__smakebuf_r+0xc>
 80063dc:	4b0d      	ldr	r3, [pc, #52]	; (8006414 <__smakebuf_r+0x7c>)
 80063de:	62b3      	str	r3, [r6, #40]	; 0x28
 80063e0:	89a3      	ldrh	r3, [r4, #12]
 80063e2:	6020      	str	r0, [r4, #0]
 80063e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063e8:	81a3      	strh	r3, [r4, #12]
 80063ea:	9b00      	ldr	r3, [sp, #0]
 80063ec:	6163      	str	r3, [r4, #20]
 80063ee:	9b01      	ldr	r3, [sp, #4]
 80063f0:	6120      	str	r0, [r4, #16]
 80063f2:	b15b      	cbz	r3, 800640c <__smakebuf_r+0x74>
 80063f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063f8:	4630      	mov	r0, r6
 80063fa:	f000 fe6d 	bl	80070d8 <_isatty_r>
 80063fe:	b128      	cbz	r0, 800640c <__smakebuf_r+0x74>
 8006400:	89a3      	ldrh	r3, [r4, #12]
 8006402:	f023 0303 	bic.w	r3, r3, #3
 8006406:	f043 0301 	orr.w	r3, r3, #1
 800640a:	81a3      	strh	r3, [r4, #12]
 800640c:	89a0      	ldrh	r0, [r4, #12]
 800640e:	4305      	orrs	r5, r0
 8006410:	81a5      	strh	r5, [r4, #12]
 8006412:	e7cd      	b.n	80063b0 <__smakebuf_r+0x18>
 8006414:	0800619d 	.word	0x0800619d

08006418 <malloc>:
 8006418:	4b02      	ldr	r3, [pc, #8]	; (8006424 <malloc+0xc>)
 800641a:	4601      	mov	r1, r0
 800641c:	6818      	ldr	r0, [r3, #0]
 800641e:	f000 bbef 	b.w	8006c00 <_malloc_r>
 8006422:	bf00      	nop
 8006424:	20000010 	.word	0x20000010

08006428 <memcpy>:
 8006428:	440a      	add	r2, r1
 800642a:	4291      	cmp	r1, r2
 800642c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006430:	d100      	bne.n	8006434 <memcpy+0xc>
 8006432:	4770      	bx	lr
 8006434:	b510      	push	{r4, lr}
 8006436:	f811 4b01 	ldrb.w	r4, [r1], #1
 800643a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800643e:	4291      	cmp	r1, r2
 8006440:	d1f9      	bne.n	8006436 <memcpy+0xe>
 8006442:	bd10      	pop	{r4, pc}

08006444 <_Balloc>:
 8006444:	b570      	push	{r4, r5, r6, lr}
 8006446:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006448:	4604      	mov	r4, r0
 800644a:	460d      	mov	r5, r1
 800644c:	b976      	cbnz	r6, 800646c <_Balloc+0x28>
 800644e:	2010      	movs	r0, #16
 8006450:	f7ff ffe2 	bl	8006418 <malloc>
 8006454:	4602      	mov	r2, r0
 8006456:	6260      	str	r0, [r4, #36]	; 0x24
 8006458:	b920      	cbnz	r0, 8006464 <_Balloc+0x20>
 800645a:	4b18      	ldr	r3, [pc, #96]	; (80064bc <_Balloc+0x78>)
 800645c:	4818      	ldr	r0, [pc, #96]	; (80064c0 <_Balloc+0x7c>)
 800645e:	2166      	movs	r1, #102	; 0x66
 8006460:	f000 fde8 	bl	8007034 <__assert_func>
 8006464:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006468:	6006      	str	r6, [r0, #0]
 800646a:	60c6      	str	r6, [r0, #12]
 800646c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800646e:	68f3      	ldr	r3, [r6, #12]
 8006470:	b183      	cbz	r3, 8006494 <_Balloc+0x50>
 8006472:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800647a:	b9b8      	cbnz	r0, 80064ac <_Balloc+0x68>
 800647c:	2101      	movs	r1, #1
 800647e:	fa01 f605 	lsl.w	r6, r1, r5
 8006482:	1d72      	adds	r2, r6, #5
 8006484:	0092      	lsls	r2, r2, #2
 8006486:	4620      	mov	r0, r4
 8006488:	f000 fb5a 	bl	8006b40 <_calloc_r>
 800648c:	b160      	cbz	r0, 80064a8 <_Balloc+0x64>
 800648e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006492:	e00e      	b.n	80064b2 <_Balloc+0x6e>
 8006494:	2221      	movs	r2, #33	; 0x21
 8006496:	2104      	movs	r1, #4
 8006498:	4620      	mov	r0, r4
 800649a:	f000 fb51 	bl	8006b40 <_calloc_r>
 800649e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064a0:	60f0      	str	r0, [r6, #12]
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d1e4      	bne.n	8006472 <_Balloc+0x2e>
 80064a8:	2000      	movs	r0, #0
 80064aa:	bd70      	pop	{r4, r5, r6, pc}
 80064ac:	6802      	ldr	r2, [r0, #0]
 80064ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80064b2:	2300      	movs	r3, #0
 80064b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80064b8:	e7f7      	b.n	80064aa <_Balloc+0x66>
 80064ba:	bf00      	nop
 80064bc:	080072fd 	.word	0x080072fd
 80064c0:	080073e4 	.word	0x080073e4

080064c4 <_Bfree>:
 80064c4:	b570      	push	{r4, r5, r6, lr}
 80064c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80064c8:	4605      	mov	r5, r0
 80064ca:	460c      	mov	r4, r1
 80064cc:	b976      	cbnz	r6, 80064ec <_Bfree+0x28>
 80064ce:	2010      	movs	r0, #16
 80064d0:	f7ff ffa2 	bl	8006418 <malloc>
 80064d4:	4602      	mov	r2, r0
 80064d6:	6268      	str	r0, [r5, #36]	; 0x24
 80064d8:	b920      	cbnz	r0, 80064e4 <_Bfree+0x20>
 80064da:	4b09      	ldr	r3, [pc, #36]	; (8006500 <_Bfree+0x3c>)
 80064dc:	4809      	ldr	r0, [pc, #36]	; (8006504 <_Bfree+0x40>)
 80064de:	218a      	movs	r1, #138	; 0x8a
 80064e0:	f000 fda8 	bl	8007034 <__assert_func>
 80064e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064e8:	6006      	str	r6, [r0, #0]
 80064ea:	60c6      	str	r6, [r0, #12]
 80064ec:	b13c      	cbz	r4, 80064fe <_Bfree+0x3a>
 80064ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80064f0:	6862      	ldr	r2, [r4, #4]
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80064f8:	6021      	str	r1, [r4, #0]
 80064fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80064fe:	bd70      	pop	{r4, r5, r6, pc}
 8006500:	080072fd 	.word	0x080072fd
 8006504:	080073e4 	.word	0x080073e4

08006508 <__multadd>:
 8006508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800650c:	690e      	ldr	r6, [r1, #16]
 800650e:	4607      	mov	r7, r0
 8006510:	4698      	mov	r8, r3
 8006512:	460c      	mov	r4, r1
 8006514:	f101 0014 	add.w	r0, r1, #20
 8006518:	2300      	movs	r3, #0
 800651a:	6805      	ldr	r5, [r0, #0]
 800651c:	b2a9      	uxth	r1, r5
 800651e:	fb02 8101 	mla	r1, r2, r1, r8
 8006522:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006526:	0c2d      	lsrs	r5, r5, #16
 8006528:	fb02 c505 	mla	r5, r2, r5, ip
 800652c:	b289      	uxth	r1, r1
 800652e:	3301      	adds	r3, #1
 8006530:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006534:	429e      	cmp	r6, r3
 8006536:	f840 1b04 	str.w	r1, [r0], #4
 800653a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800653e:	dcec      	bgt.n	800651a <__multadd+0x12>
 8006540:	f1b8 0f00 	cmp.w	r8, #0
 8006544:	d022      	beq.n	800658c <__multadd+0x84>
 8006546:	68a3      	ldr	r3, [r4, #8]
 8006548:	42b3      	cmp	r3, r6
 800654a:	dc19      	bgt.n	8006580 <__multadd+0x78>
 800654c:	6861      	ldr	r1, [r4, #4]
 800654e:	4638      	mov	r0, r7
 8006550:	3101      	adds	r1, #1
 8006552:	f7ff ff77 	bl	8006444 <_Balloc>
 8006556:	4605      	mov	r5, r0
 8006558:	b928      	cbnz	r0, 8006566 <__multadd+0x5e>
 800655a:	4602      	mov	r2, r0
 800655c:	4b0d      	ldr	r3, [pc, #52]	; (8006594 <__multadd+0x8c>)
 800655e:	480e      	ldr	r0, [pc, #56]	; (8006598 <__multadd+0x90>)
 8006560:	21b5      	movs	r1, #181	; 0xb5
 8006562:	f000 fd67 	bl	8007034 <__assert_func>
 8006566:	6922      	ldr	r2, [r4, #16]
 8006568:	3202      	adds	r2, #2
 800656a:	f104 010c 	add.w	r1, r4, #12
 800656e:	0092      	lsls	r2, r2, #2
 8006570:	300c      	adds	r0, #12
 8006572:	f7ff ff59 	bl	8006428 <memcpy>
 8006576:	4621      	mov	r1, r4
 8006578:	4638      	mov	r0, r7
 800657a:	f7ff ffa3 	bl	80064c4 <_Bfree>
 800657e:	462c      	mov	r4, r5
 8006580:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006584:	3601      	adds	r6, #1
 8006586:	f8c3 8014 	str.w	r8, [r3, #20]
 800658a:	6126      	str	r6, [r4, #16]
 800658c:	4620      	mov	r0, r4
 800658e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006592:	bf00      	nop
 8006594:	08007373 	.word	0x08007373
 8006598:	080073e4 	.word	0x080073e4

0800659c <__hi0bits>:
 800659c:	0c03      	lsrs	r3, r0, #16
 800659e:	041b      	lsls	r3, r3, #16
 80065a0:	b9d3      	cbnz	r3, 80065d8 <__hi0bits+0x3c>
 80065a2:	0400      	lsls	r0, r0, #16
 80065a4:	2310      	movs	r3, #16
 80065a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80065aa:	bf04      	itt	eq
 80065ac:	0200      	lsleq	r0, r0, #8
 80065ae:	3308      	addeq	r3, #8
 80065b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80065b4:	bf04      	itt	eq
 80065b6:	0100      	lsleq	r0, r0, #4
 80065b8:	3304      	addeq	r3, #4
 80065ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80065be:	bf04      	itt	eq
 80065c0:	0080      	lsleq	r0, r0, #2
 80065c2:	3302      	addeq	r3, #2
 80065c4:	2800      	cmp	r0, #0
 80065c6:	db05      	blt.n	80065d4 <__hi0bits+0x38>
 80065c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80065cc:	f103 0301 	add.w	r3, r3, #1
 80065d0:	bf08      	it	eq
 80065d2:	2320      	moveq	r3, #32
 80065d4:	4618      	mov	r0, r3
 80065d6:	4770      	bx	lr
 80065d8:	2300      	movs	r3, #0
 80065da:	e7e4      	b.n	80065a6 <__hi0bits+0xa>

080065dc <__lo0bits>:
 80065dc:	6803      	ldr	r3, [r0, #0]
 80065de:	f013 0207 	ands.w	r2, r3, #7
 80065e2:	4601      	mov	r1, r0
 80065e4:	d00b      	beq.n	80065fe <__lo0bits+0x22>
 80065e6:	07da      	lsls	r2, r3, #31
 80065e8:	d424      	bmi.n	8006634 <__lo0bits+0x58>
 80065ea:	0798      	lsls	r0, r3, #30
 80065ec:	bf49      	itett	mi
 80065ee:	085b      	lsrmi	r3, r3, #1
 80065f0:	089b      	lsrpl	r3, r3, #2
 80065f2:	2001      	movmi	r0, #1
 80065f4:	600b      	strmi	r3, [r1, #0]
 80065f6:	bf5c      	itt	pl
 80065f8:	600b      	strpl	r3, [r1, #0]
 80065fa:	2002      	movpl	r0, #2
 80065fc:	4770      	bx	lr
 80065fe:	b298      	uxth	r0, r3
 8006600:	b9b0      	cbnz	r0, 8006630 <__lo0bits+0x54>
 8006602:	0c1b      	lsrs	r3, r3, #16
 8006604:	2010      	movs	r0, #16
 8006606:	f013 0fff 	tst.w	r3, #255	; 0xff
 800660a:	bf04      	itt	eq
 800660c:	0a1b      	lsreq	r3, r3, #8
 800660e:	3008      	addeq	r0, #8
 8006610:	071a      	lsls	r2, r3, #28
 8006612:	bf04      	itt	eq
 8006614:	091b      	lsreq	r3, r3, #4
 8006616:	3004      	addeq	r0, #4
 8006618:	079a      	lsls	r2, r3, #30
 800661a:	bf04      	itt	eq
 800661c:	089b      	lsreq	r3, r3, #2
 800661e:	3002      	addeq	r0, #2
 8006620:	07da      	lsls	r2, r3, #31
 8006622:	d403      	bmi.n	800662c <__lo0bits+0x50>
 8006624:	085b      	lsrs	r3, r3, #1
 8006626:	f100 0001 	add.w	r0, r0, #1
 800662a:	d005      	beq.n	8006638 <__lo0bits+0x5c>
 800662c:	600b      	str	r3, [r1, #0]
 800662e:	4770      	bx	lr
 8006630:	4610      	mov	r0, r2
 8006632:	e7e8      	b.n	8006606 <__lo0bits+0x2a>
 8006634:	2000      	movs	r0, #0
 8006636:	4770      	bx	lr
 8006638:	2020      	movs	r0, #32
 800663a:	4770      	bx	lr

0800663c <__i2b>:
 800663c:	b510      	push	{r4, lr}
 800663e:	460c      	mov	r4, r1
 8006640:	2101      	movs	r1, #1
 8006642:	f7ff feff 	bl	8006444 <_Balloc>
 8006646:	4602      	mov	r2, r0
 8006648:	b928      	cbnz	r0, 8006656 <__i2b+0x1a>
 800664a:	4b05      	ldr	r3, [pc, #20]	; (8006660 <__i2b+0x24>)
 800664c:	4805      	ldr	r0, [pc, #20]	; (8006664 <__i2b+0x28>)
 800664e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006652:	f000 fcef 	bl	8007034 <__assert_func>
 8006656:	2301      	movs	r3, #1
 8006658:	6144      	str	r4, [r0, #20]
 800665a:	6103      	str	r3, [r0, #16]
 800665c:	bd10      	pop	{r4, pc}
 800665e:	bf00      	nop
 8006660:	08007373 	.word	0x08007373
 8006664:	080073e4 	.word	0x080073e4

08006668 <__multiply>:
 8006668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800666c:	4614      	mov	r4, r2
 800666e:	690a      	ldr	r2, [r1, #16]
 8006670:	6923      	ldr	r3, [r4, #16]
 8006672:	429a      	cmp	r2, r3
 8006674:	bfb8      	it	lt
 8006676:	460b      	movlt	r3, r1
 8006678:	460d      	mov	r5, r1
 800667a:	bfbc      	itt	lt
 800667c:	4625      	movlt	r5, r4
 800667e:	461c      	movlt	r4, r3
 8006680:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006684:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006688:	68ab      	ldr	r3, [r5, #8]
 800668a:	6869      	ldr	r1, [r5, #4]
 800668c:	eb0a 0709 	add.w	r7, sl, r9
 8006690:	42bb      	cmp	r3, r7
 8006692:	b085      	sub	sp, #20
 8006694:	bfb8      	it	lt
 8006696:	3101      	addlt	r1, #1
 8006698:	f7ff fed4 	bl	8006444 <_Balloc>
 800669c:	b930      	cbnz	r0, 80066ac <__multiply+0x44>
 800669e:	4602      	mov	r2, r0
 80066a0:	4b42      	ldr	r3, [pc, #264]	; (80067ac <__multiply+0x144>)
 80066a2:	4843      	ldr	r0, [pc, #268]	; (80067b0 <__multiply+0x148>)
 80066a4:	f240 115d 	movw	r1, #349	; 0x15d
 80066a8:	f000 fcc4 	bl	8007034 <__assert_func>
 80066ac:	f100 0614 	add.w	r6, r0, #20
 80066b0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80066b4:	4633      	mov	r3, r6
 80066b6:	2200      	movs	r2, #0
 80066b8:	4543      	cmp	r3, r8
 80066ba:	d31e      	bcc.n	80066fa <__multiply+0x92>
 80066bc:	f105 0c14 	add.w	ip, r5, #20
 80066c0:	f104 0314 	add.w	r3, r4, #20
 80066c4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80066c8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80066cc:	9202      	str	r2, [sp, #8]
 80066ce:	ebac 0205 	sub.w	r2, ip, r5
 80066d2:	3a15      	subs	r2, #21
 80066d4:	f022 0203 	bic.w	r2, r2, #3
 80066d8:	3204      	adds	r2, #4
 80066da:	f105 0115 	add.w	r1, r5, #21
 80066de:	458c      	cmp	ip, r1
 80066e0:	bf38      	it	cc
 80066e2:	2204      	movcc	r2, #4
 80066e4:	9201      	str	r2, [sp, #4]
 80066e6:	9a02      	ldr	r2, [sp, #8]
 80066e8:	9303      	str	r3, [sp, #12]
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d808      	bhi.n	8006700 <__multiply+0x98>
 80066ee:	2f00      	cmp	r7, #0
 80066f0:	dc55      	bgt.n	800679e <__multiply+0x136>
 80066f2:	6107      	str	r7, [r0, #16]
 80066f4:	b005      	add	sp, #20
 80066f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066fa:	f843 2b04 	str.w	r2, [r3], #4
 80066fe:	e7db      	b.n	80066b8 <__multiply+0x50>
 8006700:	f8b3 a000 	ldrh.w	sl, [r3]
 8006704:	f1ba 0f00 	cmp.w	sl, #0
 8006708:	d020      	beq.n	800674c <__multiply+0xe4>
 800670a:	f105 0e14 	add.w	lr, r5, #20
 800670e:	46b1      	mov	r9, r6
 8006710:	2200      	movs	r2, #0
 8006712:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006716:	f8d9 b000 	ldr.w	fp, [r9]
 800671a:	b2a1      	uxth	r1, r4
 800671c:	fa1f fb8b 	uxth.w	fp, fp
 8006720:	fb0a b101 	mla	r1, sl, r1, fp
 8006724:	4411      	add	r1, r2
 8006726:	f8d9 2000 	ldr.w	r2, [r9]
 800672a:	0c24      	lsrs	r4, r4, #16
 800672c:	0c12      	lsrs	r2, r2, #16
 800672e:	fb0a 2404 	mla	r4, sl, r4, r2
 8006732:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006736:	b289      	uxth	r1, r1
 8006738:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800673c:	45f4      	cmp	ip, lr
 800673e:	f849 1b04 	str.w	r1, [r9], #4
 8006742:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006746:	d8e4      	bhi.n	8006712 <__multiply+0xaa>
 8006748:	9901      	ldr	r1, [sp, #4]
 800674a:	5072      	str	r2, [r6, r1]
 800674c:	9a03      	ldr	r2, [sp, #12]
 800674e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006752:	3304      	adds	r3, #4
 8006754:	f1b9 0f00 	cmp.w	r9, #0
 8006758:	d01f      	beq.n	800679a <__multiply+0x132>
 800675a:	6834      	ldr	r4, [r6, #0]
 800675c:	f105 0114 	add.w	r1, r5, #20
 8006760:	46b6      	mov	lr, r6
 8006762:	f04f 0a00 	mov.w	sl, #0
 8006766:	880a      	ldrh	r2, [r1, #0]
 8006768:	f8be b002 	ldrh.w	fp, [lr, #2]
 800676c:	fb09 b202 	mla	r2, r9, r2, fp
 8006770:	4492      	add	sl, r2
 8006772:	b2a4      	uxth	r4, r4
 8006774:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006778:	f84e 4b04 	str.w	r4, [lr], #4
 800677c:	f851 4b04 	ldr.w	r4, [r1], #4
 8006780:	f8be 2000 	ldrh.w	r2, [lr]
 8006784:	0c24      	lsrs	r4, r4, #16
 8006786:	fb09 2404 	mla	r4, r9, r4, r2
 800678a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800678e:	458c      	cmp	ip, r1
 8006790:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006794:	d8e7      	bhi.n	8006766 <__multiply+0xfe>
 8006796:	9a01      	ldr	r2, [sp, #4]
 8006798:	50b4      	str	r4, [r6, r2]
 800679a:	3604      	adds	r6, #4
 800679c:	e7a3      	b.n	80066e6 <__multiply+0x7e>
 800679e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1a5      	bne.n	80066f2 <__multiply+0x8a>
 80067a6:	3f01      	subs	r7, #1
 80067a8:	e7a1      	b.n	80066ee <__multiply+0x86>
 80067aa:	bf00      	nop
 80067ac:	08007373 	.word	0x08007373
 80067b0:	080073e4 	.word	0x080073e4

080067b4 <__pow5mult>:
 80067b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067b8:	4615      	mov	r5, r2
 80067ba:	f012 0203 	ands.w	r2, r2, #3
 80067be:	4606      	mov	r6, r0
 80067c0:	460f      	mov	r7, r1
 80067c2:	d007      	beq.n	80067d4 <__pow5mult+0x20>
 80067c4:	4c25      	ldr	r4, [pc, #148]	; (800685c <__pow5mult+0xa8>)
 80067c6:	3a01      	subs	r2, #1
 80067c8:	2300      	movs	r3, #0
 80067ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067ce:	f7ff fe9b 	bl	8006508 <__multadd>
 80067d2:	4607      	mov	r7, r0
 80067d4:	10ad      	asrs	r5, r5, #2
 80067d6:	d03d      	beq.n	8006854 <__pow5mult+0xa0>
 80067d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80067da:	b97c      	cbnz	r4, 80067fc <__pow5mult+0x48>
 80067dc:	2010      	movs	r0, #16
 80067de:	f7ff fe1b 	bl	8006418 <malloc>
 80067e2:	4602      	mov	r2, r0
 80067e4:	6270      	str	r0, [r6, #36]	; 0x24
 80067e6:	b928      	cbnz	r0, 80067f4 <__pow5mult+0x40>
 80067e8:	4b1d      	ldr	r3, [pc, #116]	; (8006860 <__pow5mult+0xac>)
 80067ea:	481e      	ldr	r0, [pc, #120]	; (8006864 <__pow5mult+0xb0>)
 80067ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80067f0:	f000 fc20 	bl	8007034 <__assert_func>
 80067f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80067f8:	6004      	str	r4, [r0, #0]
 80067fa:	60c4      	str	r4, [r0, #12]
 80067fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006800:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006804:	b94c      	cbnz	r4, 800681a <__pow5mult+0x66>
 8006806:	f240 2171 	movw	r1, #625	; 0x271
 800680a:	4630      	mov	r0, r6
 800680c:	f7ff ff16 	bl	800663c <__i2b>
 8006810:	2300      	movs	r3, #0
 8006812:	f8c8 0008 	str.w	r0, [r8, #8]
 8006816:	4604      	mov	r4, r0
 8006818:	6003      	str	r3, [r0, #0]
 800681a:	f04f 0900 	mov.w	r9, #0
 800681e:	07eb      	lsls	r3, r5, #31
 8006820:	d50a      	bpl.n	8006838 <__pow5mult+0x84>
 8006822:	4639      	mov	r1, r7
 8006824:	4622      	mov	r2, r4
 8006826:	4630      	mov	r0, r6
 8006828:	f7ff ff1e 	bl	8006668 <__multiply>
 800682c:	4639      	mov	r1, r7
 800682e:	4680      	mov	r8, r0
 8006830:	4630      	mov	r0, r6
 8006832:	f7ff fe47 	bl	80064c4 <_Bfree>
 8006836:	4647      	mov	r7, r8
 8006838:	106d      	asrs	r5, r5, #1
 800683a:	d00b      	beq.n	8006854 <__pow5mult+0xa0>
 800683c:	6820      	ldr	r0, [r4, #0]
 800683e:	b938      	cbnz	r0, 8006850 <__pow5mult+0x9c>
 8006840:	4622      	mov	r2, r4
 8006842:	4621      	mov	r1, r4
 8006844:	4630      	mov	r0, r6
 8006846:	f7ff ff0f 	bl	8006668 <__multiply>
 800684a:	6020      	str	r0, [r4, #0]
 800684c:	f8c0 9000 	str.w	r9, [r0]
 8006850:	4604      	mov	r4, r0
 8006852:	e7e4      	b.n	800681e <__pow5mult+0x6a>
 8006854:	4638      	mov	r0, r7
 8006856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800685a:	bf00      	nop
 800685c:	08007538 	.word	0x08007538
 8006860:	080072fd 	.word	0x080072fd
 8006864:	080073e4 	.word	0x080073e4

08006868 <__lshift>:
 8006868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800686c:	460c      	mov	r4, r1
 800686e:	6849      	ldr	r1, [r1, #4]
 8006870:	6923      	ldr	r3, [r4, #16]
 8006872:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006876:	68a3      	ldr	r3, [r4, #8]
 8006878:	4607      	mov	r7, r0
 800687a:	4691      	mov	r9, r2
 800687c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006880:	f108 0601 	add.w	r6, r8, #1
 8006884:	42b3      	cmp	r3, r6
 8006886:	db0b      	blt.n	80068a0 <__lshift+0x38>
 8006888:	4638      	mov	r0, r7
 800688a:	f7ff fddb 	bl	8006444 <_Balloc>
 800688e:	4605      	mov	r5, r0
 8006890:	b948      	cbnz	r0, 80068a6 <__lshift+0x3e>
 8006892:	4602      	mov	r2, r0
 8006894:	4b28      	ldr	r3, [pc, #160]	; (8006938 <__lshift+0xd0>)
 8006896:	4829      	ldr	r0, [pc, #164]	; (800693c <__lshift+0xd4>)
 8006898:	f240 11d9 	movw	r1, #473	; 0x1d9
 800689c:	f000 fbca 	bl	8007034 <__assert_func>
 80068a0:	3101      	adds	r1, #1
 80068a2:	005b      	lsls	r3, r3, #1
 80068a4:	e7ee      	b.n	8006884 <__lshift+0x1c>
 80068a6:	2300      	movs	r3, #0
 80068a8:	f100 0114 	add.w	r1, r0, #20
 80068ac:	f100 0210 	add.w	r2, r0, #16
 80068b0:	4618      	mov	r0, r3
 80068b2:	4553      	cmp	r3, sl
 80068b4:	db33      	blt.n	800691e <__lshift+0xb6>
 80068b6:	6920      	ldr	r0, [r4, #16]
 80068b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80068bc:	f104 0314 	add.w	r3, r4, #20
 80068c0:	f019 091f 	ands.w	r9, r9, #31
 80068c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80068c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80068cc:	d02b      	beq.n	8006926 <__lshift+0xbe>
 80068ce:	f1c9 0e20 	rsb	lr, r9, #32
 80068d2:	468a      	mov	sl, r1
 80068d4:	2200      	movs	r2, #0
 80068d6:	6818      	ldr	r0, [r3, #0]
 80068d8:	fa00 f009 	lsl.w	r0, r0, r9
 80068dc:	4302      	orrs	r2, r0
 80068de:	f84a 2b04 	str.w	r2, [sl], #4
 80068e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80068e6:	459c      	cmp	ip, r3
 80068e8:	fa22 f20e 	lsr.w	r2, r2, lr
 80068ec:	d8f3      	bhi.n	80068d6 <__lshift+0x6e>
 80068ee:	ebac 0304 	sub.w	r3, ip, r4
 80068f2:	3b15      	subs	r3, #21
 80068f4:	f023 0303 	bic.w	r3, r3, #3
 80068f8:	3304      	adds	r3, #4
 80068fa:	f104 0015 	add.w	r0, r4, #21
 80068fe:	4584      	cmp	ip, r0
 8006900:	bf38      	it	cc
 8006902:	2304      	movcc	r3, #4
 8006904:	50ca      	str	r2, [r1, r3]
 8006906:	b10a      	cbz	r2, 800690c <__lshift+0xa4>
 8006908:	f108 0602 	add.w	r6, r8, #2
 800690c:	3e01      	subs	r6, #1
 800690e:	4638      	mov	r0, r7
 8006910:	612e      	str	r6, [r5, #16]
 8006912:	4621      	mov	r1, r4
 8006914:	f7ff fdd6 	bl	80064c4 <_Bfree>
 8006918:	4628      	mov	r0, r5
 800691a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800691e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006922:	3301      	adds	r3, #1
 8006924:	e7c5      	b.n	80068b2 <__lshift+0x4a>
 8006926:	3904      	subs	r1, #4
 8006928:	f853 2b04 	ldr.w	r2, [r3], #4
 800692c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006930:	459c      	cmp	ip, r3
 8006932:	d8f9      	bhi.n	8006928 <__lshift+0xc0>
 8006934:	e7ea      	b.n	800690c <__lshift+0xa4>
 8006936:	bf00      	nop
 8006938:	08007373 	.word	0x08007373
 800693c:	080073e4 	.word	0x080073e4

08006940 <__mcmp>:
 8006940:	b530      	push	{r4, r5, lr}
 8006942:	6902      	ldr	r2, [r0, #16]
 8006944:	690c      	ldr	r4, [r1, #16]
 8006946:	1b12      	subs	r2, r2, r4
 8006948:	d10e      	bne.n	8006968 <__mcmp+0x28>
 800694a:	f100 0314 	add.w	r3, r0, #20
 800694e:	3114      	adds	r1, #20
 8006950:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006954:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006958:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800695c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006960:	42a5      	cmp	r5, r4
 8006962:	d003      	beq.n	800696c <__mcmp+0x2c>
 8006964:	d305      	bcc.n	8006972 <__mcmp+0x32>
 8006966:	2201      	movs	r2, #1
 8006968:	4610      	mov	r0, r2
 800696a:	bd30      	pop	{r4, r5, pc}
 800696c:	4283      	cmp	r3, r0
 800696e:	d3f3      	bcc.n	8006958 <__mcmp+0x18>
 8006970:	e7fa      	b.n	8006968 <__mcmp+0x28>
 8006972:	f04f 32ff 	mov.w	r2, #4294967295
 8006976:	e7f7      	b.n	8006968 <__mcmp+0x28>

08006978 <__mdiff>:
 8006978:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800697c:	460c      	mov	r4, r1
 800697e:	4606      	mov	r6, r0
 8006980:	4611      	mov	r1, r2
 8006982:	4620      	mov	r0, r4
 8006984:	4617      	mov	r7, r2
 8006986:	f7ff ffdb 	bl	8006940 <__mcmp>
 800698a:	1e05      	subs	r5, r0, #0
 800698c:	d110      	bne.n	80069b0 <__mdiff+0x38>
 800698e:	4629      	mov	r1, r5
 8006990:	4630      	mov	r0, r6
 8006992:	f7ff fd57 	bl	8006444 <_Balloc>
 8006996:	b930      	cbnz	r0, 80069a6 <__mdiff+0x2e>
 8006998:	4b39      	ldr	r3, [pc, #228]	; (8006a80 <__mdiff+0x108>)
 800699a:	4602      	mov	r2, r0
 800699c:	f240 2132 	movw	r1, #562	; 0x232
 80069a0:	4838      	ldr	r0, [pc, #224]	; (8006a84 <__mdiff+0x10c>)
 80069a2:	f000 fb47 	bl	8007034 <__assert_func>
 80069a6:	2301      	movs	r3, #1
 80069a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80069ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b0:	bfa4      	itt	ge
 80069b2:	463b      	movge	r3, r7
 80069b4:	4627      	movge	r7, r4
 80069b6:	4630      	mov	r0, r6
 80069b8:	6879      	ldr	r1, [r7, #4]
 80069ba:	bfa6      	itte	ge
 80069bc:	461c      	movge	r4, r3
 80069be:	2500      	movge	r5, #0
 80069c0:	2501      	movlt	r5, #1
 80069c2:	f7ff fd3f 	bl	8006444 <_Balloc>
 80069c6:	b920      	cbnz	r0, 80069d2 <__mdiff+0x5a>
 80069c8:	4b2d      	ldr	r3, [pc, #180]	; (8006a80 <__mdiff+0x108>)
 80069ca:	4602      	mov	r2, r0
 80069cc:	f44f 7110 	mov.w	r1, #576	; 0x240
 80069d0:	e7e6      	b.n	80069a0 <__mdiff+0x28>
 80069d2:	693e      	ldr	r6, [r7, #16]
 80069d4:	60c5      	str	r5, [r0, #12]
 80069d6:	6925      	ldr	r5, [r4, #16]
 80069d8:	f107 0114 	add.w	r1, r7, #20
 80069dc:	f104 0914 	add.w	r9, r4, #20
 80069e0:	f100 0e14 	add.w	lr, r0, #20
 80069e4:	f107 0210 	add.w	r2, r7, #16
 80069e8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80069ec:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80069f0:	46f2      	mov	sl, lr
 80069f2:	2700      	movs	r7, #0
 80069f4:	f859 3b04 	ldr.w	r3, [r9], #4
 80069f8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80069fc:	fa1f f883 	uxth.w	r8, r3
 8006a00:	fa17 f78b 	uxtah	r7, r7, fp
 8006a04:	0c1b      	lsrs	r3, r3, #16
 8006a06:	eba7 0808 	sub.w	r8, r7, r8
 8006a0a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006a0e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006a12:	fa1f f888 	uxth.w	r8, r8
 8006a16:	141f      	asrs	r7, r3, #16
 8006a18:	454d      	cmp	r5, r9
 8006a1a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006a1e:	f84a 3b04 	str.w	r3, [sl], #4
 8006a22:	d8e7      	bhi.n	80069f4 <__mdiff+0x7c>
 8006a24:	1b2b      	subs	r3, r5, r4
 8006a26:	3b15      	subs	r3, #21
 8006a28:	f023 0303 	bic.w	r3, r3, #3
 8006a2c:	3304      	adds	r3, #4
 8006a2e:	3415      	adds	r4, #21
 8006a30:	42a5      	cmp	r5, r4
 8006a32:	bf38      	it	cc
 8006a34:	2304      	movcc	r3, #4
 8006a36:	4419      	add	r1, r3
 8006a38:	4473      	add	r3, lr
 8006a3a:	469e      	mov	lr, r3
 8006a3c:	460d      	mov	r5, r1
 8006a3e:	4565      	cmp	r5, ip
 8006a40:	d30e      	bcc.n	8006a60 <__mdiff+0xe8>
 8006a42:	f10c 0203 	add.w	r2, ip, #3
 8006a46:	1a52      	subs	r2, r2, r1
 8006a48:	f022 0203 	bic.w	r2, r2, #3
 8006a4c:	3903      	subs	r1, #3
 8006a4e:	458c      	cmp	ip, r1
 8006a50:	bf38      	it	cc
 8006a52:	2200      	movcc	r2, #0
 8006a54:	441a      	add	r2, r3
 8006a56:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006a5a:	b17b      	cbz	r3, 8006a7c <__mdiff+0x104>
 8006a5c:	6106      	str	r6, [r0, #16]
 8006a5e:	e7a5      	b.n	80069ac <__mdiff+0x34>
 8006a60:	f855 8b04 	ldr.w	r8, [r5], #4
 8006a64:	fa17 f488 	uxtah	r4, r7, r8
 8006a68:	1422      	asrs	r2, r4, #16
 8006a6a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006a6e:	b2a4      	uxth	r4, r4
 8006a70:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006a74:	f84e 4b04 	str.w	r4, [lr], #4
 8006a78:	1417      	asrs	r7, r2, #16
 8006a7a:	e7e0      	b.n	8006a3e <__mdiff+0xc6>
 8006a7c:	3e01      	subs	r6, #1
 8006a7e:	e7ea      	b.n	8006a56 <__mdiff+0xde>
 8006a80:	08007373 	.word	0x08007373
 8006a84:	080073e4 	.word	0x080073e4

08006a88 <__d2b>:
 8006a88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a8c:	4689      	mov	r9, r1
 8006a8e:	2101      	movs	r1, #1
 8006a90:	ec57 6b10 	vmov	r6, r7, d0
 8006a94:	4690      	mov	r8, r2
 8006a96:	f7ff fcd5 	bl	8006444 <_Balloc>
 8006a9a:	4604      	mov	r4, r0
 8006a9c:	b930      	cbnz	r0, 8006aac <__d2b+0x24>
 8006a9e:	4602      	mov	r2, r0
 8006aa0:	4b25      	ldr	r3, [pc, #148]	; (8006b38 <__d2b+0xb0>)
 8006aa2:	4826      	ldr	r0, [pc, #152]	; (8006b3c <__d2b+0xb4>)
 8006aa4:	f240 310a 	movw	r1, #778	; 0x30a
 8006aa8:	f000 fac4 	bl	8007034 <__assert_func>
 8006aac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006ab0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006ab4:	bb35      	cbnz	r5, 8006b04 <__d2b+0x7c>
 8006ab6:	2e00      	cmp	r6, #0
 8006ab8:	9301      	str	r3, [sp, #4]
 8006aba:	d028      	beq.n	8006b0e <__d2b+0x86>
 8006abc:	4668      	mov	r0, sp
 8006abe:	9600      	str	r6, [sp, #0]
 8006ac0:	f7ff fd8c 	bl	80065dc <__lo0bits>
 8006ac4:	9900      	ldr	r1, [sp, #0]
 8006ac6:	b300      	cbz	r0, 8006b0a <__d2b+0x82>
 8006ac8:	9a01      	ldr	r2, [sp, #4]
 8006aca:	f1c0 0320 	rsb	r3, r0, #32
 8006ace:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad2:	430b      	orrs	r3, r1
 8006ad4:	40c2      	lsrs	r2, r0
 8006ad6:	6163      	str	r3, [r4, #20]
 8006ad8:	9201      	str	r2, [sp, #4]
 8006ada:	9b01      	ldr	r3, [sp, #4]
 8006adc:	61a3      	str	r3, [r4, #24]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	bf14      	ite	ne
 8006ae2:	2202      	movne	r2, #2
 8006ae4:	2201      	moveq	r2, #1
 8006ae6:	6122      	str	r2, [r4, #16]
 8006ae8:	b1d5      	cbz	r5, 8006b20 <__d2b+0x98>
 8006aea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006aee:	4405      	add	r5, r0
 8006af0:	f8c9 5000 	str.w	r5, [r9]
 8006af4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006af8:	f8c8 0000 	str.w	r0, [r8]
 8006afc:	4620      	mov	r0, r4
 8006afe:	b003      	add	sp, #12
 8006b00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b08:	e7d5      	b.n	8006ab6 <__d2b+0x2e>
 8006b0a:	6161      	str	r1, [r4, #20]
 8006b0c:	e7e5      	b.n	8006ada <__d2b+0x52>
 8006b0e:	a801      	add	r0, sp, #4
 8006b10:	f7ff fd64 	bl	80065dc <__lo0bits>
 8006b14:	9b01      	ldr	r3, [sp, #4]
 8006b16:	6163      	str	r3, [r4, #20]
 8006b18:	2201      	movs	r2, #1
 8006b1a:	6122      	str	r2, [r4, #16]
 8006b1c:	3020      	adds	r0, #32
 8006b1e:	e7e3      	b.n	8006ae8 <__d2b+0x60>
 8006b20:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b24:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006b28:	f8c9 0000 	str.w	r0, [r9]
 8006b2c:	6918      	ldr	r0, [r3, #16]
 8006b2e:	f7ff fd35 	bl	800659c <__hi0bits>
 8006b32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b36:	e7df      	b.n	8006af8 <__d2b+0x70>
 8006b38:	08007373 	.word	0x08007373
 8006b3c:	080073e4 	.word	0x080073e4

08006b40 <_calloc_r>:
 8006b40:	b513      	push	{r0, r1, r4, lr}
 8006b42:	434a      	muls	r2, r1
 8006b44:	4611      	mov	r1, r2
 8006b46:	9201      	str	r2, [sp, #4]
 8006b48:	f000 f85a 	bl	8006c00 <_malloc_r>
 8006b4c:	4604      	mov	r4, r0
 8006b4e:	b118      	cbz	r0, 8006b58 <_calloc_r+0x18>
 8006b50:	9a01      	ldr	r2, [sp, #4]
 8006b52:	2100      	movs	r1, #0
 8006b54:	f7fd fe04 	bl	8004760 <memset>
 8006b58:	4620      	mov	r0, r4
 8006b5a:	b002      	add	sp, #8
 8006b5c:	bd10      	pop	{r4, pc}
	...

08006b60 <_free_r>:
 8006b60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006b62:	2900      	cmp	r1, #0
 8006b64:	d048      	beq.n	8006bf8 <_free_r+0x98>
 8006b66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b6a:	9001      	str	r0, [sp, #4]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	f1a1 0404 	sub.w	r4, r1, #4
 8006b72:	bfb8      	it	lt
 8006b74:	18e4      	addlt	r4, r4, r3
 8006b76:	f000 fae3 	bl	8007140 <__malloc_lock>
 8006b7a:	4a20      	ldr	r2, [pc, #128]	; (8006bfc <_free_r+0x9c>)
 8006b7c:	9801      	ldr	r0, [sp, #4]
 8006b7e:	6813      	ldr	r3, [r2, #0]
 8006b80:	4615      	mov	r5, r2
 8006b82:	b933      	cbnz	r3, 8006b92 <_free_r+0x32>
 8006b84:	6063      	str	r3, [r4, #4]
 8006b86:	6014      	str	r4, [r2, #0]
 8006b88:	b003      	add	sp, #12
 8006b8a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006b8e:	f000 badd 	b.w	800714c <__malloc_unlock>
 8006b92:	42a3      	cmp	r3, r4
 8006b94:	d90b      	bls.n	8006bae <_free_r+0x4e>
 8006b96:	6821      	ldr	r1, [r4, #0]
 8006b98:	1862      	adds	r2, r4, r1
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	bf04      	itt	eq
 8006b9e:	681a      	ldreq	r2, [r3, #0]
 8006ba0:	685b      	ldreq	r3, [r3, #4]
 8006ba2:	6063      	str	r3, [r4, #4]
 8006ba4:	bf04      	itt	eq
 8006ba6:	1852      	addeq	r2, r2, r1
 8006ba8:	6022      	streq	r2, [r4, #0]
 8006baa:	602c      	str	r4, [r5, #0]
 8006bac:	e7ec      	b.n	8006b88 <_free_r+0x28>
 8006bae:	461a      	mov	r2, r3
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	b10b      	cbz	r3, 8006bb8 <_free_r+0x58>
 8006bb4:	42a3      	cmp	r3, r4
 8006bb6:	d9fa      	bls.n	8006bae <_free_r+0x4e>
 8006bb8:	6811      	ldr	r1, [r2, #0]
 8006bba:	1855      	adds	r5, r2, r1
 8006bbc:	42a5      	cmp	r5, r4
 8006bbe:	d10b      	bne.n	8006bd8 <_free_r+0x78>
 8006bc0:	6824      	ldr	r4, [r4, #0]
 8006bc2:	4421      	add	r1, r4
 8006bc4:	1854      	adds	r4, r2, r1
 8006bc6:	42a3      	cmp	r3, r4
 8006bc8:	6011      	str	r1, [r2, #0]
 8006bca:	d1dd      	bne.n	8006b88 <_free_r+0x28>
 8006bcc:	681c      	ldr	r4, [r3, #0]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	6053      	str	r3, [r2, #4]
 8006bd2:	4421      	add	r1, r4
 8006bd4:	6011      	str	r1, [r2, #0]
 8006bd6:	e7d7      	b.n	8006b88 <_free_r+0x28>
 8006bd8:	d902      	bls.n	8006be0 <_free_r+0x80>
 8006bda:	230c      	movs	r3, #12
 8006bdc:	6003      	str	r3, [r0, #0]
 8006bde:	e7d3      	b.n	8006b88 <_free_r+0x28>
 8006be0:	6825      	ldr	r5, [r4, #0]
 8006be2:	1961      	adds	r1, r4, r5
 8006be4:	428b      	cmp	r3, r1
 8006be6:	bf04      	itt	eq
 8006be8:	6819      	ldreq	r1, [r3, #0]
 8006bea:	685b      	ldreq	r3, [r3, #4]
 8006bec:	6063      	str	r3, [r4, #4]
 8006bee:	bf04      	itt	eq
 8006bf0:	1949      	addeq	r1, r1, r5
 8006bf2:	6021      	streq	r1, [r4, #0]
 8006bf4:	6054      	str	r4, [r2, #4]
 8006bf6:	e7c7      	b.n	8006b88 <_free_r+0x28>
 8006bf8:	b003      	add	sp, #12
 8006bfa:	bd30      	pop	{r4, r5, pc}
 8006bfc:	2000031c 	.word	0x2000031c

08006c00 <_malloc_r>:
 8006c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c02:	1ccd      	adds	r5, r1, #3
 8006c04:	f025 0503 	bic.w	r5, r5, #3
 8006c08:	3508      	adds	r5, #8
 8006c0a:	2d0c      	cmp	r5, #12
 8006c0c:	bf38      	it	cc
 8006c0e:	250c      	movcc	r5, #12
 8006c10:	2d00      	cmp	r5, #0
 8006c12:	4606      	mov	r6, r0
 8006c14:	db01      	blt.n	8006c1a <_malloc_r+0x1a>
 8006c16:	42a9      	cmp	r1, r5
 8006c18:	d903      	bls.n	8006c22 <_malloc_r+0x22>
 8006c1a:	230c      	movs	r3, #12
 8006c1c:	6033      	str	r3, [r6, #0]
 8006c1e:	2000      	movs	r0, #0
 8006c20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c22:	f000 fa8d 	bl	8007140 <__malloc_lock>
 8006c26:	4921      	ldr	r1, [pc, #132]	; (8006cac <_malloc_r+0xac>)
 8006c28:	680a      	ldr	r2, [r1, #0]
 8006c2a:	4614      	mov	r4, r2
 8006c2c:	b99c      	cbnz	r4, 8006c56 <_malloc_r+0x56>
 8006c2e:	4f20      	ldr	r7, [pc, #128]	; (8006cb0 <_malloc_r+0xb0>)
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	b923      	cbnz	r3, 8006c3e <_malloc_r+0x3e>
 8006c34:	4621      	mov	r1, r4
 8006c36:	4630      	mov	r0, r6
 8006c38:	f000 f996 	bl	8006f68 <_sbrk_r>
 8006c3c:	6038      	str	r0, [r7, #0]
 8006c3e:	4629      	mov	r1, r5
 8006c40:	4630      	mov	r0, r6
 8006c42:	f000 f991 	bl	8006f68 <_sbrk_r>
 8006c46:	1c43      	adds	r3, r0, #1
 8006c48:	d123      	bne.n	8006c92 <_malloc_r+0x92>
 8006c4a:	230c      	movs	r3, #12
 8006c4c:	6033      	str	r3, [r6, #0]
 8006c4e:	4630      	mov	r0, r6
 8006c50:	f000 fa7c 	bl	800714c <__malloc_unlock>
 8006c54:	e7e3      	b.n	8006c1e <_malloc_r+0x1e>
 8006c56:	6823      	ldr	r3, [r4, #0]
 8006c58:	1b5b      	subs	r3, r3, r5
 8006c5a:	d417      	bmi.n	8006c8c <_malloc_r+0x8c>
 8006c5c:	2b0b      	cmp	r3, #11
 8006c5e:	d903      	bls.n	8006c68 <_malloc_r+0x68>
 8006c60:	6023      	str	r3, [r4, #0]
 8006c62:	441c      	add	r4, r3
 8006c64:	6025      	str	r5, [r4, #0]
 8006c66:	e004      	b.n	8006c72 <_malloc_r+0x72>
 8006c68:	6863      	ldr	r3, [r4, #4]
 8006c6a:	42a2      	cmp	r2, r4
 8006c6c:	bf0c      	ite	eq
 8006c6e:	600b      	streq	r3, [r1, #0]
 8006c70:	6053      	strne	r3, [r2, #4]
 8006c72:	4630      	mov	r0, r6
 8006c74:	f000 fa6a 	bl	800714c <__malloc_unlock>
 8006c78:	f104 000b 	add.w	r0, r4, #11
 8006c7c:	1d23      	adds	r3, r4, #4
 8006c7e:	f020 0007 	bic.w	r0, r0, #7
 8006c82:	1ac2      	subs	r2, r0, r3
 8006c84:	d0cc      	beq.n	8006c20 <_malloc_r+0x20>
 8006c86:	1a1b      	subs	r3, r3, r0
 8006c88:	50a3      	str	r3, [r4, r2]
 8006c8a:	e7c9      	b.n	8006c20 <_malloc_r+0x20>
 8006c8c:	4622      	mov	r2, r4
 8006c8e:	6864      	ldr	r4, [r4, #4]
 8006c90:	e7cc      	b.n	8006c2c <_malloc_r+0x2c>
 8006c92:	1cc4      	adds	r4, r0, #3
 8006c94:	f024 0403 	bic.w	r4, r4, #3
 8006c98:	42a0      	cmp	r0, r4
 8006c9a:	d0e3      	beq.n	8006c64 <_malloc_r+0x64>
 8006c9c:	1a21      	subs	r1, r4, r0
 8006c9e:	4630      	mov	r0, r6
 8006ca0:	f000 f962 	bl	8006f68 <_sbrk_r>
 8006ca4:	3001      	adds	r0, #1
 8006ca6:	d1dd      	bne.n	8006c64 <_malloc_r+0x64>
 8006ca8:	e7cf      	b.n	8006c4a <_malloc_r+0x4a>
 8006caa:	bf00      	nop
 8006cac:	2000031c 	.word	0x2000031c
 8006cb0:	20000320 	.word	0x20000320

08006cb4 <__sfputc_r>:
 8006cb4:	6893      	ldr	r3, [r2, #8]
 8006cb6:	3b01      	subs	r3, #1
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	b410      	push	{r4}
 8006cbc:	6093      	str	r3, [r2, #8]
 8006cbe:	da08      	bge.n	8006cd2 <__sfputc_r+0x1e>
 8006cc0:	6994      	ldr	r4, [r2, #24]
 8006cc2:	42a3      	cmp	r3, r4
 8006cc4:	db01      	blt.n	8006cca <__sfputc_r+0x16>
 8006cc6:	290a      	cmp	r1, #10
 8006cc8:	d103      	bne.n	8006cd2 <__sfputc_r+0x1e>
 8006cca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cce:	f7fe ba47 	b.w	8005160 <__swbuf_r>
 8006cd2:	6813      	ldr	r3, [r2, #0]
 8006cd4:	1c58      	adds	r0, r3, #1
 8006cd6:	6010      	str	r0, [r2, #0]
 8006cd8:	7019      	strb	r1, [r3, #0]
 8006cda:	4608      	mov	r0, r1
 8006cdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ce0:	4770      	bx	lr

08006ce2 <__sfputs_r>:
 8006ce2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ce4:	4606      	mov	r6, r0
 8006ce6:	460f      	mov	r7, r1
 8006ce8:	4614      	mov	r4, r2
 8006cea:	18d5      	adds	r5, r2, r3
 8006cec:	42ac      	cmp	r4, r5
 8006cee:	d101      	bne.n	8006cf4 <__sfputs_r+0x12>
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	e007      	b.n	8006d04 <__sfputs_r+0x22>
 8006cf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cf8:	463a      	mov	r2, r7
 8006cfa:	4630      	mov	r0, r6
 8006cfc:	f7ff ffda 	bl	8006cb4 <__sfputc_r>
 8006d00:	1c43      	adds	r3, r0, #1
 8006d02:	d1f3      	bne.n	8006cec <__sfputs_r+0xa>
 8006d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d08 <_vfiprintf_r>:
 8006d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d0c:	460d      	mov	r5, r1
 8006d0e:	b09d      	sub	sp, #116	; 0x74
 8006d10:	4614      	mov	r4, r2
 8006d12:	4698      	mov	r8, r3
 8006d14:	4606      	mov	r6, r0
 8006d16:	b118      	cbz	r0, 8006d20 <_vfiprintf_r+0x18>
 8006d18:	6983      	ldr	r3, [r0, #24]
 8006d1a:	b90b      	cbnz	r3, 8006d20 <_vfiprintf_r+0x18>
 8006d1c:	f7ff fa72 	bl	8006204 <__sinit>
 8006d20:	4b89      	ldr	r3, [pc, #548]	; (8006f48 <_vfiprintf_r+0x240>)
 8006d22:	429d      	cmp	r5, r3
 8006d24:	d11b      	bne.n	8006d5e <_vfiprintf_r+0x56>
 8006d26:	6875      	ldr	r5, [r6, #4]
 8006d28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d2a:	07d9      	lsls	r1, r3, #31
 8006d2c:	d405      	bmi.n	8006d3a <_vfiprintf_r+0x32>
 8006d2e:	89ab      	ldrh	r3, [r5, #12]
 8006d30:	059a      	lsls	r2, r3, #22
 8006d32:	d402      	bmi.n	8006d3a <_vfiprintf_r+0x32>
 8006d34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d36:	f7ff fb08 	bl	800634a <__retarget_lock_acquire_recursive>
 8006d3a:	89ab      	ldrh	r3, [r5, #12]
 8006d3c:	071b      	lsls	r3, r3, #28
 8006d3e:	d501      	bpl.n	8006d44 <_vfiprintf_r+0x3c>
 8006d40:	692b      	ldr	r3, [r5, #16]
 8006d42:	b9eb      	cbnz	r3, 8006d80 <_vfiprintf_r+0x78>
 8006d44:	4629      	mov	r1, r5
 8006d46:	4630      	mov	r0, r6
 8006d48:	f7fe fa5c 	bl	8005204 <__swsetup_r>
 8006d4c:	b1c0      	cbz	r0, 8006d80 <_vfiprintf_r+0x78>
 8006d4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d50:	07dc      	lsls	r4, r3, #31
 8006d52:	d50e      	bpl.n	8006d72 <_vfiprintf_r+0x6a>
 8006d54:	f04f 30ff 	mov.w	r0, #4294967295
 8006d58:	b01d      	add	sp, #116	; 0x74
 8006d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d5e:	4b7b      	ldr	r3, [pc, #492]	; (8006f4c <_vfiprintf_r+0x244>)
 8006d60:	429d      	cmp	r5, r3
 8006d62:	d101      	bne.n	8006d68 <_vfiprintf_r+0x60>
 8006d64:	68b5      	ldr	r5, [r6, #8]
 8006d66:	e7df      	b.n	8006d28 <_vfiprintf_r+0x20>
 8006d68:	4b79      	ldr	r3, [pc, #484]	; (8006f50 <_vfiprintf_r+0x248>)
 8006d6a:	429d      	cmp	r5, r3
 8006d6c:	bf08      	it	eq
 8006d6e:	68f5      	ldreq	r5, [r6, #12]
 8006d70:	e7da      	b.n	8006d28 <_vfiprintf_r+0x20>
 8006d72:	89ab      	ldrh	r3, [r5, #12]
 8006d74:	0598      	lsls	r0, r3, #22
 8006d76:	d4ed      	bmi.n	8006d54 <_vfiprintf_r+0x4c>
 8006d78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d7a:	f7ff fae7 	bl	800634c <__retarget_lock_release_recursive>
 8006d7e:	e7e9      	b.n	8006d54 <_vfiprintf_r+0x4c>
 8006d80:	2300      	movs	r3, #0
 8006d82:	9309      	str	r3, [sp, #36]	; 0x24
 8006d84:	2320      	movs	r3, #32
 8006d86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d8e:	2330      	movs	r3, #48	; 0x30
 8006d90:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006f54 <_vfiprintf_r+0x24c>
 8006d94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d98:	f04f 0901 	mov.w	r9, #1
 8006d9c:	4623      	mov	r3, r4
 8006d9e:	469a      	mov	sl, r3
 8006da0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006da4:	b10a      	cbz	r2, 8006daa <_vfiprintf_r+0xa2>
 8006da6:	2a25      	cmp	r2, #37	; 0x25
 8006da8:	d1f9      	bne.n	8006d9e <_vfiprintf_r+0x96>
 8006daa:	ebba 0b04 	subs.w	fp, sl, r4
 8006dae:	d00b      	beq.n	8006dc8 <_vfiprintf_r+0xc0>
 8006db0:	465b      	mov	r3, fp
 8006db2:	4622      	mov	r2, r4
 8006db4:	4629      	mov	r1, r5
 8006db6:	4630      	mov	r0, r6
 8006db8:	f7ff ff93 	bl	8006ce2 <__sfputs_r>
 8006dbc:	3001      	adds	r0, #1
 8006dbe:	f000 80aa 	beq.w	8006f16 <_vfiprintf_r+0x20e>
 8006dc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dc4:	445a      	add	r2, fp
 8006dc6:	9209      	str	r2, [sp, #36]	; 0x24
 8006dc8:	f89a 3000 	ldrb.w	r3, [sl]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	f000 80a2 	beq.w	8006f16 <_vfiprintf_r+0x20e>
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ddc:	f10a 0a01 	add.w	sl, sl, #1
 8006de0:	9304      	str	r3, [sp, #16]
 8006de2:	9307      	str	r3, [sp, #28]
 8006de4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006de8:	931a      	str	r3, [sp, #104]	; 0x68
 8006dea:	4654      	mov	r4, sl
 8006dec:	2205      	movs	r2, #5
 8006dee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006df2:	4858      	ldr	r0, [pc, #352]	; (8006f54 <_vfiprintf_r+0x24c>)
 8006df4:	f7f9 f9f4 	bl	80001e0 <memchr>
 8006df8:	9a04      	ldr	r2, [sp, #16]
 8006dfa:	b9d8      	cbnz	r0, 8006e34 <_vfiprintf_r+0x12c>
 8006dfc:	06d1      	lsls	r1, r2, #27
 8006dfe:	bf44      	itt	mi
 8006e00:	2320      	movmi	r3, #32
 8006e02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e06:	0713      	lsls	r3, r2, #28
 8006e08:	bf44      	itt	mi
 8006e0a:	232b      	movmi	r3, #43	; 0x2b
 8006e0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e10:	f89a 3000 	ldrb.w	r3, [sl]
 8006e14:	2b2a      	cmp	r3, #42	; 0x2a
 8006e16:	d015      	beq.n	8006e44 <_vfiprintf_r+0x13c>
 8006e18:	9a07      	ldr	r2, [sp, #28]
 8006e1a:	4654      	mov	r4, sl
 8006e1c:	2000      	movs	r0, #0
 8006e1e:	f04f 0c0a 	mov.w	ip, #10
 8006e22:	4621      	mov	r1, r4
 8006e24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e28:	3b30      	subs	r3, #48	; 0x30
 8006e2a:	2b09      	cmp	r3, #9
 8006e2c:	d94e      	bls.n	8006ecc <_vfiprintf_r+0x1c4>
 8006e2e:	b1b0      	cbz	r0, 8006e5e <_vfiprintf_r+0x156>
 8006e30:	9207      	str	r2, [sp, #28]
 8006e32:	e014      	b.n	8006e5e <_vfiprintf_r+0x156>
 8006e34:	eba0 0308 	sub.w	r3, r0, r8
 8006e38:	fa09 f303 	lsl.w	r3, r9, r3
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	9304      	str	r3, [sp, #16]
 8006e40:	46a2      	mov	sl, r4
 8006e42:	e7d2      	b.n	8006dea <_vfiprintf_r+0xe2>
 8006e44:	9b03      	ldr	r3, [sp, #12]
 8006e46:	1d19      	adds	r1, r3, #4
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	9103      	str	r1, [sp, #12]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	bfbb      	ittet	lt
 8006e50:	425b      	neglt	r3, r3
 8006e52:	f042 0202 	orrlt.w	r2, r2, #2
 8006e56:	9307      	strge	r3, [sp, #28]
 8006e58:	9307      	strlt	r3, [sp, #28]
 8006e5a:	bfb8      	it	lt
 8006e5c:	9204      	strlt	r2, [sp, #16]
 8006e5e:	7823      	ldrb	r3, [r4, #0]
 8006e60:	2b2e      	cmp	r3, #46	; 0x2e
 8006e62:	d10c      	bne.n	8006e7e <_vfiprintf_r+0x176>
 8006e64:	7863      	ldrb	r3, [r4, #1]
 8006e66:	2b2a      	cmp	r3, #42	; 0x2a
 8006e68:	d135      	bne.n	8006ed6 <_vfiprintf_r+0x1ce>
 8006e6a:	9b03      	ldr	r3, [sp, #12]
 8006e6c:	1d1a      	adds	r2, r3, #4
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	9203      	str	r2, [sp, #12]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	bfb8      	it	lt
 8006e76:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e7a:	3402      	adds	r4, #2
 8006e7c:	9305      	str	r3, [sp, #20]
 8006e7e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006f64 <_vfiprintf_r+0x25c>
 8006e82:	7821      	ldrb	r1, [r4, #0]
 8006e84:	2203      	movs	r2, #3
 8006e86:	4650      	mov	r0, sl
 8006e88:	f7f9 f9aa 	bl	80001e0 <memchr>
 8006e8c:	b140      	cbz	r0, 8006ea0 <_vfiprintf_r+0x198>
 8006e8e:	2340      	movs	r3, #64	; 0x40
 8006e90:	eba0 000a 	sub.w	r0, r0, sl
 8006e94:	fa03 f000 	lsl.w	r0, r3, r0
 8006e98:	9b04      	ldr	r3, [sp, #16]
 8006e9a:	4303      	orrs	r3, r0
 8006e9c:	3401      	adds	r4, #1
 8006e9e:	9304      	str	r3, [sp, #16]
 8006ea0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ea4:	482c      	ldr	r0, [pc, #176]	; (8006f58 <_vfiprintf_r+0x250>)
 8006ea6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006eaa:	2206      	movs	r2, #6
 8006eac:	f7f9 f998 	bl	80001e0 <memchr>
 8006eb0:	2800      	cmp	r0, #0
 8006eb2:	d03f      	beq.n	8006f34 <_vfiprintf_r+0x22c>
 8006eb4:	4b29      	ldr	r3, [pc, #164]	; (8006f5c <_vfiprintf_r+0x254>)
 8006eb6:	bb1b      	cbnz	r3, 8006f00 <_vfiprintf_r+0x1f8>
 8006eb8:	9b03      	ldr	r3, [sp, #12]
 8006eba:	3307      	adds	r3, #7
 8006ebc:	f023 0307 	bic.w	r3, r3, #7
 8006ec0:	3308      	adds	r3, #8
 8006ec2:	9303      	str	r3, [sp, #12]
 8006ec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ec6:	443b      	add	r3, r7
 8006ec8:	9309      	str	r3, [sp, #36]	; 0x24
 8006eca:	e767      	b.n	8006d9c <_vfiprintf_r+0x94>
 8006ecc:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ed0:	460c      	mov	r4, r1
 8006ed2:	2001      	movs	r0, #1
 8006ed4:	e7a5      	b.n	8006e22 <_vfiprintf_r+0x11a>
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	3401      	adds	r4, #1
 8006eda:	9305      	str	r3, [sp, #20]
 8006edc:	4619      	mov	r1, r3
 8006ede:	f04f 0c0a 	mov.w	ip, #10
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ee8:	3a30      	subs	r2, #48	; 0x30
 8006eea:	2a09      	cmp	r2, #9
 8006eec:	d903      	bls.n	8006ef6 <_vfiprintf_r+0x1ee>
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d0c5      	beq.n	8006e7e <_vfiprintf_r+0x176>
 8006ef2:	9105      	str	r1, [sp, #20]
 8006ef4:	e7c3      	b.n	8006e7e <_vfiprintf_r+0x176>
 8006ef6:	fb0c 2101 	mla	r1, ip, r1, r2
 8006efa:	4604      	mov	r4, r0
 8006efc:	2301      	movs	r3, #1
 8006efe:	e7f0      	b.n	8006ee2 <_vfiprintf_r+0x1da>
 8006f00:	ab03      	add	r3, sp, #12
 8006f02:	9300      	str	r3, [sp, #0]
 8006f04:	462a      	mov	r2, r5
 8006f06:	4b16      	ldr	r3, [pc, #88]	; (8006f60 <_vfiprintf_r+0x258>)
 8006f08:	a904      	add	r1, sp, #16
 8006f0a:	4630      	mov	r0, r6
 8006f0c:	f7fd fcd0 	bl	80048b0 <_printf_float>
 8006f10:	4607      	mov	r7, r0
 8006f12:	1c78      	adds	r0, r7, #1
 8006f14:	d1d6      	bne.n	8006ec4 <_vfiprintf_r+0x1bc>
 8006f16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f18:	07d9      	lsls	r1, r3, #31
 8006f1a:	d405      	bmi.n	8006f28 <_vfiprintf_r+0x220>
 8006f1c:	89ab      	ldrh	r3, [r5, #12]
 8006f1e:	059a      	lsls	r2, r3, #22
 8006f20:	d402      	bmi.n	8006f28 <_vfiprintf_r+0x220>
 8006f22:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f24:	f7ff fa12 	bl	800634c <__retarget_lock_release_recursive>
 8006f28:	89ab      	ldrh	r3, [r5, #12]
 8006f2a:	065b      	lsls	r3, r3, #25
 8006f2c:	f53f af12 	bmi.w	8006d54 <_vfiprintf_r+0x4c>
 8006f30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f32:	e711      	b.n	8006d58 <_vfiprintf_r+0x50>
 8006f34:	ab03      	add	r3, sp, #12
 8006f36:	9300      	str	r3, [sp, #0]
 8006f38:	462a      	mov	r2, r5
 8006f3a:	4b09      	ldr	r3, [pc, #36]	; (8006f60 <_vfiprintf_r+0x258>)
 8006f3c:	a904      	add	r1, sp, #16
 8006f3e:	4630      	mov	r0, r6
 8006f40:	f7fd ff5a 	bl	8004df8 <_printf_i>
 8006f44:	e7e4      	b.n	8006f10 <_vfiprintf_r+0x208>
 8006f46:	bf00      	nop
 8006f48:	080073a4 	.word	0x080073a4
 8006f4c:	080073c4 	.word	0x080073c4
 8006f50:	08007384 	.word	0x08007384
 8006f54:	08007544 	.word	0x08007544
 8006f58:	0800754e 	.word	0x0800754e
 8006f5c:	080048b1 	.word	0x080048b1
 8006f60:	08006ce3 	.word	0x08006ce3
 8006f64:	0800754a 	.word	0x0800754a

08006f68 <_sbrk_r>:
 8006f68:	b538      	push	{r3, r4, r5, lr}
 8006f6a:	4d06      	ldr	r5, [pc, #24]	; (8006f84 <_sbrk_r+0x1c>)
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	4604      	mov	r4, r0
 8006f70:	4608      	mov	r0, r1
 8006f72:	602b      	str	r3, [r5, #0]
 8006f74:	f7fa fba6 	bl	80016c4 <_sbrk>
 8006f78:	1c43      	adds	r3, r0, #1
 8006f7a:	d102      	bne.n	8006f82 <_sbrk_r+0x1a>
 8006f7c:	682b      	ldr	r3, [r5, #0]
 8006f7e:	b103      	cbz	r3, 8006f82 <_sbrk_r+0x1a>
 8006f80:	6023      	str	r3, [r4, #0]
 8006f82:	bd38      	pop	{r3, r4, r5, pc}
 8006f84:	2000047c 	.word	0x2000047c

08006f88 <__sread>:
 8006f88:	b510      	push	{r4, lr}
 8006f8a:	460c      	mov	r4, r1
 8006f8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f90:	f000 f8e2 	bl	8007158 <_read_r>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	bfab      	itete	ge
 8006f98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f9a:	89a3      	ldrhlt	r3, [r4, #12]
 8006f9c:	181b      	addge	r3, r3, r0
 8006f9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006fa2:	bfac      	ite	ge
 8006fa4:	6563      	strge	r3, [r4, #84]	; 0x54
 8006fa6:	81a3      	strhlt	r3, [r4, #12]
 8006fa8:	bd10      	pop	{r4, pc}

08006faa <__swrite>:
 8006faa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fae:	461f      	mov	r7, r3
 8006fb0:	898b      	ldrh	r3, [r1, #12]
 8006fb2:	05db      	lsls	r3, r3, #23
 8006fb4:	4605      	mov	r5, r0
 8006fb6:	460c      	mov	r4, r1
 8006fb8:	4616      	mov	r6, r2
 8006fba:	d505      	bpl.n	8006fc8 <__swrite+0x1e>
 8006fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fc0:	2302      	movs	r3, #2
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f000 f898 	bl	80070f8 <_lseek_r>
 8006fc8:	89a3      	ldrh	r3, [r4, #12]
 8006fca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006fd2:	81a3      	strh	r3, [r4, #12]
 8006fd4:	4632      	mov	r2, r6
 8006fd6:	463b      	mov	r3, r7
 8006fd8:	4628      	mov	r0, r5
 8006fda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fde:	f000 b817 	b.w	8007010 <_write_r>

08006fe2 <__sseek>:
 8006fe2:	b510      	push	{r4, lr}
 8006fe4:	460c      	mov	r4, r1
 8006fe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fea:	f000 f885 	bl	80070f8 <_lseek_r>
 8006fee:	1c43      	adds	r3, r0, #1
 8006ff0:	89a3      	ldrh	r3, [r4, #12]
 8006ff2:	bf15      	itete	ne
 8006ff4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ff6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006ffa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ffe:	81a3      	strheq	r3, [r4, #12]
 8007000:	bf18      	it	ne
 8007002:	81a3      	strhne	r3, [r4, #12]
 8007004:	bd10      	pop	{r4, pc}

08007006 <__sclose>:
 8007006:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800700a:	f000 b831 	b.w	8007070 <_close_r>
	...

08007010 <_write_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	4d07      	ldr	r5, [pc, #28]	; (8007030 <_write_r+0x20>)
 8007014:	4604      	mov	r4, r0
 8007016:	4608      	mov	r0, r1
 8007018:	4611      	mov	r1, r2
 800701a:	2200      	movs	r2, #0
 800701c:	602a      	str	r2, [r5, #0]
 800701e:	461a      	mov	r2, r3
 8007020:	f7fa faff 	bl	8001622 <_write>
 8007024:	1c43      	adds	r3, r0, #1
 8007026:	d102      	bne.n	800702e <_write_r+0x1e>
 8007028:	682b      	ldr	r3, [r5, #0]
 800702a:	b103      	cbz	r3, 800702e <_write_r+0x1e>
 800702c:	6023      	str	r3, [r4, #0]
 800702e:	bd38      	pop	{r3, r4, r5, pc}
 8007030:	2000047c 	.word	0x2000047c

08007034 <__assert_func>:
 8007034:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007036:	4614      	mov	r4, r2
 8007038:	461a      	mov	r2, r3
 800703a:	4b09      	ldr	r3, [pc, #36]	; (8007060 <__assert_func+0x2c>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4605      	mov	r5, r0
 8007040:	68d8      	ldr	r0, [r3, #12]
 8007042:	b14c      	cbz	r4, 8007058 <__assert_func+0x24>
 8007044:	4b07      	ldr	r3, [pc, #28]	; (8007064 <__assert_func+0x30>)
 8007046:	9100      	str	r1, [sp, #0]
 8007048:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800704c:	4906      	ldr	r1, [pc, #24]	; (8007068 <__assert_func+0x34>)
 800704e:	462b      	mov	r3, r5
 8007050:	f000 f81e 	bl	8007090 <fiprintf>
 8007054:	f000 f89f 	bl	8007196 <abort>
 8007058:	4b04      	ldr	r3, [pc, #16]	; (800706c <__assert_func+0x38>)
 800705a:	461c      	mov	r4, r3
 800705c:	e7f3      	b.n	8007046 <__assert_func+0x12>
 800705e:	bf00      	nop
 8007060:	20000010 	.word	0x20000010
 8007064:	08007555 	.word	0x08007555
 8007068:	08007562 	.word	0x08007562
 800706c:	08007590 	.word	0x08007590

08007070 <_close_r>:
 8007070:	b538      	push	{r3, r4, r5, lr}
 8007072:	4d06      	ldr	r5, [pc, #24]	; (800708c <_close_r+0x1c>)
 8007074:	2300      	movs	r3, #0
 8007076:	4604      	mov	r4, r0
 8007078:	4608      	mov	r0, r1
 800707a:	602b      	str	r3, [r5, #0]
 800707c:	f7fa faed 	bl	800165a <_close>
 8007080:	1c43      	adds	r3, r0, #1
 8007082:	d102      	bne.n	800708a <_close_r+0x1a>
 8007084:	682b      	ldr	r3, [r5, #0]
 8007086:	b103      	cbz	r3, 800708a <_close_r+0x1a>
 8007088:	6023      	str	r3, [r4, #0]
 800708a:	bd38      	pop	{r3, r4, r5, pc}
 800708c:	2000047c 	.word	0x2000047c

08007090 <fiprintf>:
 8007090:	b40e      	push	{r1, r2, r3}
 8007092:	b503      	push	{r0, r1, lr}
 8007094:	4601      	mov	r1, r0
 8007096:	ab03      	add	r3, sp, #12
 8007098:	4805      	ldr	r0, [pc, #20]	; (80070b0 <fiprintf+0x20>)
 800709a:	f853 2b04 	ldr.w	r2, [r3], #4
 800709e:	6800      	ldr	r0, [r0, #0]
 80070a0:	9301      	str	r3, [sp, #4]
 80070a2:	f7ff fe31 	bl	8006d08 <_vfiprintf_r>
 80070a6:	b002      	add	sp, #8
 80070a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80070ac:	b003      	add	sp, #12
 80070ae:	4770      	bx	lr
 80070b0:	20000010 	.word	0x20000010

080070b4 <_fstat_r>:
 80070b4:	b538      	push	{r3, r4, r5, lr}
 80070b6:	4d07      	ldr	r5, [pc, #28]	; (80070d4 <_fstat_r+0x20>)
 80070b8:	2300      	movs	r3, #0
 80070ba:	4604      	mov	r4, r0
 80070bc:	4608      	mov	r0, r1
 80070be:	4611      	mov	r1, r2
 80070c0:	602b      	str	r3, [r5, #0]
 80070c2:	f7fa fad6 	bl	8001672 <_fstat>
 80070c6:	1c43      	adds	r3, r0, #1
 80070c8:	d102      	bne.n	80070d0 <_fstat_r+0x1c>
 80070ca:	682b      	ldr	r3, [r5, #0]
 80070cc:	b103      	cbz	r3, 80070d0 <_fstat_r+0x1c>
 80070ce:	6023      	str	r3, [r4, #0]
 80070d0:	bd38      	pop	{r3, r4, r5, pc}
 80070d2:	bf00      	nop
 80070d4:	2000047c 	.word	0x2000047c

080070d8 <_isatty_r>:
 80070d8:	b538      	push	{r3, r4, r5, lr}
 80070da:	4d06      	ldr	r5, [pc, #24]	; (80070f4 <_isatty_r+0x1c>)
 80070dc:	2300      	movs	r3, #0
 80070de:	4604      	mov	r4, r0
 80070e0:	4608      	mov	r0, r1
 80070e2:	602b      	str	r3, [r5, #0]
 80070e4:	f7fa fad5 	bl	8001692 <_isatty>
 80070e8:	1c43      	adds	r3, r0, #1
 80070ea:	d102      	bne.n	80070f2 <_isatty_r+0x1a>
 80070ec:	682b      	ldr	r3, [r5, #0]
 80070ee:	b103      	cbz	r3, 80070f2 <_isatty_r+0x1a>
 80070f0:	6023      	str	r3, [r4, #0]
 80070f2:	bd38      	pop	{r3, r4, r5, pc}
 80070f4:	2000047c 	.word	0x2000047c

080070f8 <_lseek_r>:
 80070f8:	b538      	push	{r3, r4, r5, lr}
 80070fa:	4d07      	ldr	r5, [pc, #28]	; (8007118 <_lseek_r+0x20>)
 80070fc:	4604      	mov	r4, r0
 80070fe:	4608      	mov	r0, r1
 8007100:	4611      	mov	r1, r2
 8007102:	2200      	movs	r2, #0
 8007104:	602a      	str	r2, [r5, #0]
 8007106:	461a      	mov	r2, r3
 8007108:	f7fa face 	bl	80016a8 <_lseek>
 800710c:	1c43      	adds	r3, r0, #1
 800710e:	d102      	bne.n	8007116 <_lseek_r+0x1e>
 8007110:	682b      	ldr	r3, [r5, #0]
 8007112:	b103      	cbz	r3, 8007116 <_lseek_r+0x1e>
 8007114:	6023      	str	r3, [r4, #0]
 8007116:	bd38      	pop	{r3, r4, r5, pc}
 8007118:	2000047c 	.word	0x2000047c

0800711c <__ascii_mbtowc>:
 800711c:	b082      	sub	sp, #8
 800711e:	b901      	cbnz	r1, 8007122 <__ascii_mbtowc+0x6>
 8007120:	a901      	add	r1, sp, #4
 8007122:	b142      	cbz	r2, 8007136 <__ascii_mbtowc+0x1a>
 8007124:	b14b      	cbz	r3, 800713a <__ascii_mbtowc+0x1e>
 8007126:	7813      	ldrb	r3, [r2, #0]
 8007128:	600b      	str	r3, [r1, #0]
 800712a:	7812      	ldrb	r2, [r2, #0]
 800712c:	1e10      	subs	r0, r2, #0
 800712e:	bf18      	it	ne
 8007130:	2001      	movne	r0, #1
 8007132:	b002      	add	sp, #8
 8007134:	4770      	bx	lr
 8007136:	4610      	mov	r0, r2
 8007138:	e7fb      	b.n	8007132 <__ascii_mbtowc+0x16>
 800713a:	f06f 0001 	mvn.w	r0, #1
 800713e:	e7f8      	b.n	8007132 <__ascii_mbtowc+0x16>

08007140 <__malloc_lock>:
 8007140:	4801      	ldr	r0, [pc, #4]	; (8007148 <__malloc_lock+0x8>)
 8007142:	f7ff b902 	b.w	800634a <__retarget_lock_acquire_recursive>
 8007146:	bf00      	nop
 8007148:	20000474 	.word	0x20000474

0800714c <__malloc_unlock>:
 800714c:	4801      	ldr	r0, [pc, #4]	; (8007154 <__malloc_unlock+0x8>)
 800714e:	f7ff b8fd 	b.w	800634c <__retarget_lock_release_recursive>
 8007152:	bf00      	nop
 8007154:	20000474 	.word	0x20000474

08007158 <_read_r>:
 8007158:	b538      	push	{r3, r4, r5, lr}
 800715a:	4d07      	ldr	r5, [pc, #28]	; (8007178 <_read_r+0x20>)
 800715c:	4604      	mov	r4, r0
 800715e:	4608      	mov	r0, r1
 8007160:	4611      	mov	r1, r2
 8007162:	2200      	movs	r2, #0
 8007164:	602a      	str	r2, [r5, #0]
 8007166:	461a      	mov	r2, r3
 8007168:	f7fa fa3e 	bl	80015e8 <_read>
 800716c:	1c43      	adds	r3, r0, #1
 800716e:	d102      	bne.n	8007176 <_read_r+0x1e>
 8007170:	682b      	ldr	r3, [r5, #0]
 8007172:	b103      	cbz	r3, 8007176 <_read_r+0x1e>
 8007174:	6023      	str	r3, [r4, #0]
 8007176:	bd38      	pop	{r3, r4, r5, pc}
 8007178:	2000047c 	.word	0x2000047c

0800717c <__ascii_wctomb>:
 800717c:	b149      	cbz	r1, 8007192 <__ascii_wctomb+0x16>
 800717e:	2aff      	cmp	r2, #255	; 0xff
 8007180:	bf85      	ittet	hi
 8007182:	238a      	movhi	r3, #138	; 0x8a
 8007184:	6003      	strhi	r3, [r0, #0]
 8007186:	700a      	strbls	r2, [r1, #0]
 8007188:	f04f 30ff 	movhi.w	r0, #4294967295
 800718c:	bf98      	it	ls
 800718e:	2001      	movls	r0, #1
 8007190:	4770      	bx	lr
 8007192:	4608      	mov	r0, r1
 8007194:	4770      	bx	lr

08007196 <abort>:
 8007196:	b508      	push	{r3, lr}
 8007198:	2006      	movs	r0, #6
 800719a:	f000 f82b 	bl	80071f4 <raise>
 800719e:	2001      	movs	r0, #1
 80071a0:	f7fa fa18 	bl	80015d4 <_exit>

080071a4 <_raise_r>:
 80071a4:	291f      	cmp	r1, #31
 80071a6:	b538      	push	{r3, r4, r5, lr}
 80071a8:	4604      	mov	r4, r0
 80071aa:	460d      	mov	r5, r1
 80071ac:	d904      	bls.n	80071b8 <_raise_r+0x14>
 80071ae:	2316      	movs	r3, #22
 80071b0:	6003      	str	r3, [r0, #0]
 80071b2:	f04f 30ff 	mov.w	r0, #4294967295
 80071b6:	bd38      	pop	{r3, r4, r5, pc}
 80071b8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80071ba:	b112      	cbz	r2, 80071c2 <_raise_r+0x1e>
 80071bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80071c0:	b94b      	cbnz	r3, 80071d6 <_raise_r+0x32>
 80071c2:	4620      	mov	r0, r4
 80071c4:	f000 f830 	bl	8007228 <_getpid_r>
 80071c8:	462a      	mov	r2, r5
 80071ca:	4601      	mov	r1, r0
 80071cc:	4620      	mov	r0, r4
 80071ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071d2:	f000 b817 	b.w	8007204 <_kill_r>
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	d00a      	beq.n	80071f0 <_raise_r+0x4c>
 80071da:	1c59      	adds	r1, r3, #1
 80071dc:	d103      	bne.n	80071e6 <_raise_r+0x42>
 80071de:	2316      	movs	r3, #22
 80071e0:	6003      	str	r3, [r0, #0]
 80071e2:	2001      	movs	r0, #1
 80071e4:	e7e7      	b.n	80071b6 <_raise_r+0x12>
 80071e6:	2400      	movs	r4, #0
 80071e8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80071ec:	4628      	mov	r0, r5
 80071ee:	4798      	blx	r3
 80071f0:	2000      	movs	r0, #0
 80071f2:	e7e0      	b.n	80071b6 <_raise_r+0x12>

080071f4 <raise>:
 80071f4:	4b02      	ldr	r3, [pc, #8]	; (8007200 <raise+0xc>)
 80071f6:	4601      	mov	r1, r0
 80071f8:	6818      	ldr	r0, [r3, #0]
 80071fa:	f7ff bfd3 	b.w	80071a4 <_raise_r>
 80071fe:	bf00      	nop
 8007200:	20000010 	.word	0x20000010

08007204 <_kill_r>:
 8007204:	b538      	push	{r3, r4, r5, lr}
 8007206:	4d07      	ldr	r5, [pc, #28]	; (8007224 <_kill_r+0x20>)
 8007208:	2300      	movs	r3, #0
 800720a:	4604      	mov	r4, r0
 800720c:	4608      	mov	r0, r1
 800720e:	4611      	mov	r1, r2
 8007210:	602b      	str	r3, [r5, #0]
 8007212:	f7fa f9cf 	bl	80015b4 <_kill>
 8007216:	1c43      	adds	r3, r0, #1
 8007218:	d102      	bne.n	8007220 <_kill_r+0x1c>
 800721a:	682b      	ldr	r3, [r5, #0]
 800721c:	b103      	cbz	r3, 8007220 <_kill_r+0x1c>
 800721e:	6023      	str	r3, [r4, #0]
 8007220:	bd38      	pop	{r3, r4, r5, pc}
 8007222:	bf00      	nop
 8007224:	2000047c 	.word	0x2000047c

08007228 <_getpid_r>:
 8007228:	f7fa b9bc 	b.w	80015a4 <_getpid>

0800722c <_init>:
 800722c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800722e:	bf00      	nop
 8007230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007232:	bc08      	pop	{r3}
 8007234:	469e      	mov	lr, r3
 8007236:	4770      	bx	lr

08007238 <_fini>:
 8007238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800723a:	bf00      	nop
 800723c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800723e:	bc08      	pop	{r3}
 8007240:	469e      	mov	lr, r3
 8007242:	4770      	bx	lr
