<!--
Topology:
            Core
             L1
           DRAMSim
 
1000 writes/reads
64B Cache Lines
-->

<?xml version="1.0"?>
<sdl version="2.0"/>
<timebase>1ns</timebase>

<variables>
	<lat> 1ns </lat>
	<buslat> 50 ps </buslat>
</variables>

<config>
    stopAtCycle=200000ns
</config>

<sst>
	<component name="cpu" type="memHierarchy.trivialCPU">
		<params>
			<workPerCycle> 1000 </workPerCycle>
			<commFreq> 100 </commFreq>
			<memSize> 0x1000 </memSize>
			<do_write> 1 </do_write>
            <num_loadstore> 1000 </num_loadstore>
		</params>
		<link name=cpu_cache_link port=mem_link latency=$lat />
	</component>

	<component name="l1cache" type="memHierarchy.Cache">
		<params>
            <cache_frequency> 2 Ghz  </cache_frequency>
            <cache_size> 4 KB </cache_size>
            <coherence_protocol> MSI </coherence_protocol>
            <replacement_policy> lru </replacement_policy> 
            <associativity> 4 </associativity>
            <access_latency_cycles> 4  </access_latency_cycles>
            <cache_line_size> 64 </cache_line_size>
            <L1> 1 </L1>
            <debug> ${MEM_DEBUG} </debug>
            <statistics> 1 </statistics>
		</params>
		<link name=cpu_cache_link port=high_network_0 latency=$lat />
		<link name=mem_bus_link port=low_network_0 latency=$buslat />
	</component>


	<component name="memory" type="memHierarchy.MemController">
		<params>
			<access_time> 100 ns </access_time>
            <request_width> 64 </request_width>
			<mem_size> 512 </mem_size>
            <coherence_protocol> MSI </coherence_protocol>
			<clock> 1GHz </clock>
            <backend> memHierarchy.dramsim </backend>
			<device_ini> DDR3_micron_32M_8B_x4_sg125.ini </device_ini>
			<system_ini> system.ini </system_ini>
            <debug> ${MEM_DEBUG} </debug>
		</params>
		<link name=mem_bus_link port=direct_link latency=$buslat />
	</component>

</sst>
