
module data_memory (clk, address, memwrite, writeData, readData);

	input clk;
	input [4:0] address;
	input memwrite;
	input [31:0] writeData; 
	
	output [31:0] readData;

	reg [31:0] mem[0:31]; //32 bits memory with 128 entries

	initial begin
		$readmemb("data_mem.txt",mem,0,31);
	end
	
	always @ (posedge clk) begin
	
		if (memwrite == 1)
			mem[address] <= writeData;
	end
	
	
		assign readData = mem[address];
	
endmodule

