---
title: "XiaoXuan Logic"
date: 2024-01-19
draft: false
tags: ["xiaoxuan-lang"]
categories: ["xiaoxuan-logic"]
---

{{< figure class="wide" src="./images/banner.webp" >}}

_XiaoXuan Logic_ is a brand new and modern hardware description language (HDL) that lets you design hardware and chips in the same ease and collaboration as open-source software. Its built-in GPU-accelerated simulator dramatically enhances test efficiency, saving you valuable time and resources.

## Features

- Synthesizing

  _XiaoXuan Logic_ can compile to _SystemVerilog_ TODO

- Visualize interacable simulation

  TODO

- Unit test

  TODO

- Modular

  TODO

{{< figure src="./images/compilation.webp" class="wide white" caption="XiaoXuan Logic Compilation" >}}

## Comparing with SystemVerilog

TODO

## Quick start

TODO

## Manuals and tutorials

TODO