ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.delay,"ax",%progbits
  19              		.align	1
  20              		.global	delay
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	delay:
  26              	.LVL0:
  27              	.LFB45:
  28              		.file 2 "Core/Inc/lcd_stm32f0.c"
   1:Core/Inc/lcd_stm32f0.c **** //********************************************************************
   2:Core/Inc/lcd_stm32f0.c **** //*                      EEE2046F STM32F0                            *
   3:Core/Inc/lcd_stm32f0.c **** //*                         LCD MODULE                               *
   4:Core/Inc/lcd_stm32f0.c **** //*==================================================================*
   5:Core/Inc/lcd_stm32f0.c **** //* WRITTEN BY:    Copyright (C) Samuel Ginsberg 2004                *
   6:Core/Inc/lcd_stm32f0.c **** //* PORTED TO STM32F0 dev board by James Gowans, 2014                *
   7:Core/Inc/lcd_stm32f0.c **** //* MODIFIED BY:   Robyn Verrinder                                   *
   8:Core/Inc/lcd_stm32f0.c **** //* DATE CREATED:  2004                                              *
   9:Core/Inc/lcd_stm32f0.c **** //* PORTED:	   2014						     *
  10:Core/Inc/lcd_stm32f0.c **** //* MODIFIED:      03-08-2015                                        *
  11:Core/Inc/lcd_stm32f0.c **** //*==================================================================*
  12:Core/Inc/lcd_stm32f0.c **** //* PROGRAMMED IN: ECLIPSE IDE Luna Service Release 1 (4.4.1)        *
  13:Core/Inc/lcd_stm32f0.c **** //* DEV. BOARD:    UCT STM32 Development Board                       *
  14:Core/Inc/lcd_stm32f0.c **** //* TARGET:	   STMicroelectronics STM32F051C6                    *
  15:Core/Inc/lcd_stm32f0.c **** //*==================================================================*
  16:Core/Inc/lcd_stm32f0.c **** //* DESCRIPTION:   This code contains common functions to communicate*
  17:Core/Inc/lcd_stm32f0.c **** //*                with the LCD module connected to the STM32 uC.    *
  18:Core/Inc/lcd_stm32f0.c **** //*==================================================================*
  19:Core/Inc/lcd_stm32f0.c **** //* LCD SETUP:     - 4 bit mode      (Upper 4 data lines D4-D7 used) *
  20:Core/Inc/lcd_stm32f0.c **** //*                - Two lines used                                  *
  21:Core/Inc/lcd_stm32f0.c **** //*                - Flashing cursor                                 *
  22:Core/Inc/lcd_stm32f0.c **** //*==================================================================*
  23:Core/Inc/lcd_stm32f0.c **** //* CONNECTIONS:                                                     *
  24:Core/Inc/lcd_stm32f0.c **** //*------------------------------------------------------------------*
  25:Core/Inc/lcd_stm32f0.c **** //* LCD PINS   | NAME                    | CONNECTED TO              *
  26:Core/Inc/lcd_stm32f0.c **** //*------------------------------------------------------------------*
  27:Core/Inc/lcd_stm32f0.c **** //* 1............VSS.......................GND                       *
  28:Core/Inc/lcd_stm32f0.c **** //* 2............VDD.......................+5V                       *
  29:Core/Inc/lcd_stm32f0.c **** //* 3............CONTRAST..................POT 2                     *
  30:Core/Inc/lcd_stm32f0.c **** //* 4............RS  - Register Select.....PC14 (LCD_RS)             *
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 2


  31:Core/Inc/lcd_stm32f0.c **** //* 5............RW  - Read/Write..........GND                       *
  32:Core/Inc/lcd_stm32f0.c **** //* 6............E   - Enable..............PC15 (LCD_E)              *
  33:Core/Inc/lcd_stm32f0.c **** //* 7............D0  - Data line 0.........GND                       *
  34:Core/Inc/lcd_stm32f0.c **** //* 8............D1  - Data line 1.........GND                       *
  35:Core/Inc/lcd_stm32f0.c **** //* 9............D2  - Data line 2.........GND                       *
  36:Core/Inc/lcd_stm32f0.c **** //* 10...........D3  - Data line 3.........GND                       *
  37:Core/Inc/lcd_stm32f0.c **** //* 11...........D4  - Data line 4.........PB8  (LCD_D4)             *
  38:Core/Inc/lcd_stm32f0.c **** //* 12...........D5  - Data line 5.........PB9  (LCD_D5)             *
  39:Core/Inc/lcd_stm32f0.c **** //* 13...........D6  - Data line 6.........PA12 (LCD_D6)             *
  40:Core/Inc/lcd_stm32f0.c **** //* 14...........D7  - Data line 7.........PA15 (LCD_D7)             *
  41:Core/Inc/lcd_stm32f0.c **** //* 15...........CATHLED...................NC                        *
  42:Core/Inc/lcd_stm32f0.c **** //* 16...........ANODELED..................NC                        *
  43:Core/Inc/lcd_stm32f0.c **** //********************************************************************
  44:Core/Inc/lcd_stm32f0.c **** // INCLUDE FILES
  45:Core/Inc/lcd_stm32f0.c **** //====================================================================
  46:Core/Inc/lcd_stm32f0.c **** #include "lcd_stm32f0.h"
  47:Core/Inc/lcd_stm32f0.c **** #include "stm32f0xx.h"
  48:Core/Inc/lcd_stm32f0.c **** //====================================================================
  49:Core/Inc/lcd_stm32f0.c **** // SEND COMMAND CODE TO LCD - LCD_Command(command)
  50:Core/Inc/lcd_stm32f0.c **** //====================================================================
  51:Core/Inc/lcd_stm32f0.c **** // DESCRIPTION: This function sends a command to the LCD. Care is taken
  52:Core/Inc/lcd_stm32f0.c **** //              not to interfere with the other lines on the port.
  53:Core/Inc/lcd_stm32f0.c **** //
  54:Core/Inc/lcd_stm32f0.c **** //              As we are using a microcontroller to control the LCD
  55:Core/Inc/lcd_stm32f0.c **** //              we use 4-bit mode to save on number of lines used to
  56:Core/Inc/lcd_stm32f0.c **** //              connect to the LCD. This means that an 8-bit command
  57:Core/Inc/lcd_stm32f0.c **** //              must be split into two sets of 4-bits (upper and lower)
  58:Core/Inc/lcd_stm32f0.c **** //              These sets must be transmitted
  59:Core/Inc/lcd_stm32f0.c **** //====================================================================
  60:Core/Inc/lcd_stm32f0.c **** // USEFUL COMMANDS:
  61:Core/Inc/lcd_stm32f0.c **** //                  - POWER_UP:      Power up initialization for the lcd
  62:Core/Inc/lcd_stm32f0.c **** //                  - FOURBIT_MODE:  Sets LCD for 4-bit mode
  63:Core/Inc/lcd_stm32f0.c **** //                  - TWOLINE_MODE:  Sets up 2 lines and character size
  64:Core/Inc/lcd_stm32f0.c **** //                  - SETUP_CURSOR:  Turn display on and set up cursor
  65:Core/Inc/lcd_stm32f0.c **** //                  - CLEAR:         Clear screen
  66:Core/Inc/lcd_stm32f0.c **** //                  - CURSOR_HOME:   Cursor home
  67:Core/Inc/lcd_stm32f0.c **** //                  - LINE_TWO:      Line 2
  68:Core/Inc/lcd_stm32f0.c **** //
  69:Core/Inc/lcd_stm32f0.c **** //====================================================================
  70:Core/Inc/lcd_stm32f0.c **** 
  71:Core/Inc/lcd_stm32f0.c **** void lcd_command(unsigned char command)
  72:Core/Inc/lcd_stm32f0.c **** {
  73:Core/Inc/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_RS_RESET;	// Register Select (RS)line low (data sent will now be read as com
  74:Core/Inc/lcd_stm32f0.c **** 
  75:Core/Inc/lcd_stm32f0.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
  76:Core/Inc/lcd_stm32f0.c **** // DATALINE 7
  77:Core/Inc/lcd_stm32f0.c ****     if ((command & 0x80) != 0)		// Select bit 7 of command, if HIGH set Data line 7 (D7) 
  78:Core/Inc/lcd_stm32f0.c ****     {
  79:Core/Inc/lcd_stm32f0.c ****     	GPIOA->BSRR |= LCD_D7_SET;
  80:Core/Inc/lcd_stm32f0.c ****     }
  81:Core/Inc/lcd_stm32f0.c ****     else				// else RESET D7
  82:Core/Inc/lcd_stm32f0.c ****     {
  83:Core/Inc/lcd_stm32f0.c ****     	GPIOA->BSRR |= LCD_D7_RESET;
  84:Core/Inc/lcd_stm32f0.c ****     }
  85:Core/Inc/lcd_stm32f0.c **** // DATALINE 6
  86:Core/Inc/lcd_stm32f0.c ****     if ((command & 0x40) != 0)		// Select bit 6 of command, if HIGH set Data line 6 (D6) 
  87:Core/Inc/lcd_stm32f0.c ****     {
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 3


  88:Core/Inc/lcd_stm32f0.c ****         GPIOA->BSRR |= LCD_D6_SET;
  89:Core/Inc/lcd_stm32f0.c ****     }
  90:Core/Inc/lcd_stm32f0.c ****     else				// else RESET D6
  91:Core/Inc/lcd_stm32f0.c ****     {
  92:Core/Inc/lcd_stm32f0.c ****         GPIOA->BSRR |= LCD_D6_RESET;
  93:Core/Inc/lcd_stm32f0.c ****     }
  94:Core/Inc/lcd_stm32f0.c **** // DATALINE 5
  95:Core/Inc/lcd_stm32f0.c ****     if ((command & 0x20) != 0)		// Select bit 5 of command, if HIGH set Data line 5 (D5)
  96:Core/Inc/lcd_stm32f0.c ****     {
  97:Core/Inc/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D5_SET;	
  98:Core/Inc/lcd_stm32f0.c ****     }
  99:Core/Inc/lcd_stm32f0.c ****     else				// else RESET D5
 100:Core/Inc/lcd_stm32f0.c ****     {
 101:Core/Inc/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D5_RESET;
 102:Core/Inc/lcd_stm32f0.c ****     }
 103:Core/Inc/lcd_stm32f0.c **** // DATALINE 4
 104:Core/Inc/lcd_stm32f0.c ****     if ((command & 0x10) != 0)		// Select bit 4 of command, if HIGH set Data line 4 (D4)
 105:Core/Inc/lcd_stm32f0.c ****     {
 106:Core/Inc/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D4_SET;
 107:Core/Inc/lcd_stm32f0.c ****     }
 108:Core/Inc/lcd_stm32f0.c ****     else				//  else RESET D4
 109:Core/Inc/lcd_stm32f0.c ****     {
 110:Core/Inc/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D4_RESET;
 111:Core/Inc/lcd_stm32f0.c ****     }
 112:Core/Inc/lcd_stm32f0.c **** 
 113:Core/Inc/lcd_stm32f0.c ****     pulse_strobe ();			// Send data
 114:Core/Inc/lcd_stm32f0.c **** 
 115:Core/Inc/lcd_stm32f0.c **** // lower nibble to data lines
 116:Core/Inc/lcd_stm32f0.c ****     if ((command & 0x08) != 0)		// Select bit 3 of command, if HIGH set Data line 7 (D7) 
 117:Core/Inc/lcd_stm32f0.c ****     {
 118:Core/Inc/lcd_stm32f0.c ****     	GPIOA->BSRR |= LCD_D7_SET;
 119:Core/Inc/lcd_stm32f0.c ****     }
 120:Core/Inc/lcd_stm32f0.c ****     else				// else RESET D7
 121:Core/Inc/lcd_stm32f0.c ****     {
 122:Core/Inc/lcd_stm32f0.c ****     	GPIOA->BSRR |= LCD_D7_RESET;
 123:Core/Inc/lcd_stm32f0.c ****     }
 124:Core/Inc/lcd_stm32f0.c **** // DATALINE 6
 125:Core/Inc/lcd_stm32f0.c ****     if ((command & 0x04) != 0)		// Select bit 2 of command, if HIGH set Data line 6 (D6)
 126:Core/Inc/lcd_stm32f0.c ****     {
 127:Core/Inc/lcd_stm32f0.c ****         GPIOA->BSRR |= LCD_D6_SET;
 128:Core/Inc/lcd_stm32f0.c ****     }
 129:Core/Inc/lcd_stm32f0.c ****     else				//  else RESET D6
 130:Core/Inc/lcd_stm32f0.c ****     {
 131:Core/Inc/lcd_stm32f0.c ****         GPIOA->BSRR |= LCD_D6_RESET;
 132:Core/Inc/lcd_stm32f0.c ****     }
 133:Core/Inc/lcd_stm32f0.c ****     // DATALINE 5
 134:Core/Inc/lcd_stm32f0.c ****     if ((command & 0x02) != 0)		// Select bit 1 of command, if HIGH set Data line 5 (D5)
 135:Core/Inc/lcd_stm32f0.c ****     {
 136:Core/Inc/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D5_SET;         
 137:Core/Inc/lcd_stm32f0.c ****     }
 138:Core/Inc/lcd_stm32f0.c ****     else				//  else RESET D5
 139:Core/Inc/lcd_stm32f0.c ****     {
 140:Core/Inc/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D5_RESET;
 141:Core/Inc/lcd_stm32f0.c ****     }
 142:Core/Inc/lcd_stm32f0.c ****     // DATALINE 4
 143:Core/Inc/lcd_stm32f0.c ****     if ((command & 0x01) != 0)		// Select bit 0 of command, if HIGH set Data line 4 (D4)
 144:Core/Inc/lcd_stm32f0.c ****     {
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 4


 145:Core/Inc/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D4_SET;
 146:Core/Inc/lcd_stm32f0.c ****     }
 147:Core/Inc/lcd_stm32f0.c ****     else				//  else RESET D4
 148:Core/Inc/lcd_stm32f0.c ****     {
 149:Core/Inc/lcd_stm32f0.c ****     	GPIOB->BSRR |= LCD_D4_RESET;
 150:Core/Inc/lcd_stm32f0.c ****     }
 151:Core/Inc/lcd_stm32f0.c **** 
 152:Core/Inc/lcd_stm32f0.c ****     pulse_strobe();			// Send data
 153:Core/Inc/lcd_stm32f0.c ****     delay(3000);
 154:Core/Inc/lcd_stm32f0.c **** }
 155:Core/Inc/lcd_stm32f0.c **** 
 156:Core/Inc/lcd_stm32f0.c **** //====================================================================
 157:Core/Inc/lcd_stm32f0.c **** // INITIALISE LCD - LCD_Init()
 158:Core/Inc/lcd_stm32f0.c **** //====================================================================
 159:Core/Inc/lcd_stm32f0.c **** // DESCRIPTION: This function sets up the port lines for the LCD and
 160:Core/Inc/lcd_stm32f0.c **** //              intialises the module for use.
 161:Core/Inc/lcd_stm32f0.c **** //====================================================================
 162:Core/Inc/lcd_stm32f0.c **** // LCD SETUP:     - 4 bit mode      (Upper 4 data lines D4-D7 used)
 163:Core/Inc/lcd_stm32f0.c **** //                - Two lines used
 164:Core/Inc/lcd_stm32f0.c **** //                - Flashing cursor
 165:Core/Inc/lcd_stm32f0.c **** //====================================================================
 166:Core/Inc/lcd_stm32f0.c **** 
 167:Core/Inc/lcd_stm32f0.c **** void init_LCD(void)
 168:Core/Inc/lcd_stm32f0.c **** {
 169:Core/Inc/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOAEN;	// Connect clocks to GPIO A, B and C
 170:Core/Inc/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 171:Core/Inc/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 172:Core/Inc/lcd_stm32f0.c **** 
 173:Core/Inc/lcd_stm32f0.c ****     GPIOA->MODER |= (GPIO_MODER_MODER12_0|GPIO_MODER_MODER15_0); // D6 and D7
 174:Core/Inc/lcd_stm32f0.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 175:Core/Inc/lcd_stm32f0.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 176:Core/Inc/lcd_stm32f0.c **** 
 177:Core/Inc/lcd_stm32f0.c ****     delay(30000);			// Allow the LCD some power up time (~30ms)
 178:Core/Inc/lcd_stm32f0.c **** 
 179:Core/Inc/lcd_stm32f0.c ****     lcd_command(POWER_UP);		// Power up initialization for the lcd
 180:Core/Inc/lcd_stm32f0.c ****     lcd_command(FOURBIT_MODE);		// Set LCD into 4 bit mode
 181:Core/Inc/lcd_stm32f0.c ****     lcd_command(DISPLAY_ON);		// Turn display on and set up cursor
 182:Core/Inc/lcd_stm32f0.c ****     lcd_command(TWOLINE_MODE);		// Set up 2 lines and character size
 183:Core/Inc/lcd_stm32f0.c ****     lcd_command(CLEAR);			// Clear display
 184:Core/Inc/lcd_stm32f0.c **** }
 185:Core/Inc/lcd_stm32f0.c **** 
 186:Core/Inc/lcd_stm32f0.c **** //====================================================================
 187:Core/Inc/lcd_stm32f0.c **** // WRITE A SINGLE CHARACTER TO THE LCD - LCD_PutChar(character)
 188:Core/Inc/lcd_stm32f0.c **** //====================================================================
 189:Core/Inc/lcd_stm32f0.c **** // DESCRIPTION: Puts a single character on the LCD at the next position
 190:Core/Inc/lcd_stm32f0.c **** //              on the screen. The character to be printed is in the input
 191:Core/Inc/lcd_stm32f0.c **** //              parameter. For numbers, letters and other common characters
 192:Core/Inc/lcd_stm32f0.c **** //              the ASCII code will produce correct display.
 193:Core/Inc/lcd_stm32f0.c **** //
 194:Core/Inc/lcd_stm32f0.c **** //              Refer to the Hitachi HD44780 datasheet for full character
 195:Core/Inc/lcd_stm32f0.c **** //              set information.
 196:Core/Inc/lcd_stm32f0.c **** //====================================================================
 197:Core/Inc/lcd_stm32f0.c **** 
 198:Core/Inc/lcd_stm32f0.c ****  void lcd_putchar(unsigned char character)
 199:Core/Inc/lcd_stm32f0.c **** {
 200:Core/Inc/lcd_stm32f0.c **** 	GPIOC->BSRR |= LCD_RS_SET;	// Register Select (RS) line HIGH (data sent will now be read as text);
 201:Core/Inc/lcd_stm32f0.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 5


 202:Core/Inc/lcd_stm32f0.c **** // DATALINE 7
 203:Core/Inc/lcd_stm32f0.c ****         if ((character & 0x80) != 0) 	// Select bit 7 of command, if HIGH set Data line 7 (D7)
 204:Core/Inc/lcd_stm32f0.c ****         {
 205:Core/Inc/lcd_stm32f0.c ****         	GPIOA->BSRR |= LCD_D7_SET;
 206:Core/Inc/lcd_stm32f0.c ****         }
 207:Core/Inc/lcd_stm32f0.c ****         else				//  else RESET D7
 208:Core/Inc/lcd_stm32f0.c ****         {
 209:Core/Inc/lcd_stm32f0.c ****         	GPIOA->BSRR |= LCD_D7_RESET;
 210:Core/Inc/lcd_stm32f0.c ****         }
 211:Core/Inc/lcd_stm32f0.c ****         // DATALINE 6
 212:Core/Inc/lcd_stm32f0.c ****         if ((character & 0x40) != 0)	// Select bit 6 of command, if HIGH set Data line 6 (D6)      
 213:Core/Inc/lcd_stm32f0.c **** 	{
 214:Core/Inc/lcd_stm32f0.c ****             GPIOA->BSRR |= LCD_D6_SET;
 215:Core/Inc/lcd_stm32f0.c ****         }
 216:Core/Inc/lcd_stm32f0.c ****         else				//  else RESET D6
 217:Core/Inc/lcd_stm32f0.c **** 
 218:Core/Inc/lcd_stm32f0.c ****         {
 219:Core/Inc/lcd_stm32f0.c ****             GPIOA->BSRR |= LCD_D6_RESET;
 220:Core/Inc/lcd_stm32f0.c ****         }
 221:Core/Inc/lcd_stm32f0.c **** // DATALINE 5
 222:Core/Inc/lcd_stm32f0.c ****         if ((character & 0x20) != 0)	// Select bit 5 of command, if HIGH set Data line 5 (D5)
 223:Core/Inc/lcd_stm32f0.c **** 
 224:Core/Inc/lcd_stm32f0.c ****         {
 225:Core/Inc/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D5_SET;                 
 226:Core/Inc/lcd_stm32f0.c **** 	}
 227:Core/Inc/lcd_stm32f0.c ****         else				//  else RESET D5
 228:Core/Inc/lcd_stm32f0.c ****         {
 229:Core/Inc/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D5_RESET;
 230:Core/Inc/lcd_stm32f0.c ****         }
 231:Core/Inc/lcd_stm32f0.c **** // DATALINE 4
 232:Core/Inc/lcd_stm32f0.c ****         if ((character & 0x10) != 0)	// Select bit 4 of command, if HIGH set Data line 4 (D4) 
 233:Core/Inc/lcd_stm32f0.c ****         {
 234:Core/Inc/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D4_SET;
 235:Core/Inc/lcd_stm32f0.c ****         }
 236:Core/Inc/lcd_stm32f0.c ****         else				// else RESET D4
 237:Core/Inc/lcd_stm32f0.c ****         {
 238:Core/Inc/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D4_RESET;
 239:Core/Inc/lcd_stm32f0.c ****         }
 240:Core/Inc/lcd_stm32f0.c **** 
 241:Core/Inc/lcd_stm32f0.c ****         pulse_strobe ();		// Send data
 242:Core/Inc/lcd_stm32f0.c **** 
 243:Core/Inc/lcd_stm32f0.c **** // lower nibble to data lines
 244:Core/Inc/lcd_stm32f0.c ****         if ((character & 0x08) != 0)	// Select bit 3 of command, if HIGH set Data line 7 (D7) 
 245:Core/Inc/lcd_stm32f0.c ****         {
 246:Core/Inc/lcd_stm32f0.c ****         	GPIOA->BSRR |= LCD_D7_SET;
 247:Core/Inc/lcd_stm32f0.c ****         }
 248:Core/Inc/lcd_stm32f0.c ****         else				// else RESET D7
 249:Core/Inc/lcd_stm32f0.c ****         {
 250:Core/Inc/lcd_stm32f0.c ****         	GPIOA->BSRR |= LCD_D7_RESET;
 251:Core/Inc/lcd_stm32f0.c ****         }
 252:Core/Inc/lcd_stm32f0.c **** // DATALINE 6
 253:Core/Inc/lcd_stm32f0.c ****         if ((character & 0x04) != 0)	// Select bit 2 of command, if HIGH set Data line 6 (D6)      
 254:Core/Inc/lcd_stm32f0.c **** 	{
 255:Core/Inc/lcd_stm32f0.c ****             GPIOA->BSRR |= LCD_D6_SET;
 256:Core/Inc/lcd_stm32f0.c ****         }
 257:Core/Inc/lcd_stm32f0.c ****         else				// else RESET D6
 258:Core/Inc/lcd_stm32f0.c **** 
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 6


 259:Core/Inc/lcd_stm32f0.c ****         {
 260:Core/Inc/lcd_stm32f0.c ****             GPIOA->BSRR |= LCD_D6_RESET;
 261:Core/Inc/lcd_stm32f0.c ****         }
 262:Core/Inc/lcd_stm32f0.c **** // DATALINE 5
 263:Core/Inc/lcd_stm32f0.c ****         if ((character & 0x02) != 0)	// Select bit 1 of command, if HIGH set Data line 5 (D5)  
 264:Core/Inc/lcd_stm32f0.c ****         {
 265:Core/Inc/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D5_SET;       
 266:Core/Inc/lcd_stm32f0.c **** 	}
 267:Core/Inc/lcd_stm32f0.c ****         else				// else RESET D5
 268:Core/Inc/lcd_stm32f0.c ****         {
 269:Core/Inc/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D5_RESET;
 270:Core/Inc/lcd_stm32f0.c ****         }
 271:Core/Inc/lcd_stm32f0.c **** // DATALINE 4
 272:Core/Inc/lcd_stm32f0.c ****         if ((character & 0x01) != 0)	// Select bit 0 of command, if HIGH set Data line 4 (D4)
 273:Core/Inc/lcd_stm32f0.c ****         {
 274:Core/Inc/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D4_SET;
 275:Core/Inc/lcd_stm32f0.c ****         }
 276:Core/Inc/lcd_stm32f0.c ****         else				//  else RESET D4
 277:Core/Inc/lcd_stm32f0.c ****         {
 278:Core/Inc/lcd_stm32f0.c ****         	GPIOB->BSRR |= LCD_D4_RESET;
 279:Core/Inc/lcd_stm32f0.c ****         }
 280:Core/Inc/lcd_stm32f0.c **** 
 281:Core/Inc/lcd_stm32f0.c ****         pulse_strobe();			// Send data
 282:Core/Inc/lcd_stm32f0.c **** }
 283:Core/Inc/lcd_stm32f0.c **** 
 284:Core/Inc/lcd_stm32f0.c **** //====================================================================
 285:Core/Inc/lcd_stm32f0.c **** // WRITE A STRING TO THE LCD - LCD_PutString(ptr_String)
 286:Core/Inc/lcd_stm32f0.c **** //====================================================================
 287:Core/Inc/lcd_stm32f0.c **** // DESCRIPTION: Writes a string to the LCD
 288:Core/Inc/lcd_stm32f0.c **** //====================================================================
 289:Core/Inc/lcd_stm32f0.c **** 
 290:Core/Inc/lcd_stm32f0.c **** void lcd_putstring(char *instring)
 291:Core/Inc/lcd_stm32f0.c **** {
 292:Core/Inc/lcd_stm32f0.c ****     unsigned char count = 0;
 293:Core/Inc/lcd_stm32f0.c **** 
 294:Core/Inc/lcd_stm32f0.c ****     while (instring[count])		// Until the null terminator is reached
 295:Core/Inc/lcd_stm32f0.c ****     {
 296:Core/Inc/lcd_stm32f0.c ****     	lcd_putchar(instring[count]);	// Write each character to LCD
 297:Core/Inc/lcd_stm32f0.c **** 	    count++;
 298:Core/Inc/lcd_stm32f0.c **** 	 }
 299:Core/Inc/lcd_stm32f0.c **** }
 300:Core/Inc/lcd_stm32f0.c **** 
 301:Core/Inc/lcd_stm32f0.c **** 
 302:Core/Inc/lcd_stm32f0.c **** //====================================================================
 303:Core/Inc/lcd_stm32f0.c **** // PULSE STROBE - Pulse_Strobe()
 304:Core/Inc/lcd_stm32f0.c **** //====================================================================
 305:Core/Inc/lcd_stm32f0.c **** // DESCRIPTION: Pulse the strobe line of the LCD to indicate that data is ready.
 306:Core/Inc/lcd_stm32f0.c **** //====================================================================
 307:Core/Inc/lcd_stm32f0.c **** 
 308:Core/Inc/lcd_stm32f0.c **** void pulse_strobe(void)
 309:Core/Inc/lcd_stm32f0.c **** {
 310:Core/Inc/lcd_stm32f0.c ****     delay(20);				// Delay
 311:Core/Inc/lcd_stm32f0.c **** 
 312:Core/Inc/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_EN_SET;		// pull E (PC15) HIGH
 313:Core/Inc/lcd_stm32f0.c **** 
 314:Core/Inc/lcd_stm32f0.c ****     delay(20);				// Delay
 315:Core/Inc/lcd_stm32f0.c **** 
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 7


 316:Core/Inc/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_EN_RESET;	// Take EN LOW
 317:Core/Inc/lcd_stm32f0.c **** 
 318:Core/Inc/lcd_stm32f0.c ****     delay(20);				// Delay
 319:Core/Inc/lcd_stm32f0.c **** 
 320:Core/Inc/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_EN_SET;		// Take EN HIGH
 321:Core/Inc/lcd_stm32f0.c **** }
 322:Core/Inc/lcd_stm32f0.c **** 
 323:Core/Inc/lcd_stm32f0.c **** 
 324:Core/Inc/lcd_stm32f0.c **** //====================================================================
 325:Core/Inc/lcd_stm32f0.c **** // LOOP DELAY - delay(microseconds)
 326:Core/Inc/lcd_stm32f0.c **** //====================================================================
 327:Core/Inc/lcd_stm32f0.c **** // DESCRIPTION: A delay used by the LCD functions.
 328:Core/Inc/lcd_stm32f0.c **** //====================================================================
 329:Core/Inc/lcd_stm32f0.c **** 
 330:Core/Inc/lcd_stm32f0.c **** void delay(unsigned int microseconds)
 331:Core/Inc/lcd_stm32f0.c **** {
  29              		.loc 2 331 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              		.loc 2 331 1 is_stmt 0 view .LVU1
  35 0000 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 8
 332:Core/Inc/lcd_stm32f0.c **** 	  volatile unsigned int counter;
  37              		.loc 2 332 4 is_stmt 1 view .LVU2
 333:Core/Inc/lcd_stm32f0.c **** 	  microseconds *= 3;
  38              		.loc 2 333 4 view .LVU3
  39              		.loc 2 333 17 is_stmt 0 view .LVU4
  40 0002 4300     		lsls	r3, r0, #1
  41 0004 1818     		adds	r0, r3, r0
  42              	.LVL1:
 334:Core/Inc/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
  43              		.loc 2 334 4 is_stmt 1 view .LVU5
  44              		.loc 2 334 16 is_stmt 0 view .LVU6
  45 0006 0023     		movs	r3, #0
  46 0008 0193     		str	r3, [sp, #4]
  47              		.loc 2 334 4 view .LVU7
  48 000a 04E0     		b	.L2
  49              	.L3:
 335:Core/Inc/lcd_stm32f0.c **** 	  {
 336:Core/Inc/lcd_stm32f0.c **** 	    __asm("nop");
  50              		.loc 2 336 6 is_stmt 1 view .LVU8
  51              		.syntax divided
  52              	@ 336 "Core/Inc/lcd_stm32f0.c" 1
  53 000c C046     		nop
  54              	@ 0 "" 2
 337:Core/Inc/lcd_stm32f0.c **** 	    __asm("nop");
  55              		.loc 2 337 6 view .LVU9
  56              	@ 337 "Core/Inc/lcd_stm32f0.c" 1
  57 000e C046     		nop
  58              	@ 0 "" 2
 334:Core/Inc/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
  59              		.loc 2 334 50 discriminator 3 view .LVU10
  60              		.thumb
  61              		.syntax unified
  62 0010 019B     		ldr	r3, [sp, #4]
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 8


  63 0012 0133     		adds	r3, r3, #1
  64 0014 0193     		str	r3, [sp, #4]
  65              	.L2:
 334:Core/Inc/lcd_stm32f0.c **** 	  for(counter = 0; counter<microseconds; counter++)
  66              		.loc 2 334 28 discriminator 1 view .LVU11
  67 0016 019B     		ldr	r3, [sp, #4]
  68 0018 8342     		cmp	r3, r0
  69 001a F7D3     		bcc	.L3
 338:Core/Inc/lcd_stm32f0.c **** 	  }
 339:Core/Inc/lcd_stm32f0.c **** }
  70              		.loc 2 339 1 is_stmt 0 view .LVU12
  71 001c 02B0     		add	sp, sp, #8
  72              		@ sp needed
  73 001e 7047     		bx	lr
  74              		.cfi_endproc
  75              	.LFE45:
  77              		.section	.text.pulse_strobe,"ax",%progbits
  78              		.align	1
  79              		.global	pulse_strobe
  80              		.syntax unified
  81              		.code	16
  82              		.thumb_func
  84              	pulse_strobe:
  85              	.LFB44:
 309:Core/Inc/lcd_stm32f0.c ****     delay(20);				// Delay
  86              		.loc 2 309 1 is_stmt 1 view -0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90 0000 70B5     		push	{r4, r5, r6, lr}
  91              		.cfi_def_cfa_offset 16
  92              		.cfi_offset 4, -16
  93              		.cfi_offset 5, -12
  94              		.cfi_offset 6, -8
  95              		.cfi_offset 14, -4
 310:Core/Inc/lcd_stm32f0.c **** 
  96              		.loc 2 310 5 view .LVU14
  97 0002 1420     		movs	r0, #20
  98 0004 FFF7FEFF 		bl	delay
  99              	.LVL2:
 312:Core/Inc/lcd_stm32f0.c **** 
 100              		.loc 2 312 5 view .LVU15
 312:Core/Inc/lcd_stm32f0.c **** 
 101              		.loc 2 312 10 is_stmt 0 view .LVU16
 102 0008 0A4C     		ldr	r4, .L5
 103 000a A369     		ldr	r3, [r4, #24]
 312:Core/Inc/lcd_stm32f0.c **** 
 104              		.loc 2 312 17 view .LVU17
 105 000c 8025     		movs	r5, #128
 106 000e 2D02     		lsls	r5, r5, #8
 107 0010 2B43     		orrs	r3, r5
 108 0012 A361     		str	r3, [r4, #24]
 314:Core/Inc/lcd_stm32f0.c **** 
 109              		.loc 2 314 5 is_stmt 1 view .LVU18
 110 0014 1420     		movs	r0, #20
 111 0016 FFF7FEFF 		bl	delay
 112              	.LVL3:
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 9


 316:Core/Inc/lcd_stm32f0.c **** 
 113              		.loc 2 316 5 view .LVU19
 316:Core/Inc/lcd_stm32f0.c **** 
 114              		.loc 2 316 10 is_stmt 0 view .LVU20
 115 001a A269     		ldr	r2, [r4, #24]
 316:Core/Inc/lcd_stm32f0.c **** 
 116              		.loc 2 316 17 view .LVU21
 117 001c 8023     		movs	r3, #128
 118 001e 1B06     		lsls	r3, r3, #24
 119 0020 1343     		orrs	r3, r2
 120 0022 A361     		str	r3, [r4, #24]
 318:Core/Inc/lcd_stm32f0.c **** 
 121              		.loc 2 318 5 is_stmt 1 view .LVU22
 122 0024 1420     		movs	r0, #20
 123 0026 FFF7FEFF 		bl	delay
 124              	.LVL4:
 320:Core/Inc/lcd_stm32f0.c **** }
 125              		.loc 2 320 5 view .LVU23
 320:Core/Inc/lcd_stm32f0.c **** }
 126              		.loc 2 320 10 is_stmt 0 view .LVU24
 127 002a A369     		ldr	r3, [r4, #24]
 320:Core/Inc/lcd_stm32f0.c **** }
 128              		.loc 2 320 17 view .LVU25
 129 002c 1D43     		orrs	r5, r3
 130 002e A561     		str	r5, [r4, #24]
 321:Core/Inc/lcd_stm32f0.c **** 
 131              		.loc 2 321 1 view .LVU26
 132              		@ sp needed
 133 0030 70BD     		pop	{r4, r5, r6, pc}
 134              	.L6:
 135 0032 C046     		.align	2
 136              	.L5:
 137 0034 00080048 		.word	1207961600
 138              		.cfi_endproc
 139              	.LFE44:
 141              		.section	.text.lcd_putchar,"ax",%progbits
 142              		.align	1
 143              		.global	lcd_putchar
 144              		.syntax unified
 145              		.code	16
 146              		.thumb_func
 148              	lcd_putchar:
 149              	.LVL5:
 150              	.LFB42:
 199:Core/Inc/lcd_stm32f0.c **** 	GPIOC->BSRR |= LCD_RS_SET;	// Register Select (RS) line HIGH (data sent will now be read as text);
 151              		.loc 2 199 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 199:Core/Inc/lcd_stm32f0.c **** 	GPIOC->BSRR |= LCD_RS_SET;	// Register Select (RS) line HIGH (data sent will now be read as text);
 155              		.loc 2 199 1 is_stmt 0 view .LVU28
 156 0000 10B5     		push	{r4, lr}
 157              		.cfi_def_cfa_offset 8
 158              		.cfi_offset 4, -8
 159              		.cfi_offset 14, -4
 160 0002 0400     		movs	r4, r0
 200:Core/Inc/lcd_stm32f0.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 10


 161              		.loc 2 200 2 is_stmt 1 view .LVU29
 200:Core/Inc/lcd_stm32f0.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
 162              		.loc 2 200 7 is_stmt 0 view .LVU30
 163 0004 454A     		ldr	r2, .L25
 164 0006 9169     		ldr	r1, [r2, #24]
 200:Core/Inc/lcd_stm32f0.c **** // Put upper nibble (upper 4-bits) on data lines, command mode
 165              		.loc 2 200 14 view .LVU31
 166 0008 8023     		movs	r3, #128
 167 000a DB01     		lsls	r3, r3, #7
 168 000c 0B43     		orrs	r3, r1
 169 000e 9361     		str	r3, [r2, #24]
 203:Core/Inc/lcd_stm32f0.c ****         {
 170              		.loc 2 203 9 is_stmt 1 view .LVU32
 203:Core/Inc/lcd_stm32f0.c ****         {
 171              		.loc 2 203 32 is_stmt 0 view .LVU33
 172 0010 43B2     		sxtb	r3, r0
 203:Core/Inc/lcd_stm32f0.c ****         {
 173              		.loc 2 203 12 view .LVU34
 174 0012 002B     		cmp	r3, #0
 175 0014 46DB     		blt	.L24
 209:Core/Inc/lcd_stm32f0.c ****         }
 176              		.loc 2 209 10 is_stmt 1 view .LVU35
 209:Core/Inc/lcd_stm32f0.c ****         }
 177              		.loc 2 209 15 is_stmt 0 view .LVU36
 178 0016 9022     		movs	r2, #144
 179 0018 D205     		lsls	r2, r2, #23
 180 001a 9169     		ldr	r1, [r2, #24]
 209:Core/Inc/lcd_stm32f0.c ****         }
 181              		.loc 2 209 22 view .LVU37
 182 001c 8023     		movs	r3, #128
 183 001e 1B06     		lsls	r3, r3, #24
 184 0020 0B43     		orrs	r3, r1
 185 0022 9361     		str	r3, [r2, #24]
 186              	.L9:
 212:Core/Inc/lcd_stm32f0.c **** 	{
 187              		.loc 2 212 9 is_stmt 1 view .LVU38
 212:Core/Inc/lcd_stm32f0.c **** 	{
 188              		.loc 2 212 12 is_stmt 0 view .LVU39
 189 0024 6306     		lsls	r3, r4, #25
 190 0026 45D5     		bpl	.L10
 214:Core/Inc/lcd_stm32f0.c ****         }
 191              		.loc 2 214 13 is_stmt 1 view .LVU40
 214:Core/Inc/lcd_stm32f0.c ****         }
 192              		.loc 2 214 18 is_stmt 0 view .LVU41
 193 0028 9022     		movs	r2, #144
 194 002a D205     		lsls	r2, r2, #23
 195 002c 9169     		ldr	r1, [r2, #24]
 214:Core/Inc/lcd_stm32f0.c ****         }
 196              		.loc 2 214 25 view .LVU42
 197 002e 8023     		movs	r3, #128
 198 0030 5B01     		lsls	r3, r3, #5
 199 0032 0B43     		orrs	r3, r1
 200 0034 9361     		str	r3, [r2, #24]
 201              	.L11:
 222:Core/Inc/lcd_stm32f0.c **** 
 202              		.loc 2 222 9 is_stmt 1 view .LVU43
 222:Core/Inc/lcd_stm32f0.c **** 
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 11


 203              		.loc 2 222 12 is_stmt 0 view .LVU44
 204 0036 A306     		lsls	r3, r4, #26
 205 0038 44D5     		bpl	.L12
 225:Core/Inc/lcd_stm32f0.c **** 	}
 206              		.loc 2 225 10 is_stmt 1 view .LVU45
 225:Core/Inc/lcd_stm32f0.c **** 	}
 207              		.loc 2 225 15 is_stmt 0 view .LVU46
 208 003a 394A     		ldr	r2, .L25+4
 209 003c 9169     		ldr	r1, [r2, #24]
 225:Core/Inc/lcd_stm32f0.c **** 	}
 210              		.loc 2 225 22 view .LVU47
 211 003e 8023     		movs	r3, #128
 212 0040 9B00     		lsls	r3, r3, #2
 213 0042 0B43     		orrs	r3, r1
 214 0044 9361     		str	r3, [r2, #24]
 215              	.L13:
 232:Core/Inc/lcd_stm32f0.c ****         {
 216              		.loc 2 232 9 is_stmt 1 view .LVU48
 232:Core/Inc/lcd_stm32f0.c ****         {
 217              		.loc 2 232 12 is_stmt 0 view .LVU49
 218 0046 E306     		lsls	r3, r4, #27
 219 0048 43D5     		bpl	.L14
 234:Core/Inc/lcd_stm32f0.c ****         }
 220              		.loc 2 234 10 is_stmt 1 view .LVU50
 234:Core/Inc/lcd_stm32f0.c ****         }
 221              		.loc 2 234 15 is_stmt 0 view .LVU51
 222 004a 354A     		ldr	r2, .L25+4
 223 004c 9169     		ldr	r1, [r2, #24]
 234:Core/Inc/lcd_stm32f0.c ****         }
 224              		.loc 2 234 22 view .LVU52
 225 004e 8023     		movs	r3, #128
 226 0050 5B00     		lsls	r3, r3, #1
 227 0052 0B43     		orrs	r3, r1
 228 0054 9361     		str	r3, [r2, #24]
 229              	.L15:
 241:Core/Inc/lcd_stm32f0.c **** 
 230              		.loc 2 241 9 is_stmt 1 view .LVU53
 231 0056 FFF7FEFF 		bl	pulse_strobe
 232              	.LVL6:
 244:Core/Inc/lcd_stm32f0.c ****         {
 233              		.loc 2 244 9 view .LVU54
 244:Core/Inc/lcd_stm32f0.c ****         {
 234              		.loc 2 244 12 is_stmt 0 view .LVU55
 235 005a 2307     		lsls	r3, r4, #28
 236 005c 40D5     		bpl	.L16
 246:Core/Inc/lcd_stm32f0.c ****         }
 237              		.loc 2 246 10 is_stmt 1 view .LVU56
 246:Core/Inc/lcd_stm32f0.c ****         }
 238              		.loc 2 246 15 is_stmt 0 view .LVU57
 239 005e 9022     		movs	r2, #144
 240 0060 D205     		lsls	r2, r2, #23
 241 0062 9169     		ldr	r1, [r2, #24]
 246:Core/Inc/lcd_stm32f0.c ****         }
 242              		.loc 2 246 22 view .LVU58
 243 0064 8023     		movs	r3, #128
 244 0066 1B02     		lsls	r3, r3, #8
 245 0068 0B43     		orrs	r3, r1
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 12


 246 006a 9361     		str	r3, [r2, #24]
 247              	.L17:
 253:Core/Inc/lcd_stm32f0.c **** 	{
 248              		.loc 2 253 9 is_stmt 1 view .LVU59
 253:Core/Inc/lcd_stm32f0.c **** 	{
 249              		.loc 2 253 12 is_stmt 0 view .LVU60
 250 006c 6307     		lsls	r3, r4, #29
 251 006e 3FD5     		bpl	.L18
 255:Core/Inc/lcd_stm32f0.c ****         }
 252              		.loc 2 255 13 is_stmt 1 view .LVU61
 255:Core/Inc/lcd_stm32f0.c ****         }
 253              		.loc 2 255 18 is_stmt 0 view .LVU62
 254 0070 9022     		movs	r2, #144
 255 0072 D205     		lsls	r2, r2, #23
 256 0074 9169     		ldr	r1, [r2, #24]
 255:Core/Inc/lcd_stm32f0.c ****         }
 257              		.loc 2 255 25 view .LVU63
 258 0076 8023     		movs	r3, #128
 259 0078 5B01     		lsls	r3, r3, #5
 260 007a 0B43     		orrs	r3, r1
 261 007c 9361     		str	r3, [r2, #24]
 262              	.L19:
 263:Core/Inc/lcd_stm32f0.c ****         {
 263              		.loc 2 263 9 is_stmt 1 view .LVU64
 263:Core/Inc/lcd_stm32f0.c ****         {
 264              		.loc 2 263 12 is_stmt 0 view .LVU65
 265 007e A307     		lsls	r3, r4, #30
 266 0080 3ED5     		bpl	.L20
 265:Core/Inc/lcd_stm32f0.c **** 	}
 267              		.loc 2 265 10 is_stmt 1 view .LVU66
 265:Core/Inc/lcd_stm32f0.c **** 	}
 268              		.loc 2 265 15 is_stmt 0 view .LVU67
 269 0082 274A     		ldr	r2, .L25+4
 270 0084 9169     		ldr	r1, [r2, #24]
 265:Core/Inc/lcd_stm32f0.c **** 	}
 271              		.loc 2 265 22 view .LVU68
 272 0086 8023     		movs	r3, #128
 273 0088 9B00     		lsls	r3, r3, #2
 274 008a 0B43     		orrs	r3, r1
 275 008c 9361     		str	r3, [r2, #24]
 276              	.L21:
 272:Core/Inc/lcd_stm32f0.c ****         {
 277              		.loc 2 272 9 is_stmt 1 view .LVU69
 272:Core/Inc/lcd_stm32f0.c ****         {
 278              		.loc 2 272 12 is_stmt 0 view .LVU70
 279 008e E407     		lsls	r4, r4, #31
 280 0090 3DD5     		bpl	.L22
 281              	.LVL7:
 274:Core/Inc/lcd_stm32f0.c ****         }
 282              		.loc 2 274 10 is_stmt 1 view .LVU71
 274:Core/Inc/lcd_stm32f0.c ****         }
 283              		.loc 2 274 15 is_stmt 0 view .LVU72
 284 0092 234A     		ldr	r2, .L25+4
 285 0094 9169     		ldr	r1, [r2, #24]
 274:Core/Inc/lcd_stm32f0.c ****         }
 286              		.loc 2 274 22 view .LVU73
 287 0096 8023     		movs	r3, #128
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 13


 288 0098 5B00     		lsls	r3, r3, #1
 289 009a 0B43     		orrs	r3, r1
 290 009c 9361     		str	r3, [r2, #24]
 291              	.L23:
 281:Core/Inc/lcd_stm32f0.c **** }
 292              		.loc 2 281 9 is_stmt 1 view .LVU74
 293 009e FFF7FEFF 		bl	pulse_strobe
 294              	.LVL8:
 282:Core/Inc/lcd_stm32f0.c **** 
 295              		.loc 2 282 1 is_stmt 0 view .LVU75
 296              		@ sp needed
 297 00a2 10BD     		pop	{r4, pc}
 298              	.LVL9:
 299              	.L24:
 205:Core/Inc/lcd_stm32f0.c ****         }
 300              		.loc 2 205 10 is_stmt 1 view .LVU76
 205:Core/Inc/lcd_stm32f0.c ****         }
 301              		.loc 2 205 15 is_stmt 0 view .LVU77
 302 00a4 9022     		movs	r2, #144
 303 00a6 D205     		lsls	r2, r2, #23
 304 00a8 9169     		ldr	r1, [r2, #24]
 205:Core/Inc/lcd_stm32f0.c ****         }
 305              		.loc 2 205 22 view .LVU78
 306 00aa 8023     		movs	r3, #128
 307 00ac 1B02     		lsls	r3, r3, #8
 308 00ae 0B43     		orrs	r3, r1
 309 00b0 9361     		str	r3, [r2, #24]
 310 00b2 B7E7     		b	.L9
 311              	.L10:
 219:Core/Inc/lcd_stm32f0.c ****         }
 312              		.loc 2 219 13 is_stmt 1 view .LVU79
 219:Core/Inc/lcd_stm32f0.c ****         }
 313              		.loc 2 219 18 is_stmt 0 view .LVU80
 314 00b4 9022     		movs	r2, #144
 315 00b6 D205     		lsls	r2, r2, #23
 316 00b8 9169     		ldr	r1, [r2, #24]
 219:Core/Inc/lcd_stm32f0.c ****         }
 317              		.loc 2 219 25 view .LVU81
 318 00ba 8023     		movs	r3, #128
 319 00bc 5B05     		lsls	r3, r3, #21
 320 00be 0B43     		orrs	r3, r1
 321 00c0 9361     		str	r3, [r2, #24]
 322 00c2 B8E7     		b	.L11
 323              	.L12:
 229:Core/Inc/lcd_stm32f0.c ****         }
 324              		.loc 2 229 10 is_stmt 1 view .LVU82
 229:Core/Inc/lcd_stm32f0.c ****         }
 325              		.loc 2 229 15 is_stmt 0 view .LVU83
 326 00c4 164A     		ldr	r2, .L25+4
 327 00c6 9169     		ldr	r1, [r2, #24]
 229:Core/Inc/lcd_stm32f0.c ****         }
 328              		.loc 2 229 22 view .LVU84
 329 00c8 8023     		movs	r3, #128
 330 00ca 9B04     		lsls	r3, r3, #18
 331 00cc 0B43     		orrs	r3, r1
 332 00ce 9361     		str	r3, [r2, #24]
 333 00d0 B9E7     		b	.L13
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 14


 334              	.L14:
 238:Core/Inc/lcd_stm32f0.c ****         }
 335              		.loc 2 238 10 is_stmt 1 view .LVU85
 238:Core/Inc/lcd_stm32f0.c ****         }
 336              		.loc 2 238 15 is_stmt 0 view .LVU86
 337 00d2 134A     		ldr	r2, .L25+4
 338 00d4 9169     		ldr	r1, [r2, #24]
 238:Core/Inc/lcd_stm32f0.c ****         }
 339              		.loc 2 238 22 view .LVU87
 340 00d6 8023     		movs	r3, #128
 341 00d8 5B04     		lsls	r3, r3, #17
 342 00da 0B43     		orrs	r3, r1
 343 00dc 9361     		str	r3, [r2, #24]
 344 00de BAE7     		b	.L15
 345              	.LVL10:
 346              	.L16:
 250:Core/Inc/lcd_stm32f0.c ****         }
 347              		.loc 2 250 10 is_stmt 1 view .LVU88
 250:Core/Inc/lcd_stm32f0.c ****         }
 348              		.loc 2 250 15 is_stmt 0 view .LVU89
 349 00e0 9022     		movs	r2, #144
 350 00e2 D205     		lsls	r2, r2, #23
 351 00e4 9169     		ldr	r1, [r2, #24]
 250:Core/Inc/lcd_stm32f0.c ****         }
 352              		.loc 2 250 22 view .LVU90
 353 00e6 8023     		movs	r3, #128
 354 00e8 1B06     		lsls	r3, r3, #24
 355 00ea 0B43     		orrs	r3, r1
 356 00ec 9361     		str	r3, [r2, #24]
 357 00ee BDE7     		b	.L17
 358              	.L18:
 260:Core/Inc/lcd_stm32f0.c ****         }
 359              		.loc 2 260 13 is_stmt 1 view .LVU91
 260:Core/Inc/lcd_stm32f0.c ****         }
 360              		.loc 2 260 18 is_stmt 0 view .LVU92
 361 00f0 9022     		movs	r2, #144
 362 00f2 D205     		lsls	r2, r2, #23
 363 00f4 9169     		ldr	r1, [r2, #24]
 260:Core/Inc/lcd_stm32f0.c ****         }
 364              		.loc 2 260 25 view .LVU93
 365 00f6 8023     		movs	r3, #128
 366 00f8 5B05     		lsls	r3, r3, #21
 367 00fa 0B43     		orrs	r3, r1
 368 00fc 9361     		str	r3, [r2, #24]
 369 00fe BEE7     		b	.L19
 370              	.L20:
 269:Core/Inc/lcd_stm32f0.c ****         }
 371              		.loc 2 269 10 is_stmt 1 view .LVU94
 269:Core/Inc/lcd_stm32f0.c ****         }
 372              		.loc 2 269 15 is_stmt 0 view .LVU95
 373 0100 074A     		ldr	r2, .L25+4
 374 0102 9169     		ldr	r1, [r2, #24]
 269:Core/Inc/lcd_stm32f0.c ****         }
 375              		.loc 2 269 22 view .LVU96
 376 0104 8023     		movs	r3, #128
 377 0106 9B04     		lsls	r3, r3, #18
 378 0108 0B43     		orrs	r3, r1
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 15


 379 010a 9361     		str	r3, [r2, #24]
 380 010c BFE7     		b	.L21
 381              	.LVL11:
 382              	.L22:
 278:Core/Inc/lcd_stm32f0.c ****         }
 383              		.loc 2 278 10 is_stmt 1 view .LVU97
 278:Core/Inc/lcd_stm32f0.c ****         }
 384              		.loc 2 278 15 is_stmt 0 view .LVU98
 385 010e 044A     		ldr	r2, .L25+4
 386 0110 9169     		ldr	r1, [r2, #24]
 278:Core/Inc/lcd_stm32f0.c ****         }
 387              		.loc 2 278 22 view .LVU99
 388 0112 8023     		movs	r3, #128
 389 0114 5B04     		lsls	r3, r3, #17
 390 0116 0B43     		orrs	r3, r1
 391 0118 9361     		str	r3, [r2, #24]
 392 011a C0E7     		b	.L23
 393              	.L26:
 394              		.align	2
 395              	.L25:
 396 011c 00080048 		.word	1207961600
 397 0120 00040048 		.word	1207960576
 398              		.cfi_endproc
 399              	.LFE42:
 401              		.section	.text.lcd_putstring,"ax",%progbits
 402              		.align	1
 403              		.global	lcd_putstring
 404              		.syntax unified
 405              		.code	16
 406              		.thumb_func
 408              	lcd_putstring:
 409              	.LVL12:
 410              	.LFB43:
 291:Core/Inc/lcd_stm32f0.c ****     unsigned char count = 0;
 411              		.loc 2 291 1 is_stmt 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 0
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 291:Core/Inc/lcd_stm32f0.c ****     unsigned char count = 0;
 415              		.loc 2 291 1 is_stmt 0 view .LVU101
 416 0000 70B5     		push	{r4, r5, r6, lr}
 417              		.cfi_def_cfa_offset 16
 418              		.cfi_offset 4, -16
 419              		.cfi_offset 5, -12
 420              		.cfi_offset 6, -8
 421              		.cfi_offset 14, -4
 422 0002 0500     		movs	r5, r0
 292:Core/Inc/lcd_stm32f0.c **** 
 423              		.loc 2 292 5 is_stmt 1 view .LVU102
 424              	.LVL13:
 294:Core/Inc/lcd_stm32f0.c ****     {
 425              		.loc 2 294 5 view .LVU103
 292:Core/Inc/lcd_stm32f0.c **** 
 426              		.loc 2 292 19 is_stmt 0 view .LVU104
 427 0004 0024     		movs	r4, #0
 294:Core/Inc/lcd_stm32f0.c ****     {
 428              		.loc 2 294 11 view .LVU105
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 16


 429 0006 03E0     		b	.L28
 430              	.LVL14:
 431              	.L29:
 296:Core/Inc/lcd_stm32f0.c **** 	    count++;
 432              		.loc 2 296 6 is_stmt 1 view .LVU106
 433 0008 FFF7FEFF 		bl	lcd_putchar
 434              	.LVL15:
 297:Core/Inc/lcd_stm32f0.c **** 	 }
 435              		.loc 2 297 6 view .LVU107
 297:Core/Inc/lcd_stm32f0.c **** 	 }
 436              		.loc 2 297 11 is_stmt 0 view .LVU108
 437 000c 0134     		adds	r4, r4, #1
 438              	.LVL16:
 297:Core/Inc/lcd_stm32f0.c **** 	 }
 439              		.loc 2 297 11 view .LVU109
 440 000e E4B2     		uxtb	r4, r4
 441              	.LVL17:
 442              	.L28:
 294:Core/Inc/lcd_stm32f0.c ****     {
 443              		.loc 2 294 12 is_stmt 1 view .LVU110
 294:Core/Inc/lcd_stm32f0.c ****     {
 444              		.loc 2 294 20 is_stmt 0 view .LVU111
 445 0010 285D     		ldrb	r0, [r5, r4]
 294:Core/Inc/lcd_stm32f0.c ****     {
 446              		.loc 2 294 12 view .LVU112
 447 0012 0028     		cmp	r0, #0
 448 0014 F8D1     		bne	.L29
 299:Core/Inc/lcd_stm32f0.c **** 
 449              		.loc 2 299 1 view .LVU113
 450              		@ sp needed
 451              	.LVL18:
 452              	.LVL19:
 299:Core/Inc/lcd_stm32f0.c **** 
 453              		.loc 2 299 1 view .LVU114
 454 0016 70BD     		pop	{r4, r5, r6, pc}
 455              		.cfi_endproc
 456              	.LFE43:
 458              		.section	.text.lcd_command,"ax",%progbits
 459              		.align	1
 460              		.global	lcd_command
 461              		.syntax unified
 462              		.code	16
 463              		.thumb_func
 465              	lcd_command:
 466              	.LVL20:
 467              	.LFB40:
  72:Core/Inc/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_RS_RESET;	// Register Select (RS)line low (data sent will now be read as com
 468              		.loc 2 72 1 is_stmt 1 view -0
 469              		.cfi_startproc
 470              		@ args = 0, pretend = 0, frame = 0
 471              		@ frame_needed = 0, uses_anonymous_args = 0
  72:Core/Inc/lcd_stm32f0.c ****     GPIOC->BSRR |= LCD_RS_RESET;	// Register Select (RS)line low (data sent will now be read as com
 472              		.loc 2 72 1 is_stmt 0 view .LVU116
 473 0000 10B5     		push	{r4, lr}
 474              		.cfi_def_cfa_offset 8
 475              		.cfi_offset 4, -8
 476              		.cfi_offset 14, -4
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 17


 477 0002 0400     		movs	r4, r0
  73:Core/Inc/lcd_stm32f0.c **** 
 478              		.loc 2 73 5 is_stmt 1 view .LVU117
  73:Core/Inc/lcd_stm32f0.c **** 
 479              		.loc 2 73 10 is_stmt 0 view .LVU118
 480 0004 474A     		ldr	r2, .L48
 481 0006 9169     		ldr	r1, [r2, #24]
  73:Core/Inc/lcd_stm32f0.c **** 
 482              		.loc 2 73 17 view .LVU119
 483 0008 8023     		movs	r3, #128
 484 000a DB05     		lsls	r3, r3, #23
 485 000c 0B43     		orrs	r3, r1
 486 000e 9361     		str	r3, [r2, #24]
  77:Core/Inc/lcd_stm32f0.c ****     {
 487              		.loc 2 77 5 is_stmt 1 view .LVU120
  77:Core/Inc/lcd_stm32f0.c ****     {
 488              		.loc 2 77 26 is_stmt 0 view .LVU121
 489 0010 43B2     		sxtb	r3, r0
  77:Core/Inc/lcd_stm32f0.c ****     {
 490              		.loc 2 77 8 view .LVU122
 491 0012 002B     		cmp	r3, #0
 492 0014 49DB     		blt	.L47
  83:Core/Inc/lcd_stm32f0.c ****     }
 493              		.loc 2 83 6 is_stmt 1 view .LVU123
  83:Core/Inc/lcd_stm32f0.c ****     }
 494              		.loc 2 83 11 is_stmt 0 view .LVU124
 495 0016 9022     		movs	r2, #144
 496 0018 D205     		lsls	r2, r2, #23
 497 001a 9169     		ldr	r1, [r2, #24]
  83:Core/Inc/lcd_stm32f0.c ****     }
 498              		.loc 2 83 18 view .LVU125
 499 001c 8023     		movs	r3, #128
 500 001e 1B06     		lsls	r3, r3, #24
 501 0020 0B43     		orrs	r3, r1
 502 0022 9361     		str	r3, [r2, #24]
 503              	.L32:
  86:Core/Inc/lcd_stm32f0.c ****     {
 504              		.loc 2 86 5 is_stmt 1 view .LVU126
  86:Core/Inc/lcd_stm32f0.c ****     {
 505              		.loc 2 86 8 is_stmt 0 view .LVU127
 506 0024 6306     		lsls	r3, r4, #25
 507 0026 48D5     		bpl	.L33
  88:Core/Inc/lcd_stm32f0.c ****     }
 508              		.loc 2 88 9 is_stmt 1 view .LVU128
  88:Core/Inc/lcd_stm32f0.c ****     }
 509              		.loc 2 88 14 is_stmt 0 view .LVU129
 510 0028 9022     		movs	r2, #144
 511 002a D205     		lsls	r2, r2, #23
 512 002c 9169     		ldr	r1, [r2, #24]
  88:Core/Inc/lcd_stm32f0.c ****     }
 513              		.loc 2 88 21 view .LVU130
 514 002e 8023     		movs	r3, #128
 515 0030 5B01     		lsls	r3, r3, #5
 516 0032 0B43     		orrs	r3, r1
 517 0034 9361     		str	r3, [r2, #24]
 518              	.L34:
  95:Core/Inc/lcd_stm32f0.c ****     {
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 18


 519              		.loc 2 95 5 is_stmt 1 view .LVU131
  95:Core/Inc/lcd_stm32f0.c ****     {
 520              		.loc 2 95 8 is_stmt 0 view .LVU132
 521 0036 A306     		lsls	r3, r4, #26
 522 0038 47D5     		bpl	.L35
  97:Core/Inc/lcd_stm32f0.c ****     }
 523              		.loc 2 97 6 is_stmt 1 view .LVU133
  97:Core/Inc/lcd_stm32f0.c ****     }
 524              		.loc 2 97 11 is_stmt 0 view .LVU134
 525 003a 3B4A     		ldr	r2, .L48+4
 526 003c 9169     		ldr	r1, [r2, #24]
  97:Core/Inc/lcd_stm32f0.c ****     }
 527              		.loc 2 97 18 view .LVU135
 528 003e 8023     		movs	r3, #128
 529 0040 9B00     		lsls	r3, r3, #2
 530 0042 0B43     		orrs	r3, r1
 531 0044 9361     		str	r3, [r2, #24]
 532              	.L36:
 104:Core/Inc/lcd_stm32f0.c ****     {
 533              		.loc 2 104 5 is_stmt 1 view .LVU136
 104:Core/Inc/lcd_stm32f0.c ****     {
 534              		.loc 2 104 8 is_stmt 0 view .LVU137
 535 0046 E306     		lsls	r3, r4, #27
 536 0048 46D5     		bpl	.L37
 106:Core/Inc/lcd_stm32f0.c ****     }
 537              		.loc 2 106 6 is_stmt 1 view .LVU138
 106:Core/Inc/lcd_stm32f0.c ****     }
 538              		.loc 2 106 11 is_stmt 0 view .LVU139
 539 004a 374A     		ldr	r2, .L48+4
 540 004c 9169     		ldr	r1, [r2, #24]
 106:Core/Inc/lcd_stm32f0.c ****     }
 541              		.loc 2 106 18 view .LVU140
 542 004e 8023     		movs	r3, #128
 543 0050 5B00     		lsls	r3, r3, #1
 544 0052 0B43     		orrs	r3, r1
 545 0054 9361     		str	r3, [r2, #24]
 546              	.L38:
 113:Core/Inc/lcd_stm32f0.c **** 
 547              		.loc 2 113 5 is_stmt 1 view .LVU141
 548 0056 FFF7FEFF 		bl	pulse_strobe
 549              	.LVL21:
 116:Core/Inc/lcd_stm32f0.c ****     {
 550              		.loc 2 116 5 view .LVU142
 116:Core/Inc/lcd_stm32f0.c ****     {
 551              		.loc 2 116 8 is_stmt 0 view .LVU143
 552 005a 2307     		lsls	r3, r4, #28
 553 005c 43D5     		bpl	.L39
 118:Core/Inc/lcd_stm32f0.c ****     }
 554              		.loc 2 118 6 is_stmt 1 view .LVU144
 118:Core/Inc/lcd_stm32f0.c ****     }
 555              		.loc 2 118 11 is_stmt 0 view .LVU145
 556 005e 9022     		movs	r2, #144
 557 0060 D205     		lsls	r2, r2, #23
 558 0062 9169     		ldr	r1, [r2, #24]
 118:Core/Inc/lcd_stm32f0.c ****     }
 559              		.loc 2 118 18 view .LVU146
 560 0064 8023     		movs	r3, #128
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 19


 561 0066 1B02     		lsls	r3, r3, #8
 562 0068 0B43     		orrs	r3, r1
 563 006a 9361     		str	r3, [r2, #24]
 564              	.L40:
 125:Core/Inc/lcd_stm32f0.c ****     {
 565              		.loc 2 125 5 is_stmt 1 view .LVU147
 125:Core/Inc/lcd_stm32f0.c ****     {
 566              		.loc 2 125 8 is_stmt 0 view .LVU148
 567 006c 6307     		lsls	r3, r4, #29
 568 006e 42D5     		bpl	.L41
 127:Core/Inc/lcd_stm32f0.c ****     }
 569              		.loc 2 127 9 is_stmt 1 view .LVU149
 127:Core/Inc/lcd_stm32f0.c ****     }
 570              		.loc 2 127 14 is_stmt 0 view .LVU150
 571 0070 9022     		movs	r2, #144
 572 0072 D205     		lsls	r2, r2, #23
 573 0074 9169     		ldr	r1, [r2, #24]
 127:Core/Inc/lcd_stm32f0.c ****     }
 574              		.loc 2 127 21 view .LVU151
 575 0076 8023     		movs	r3, #128
 576 0078 5B01     		lsls	r3, r3, #5
 577 007a 0B43     		orrs	r3, r1
 578 007c 9361     		str	r3, [r2, #24]
 579              	.L42:
 134:Core/Inc/lcd_stm32f0.c ****     {
 580              		.loc 2 134 5 is_stmt 1 view .LVU152
 134:Core/Inc/lcd_stm32f0.c ****     {
 581              		.loc 2 134 8 is_stmt 0 view .LVU153
 582 007e A307     		lsls	r3, r4, #30
 583 0080 41D5     		bpl	.L43
 136:Core/Inc/lcd_stm32f0.c ****     }
 584              		.loc 2 136 6 is_stmt 1 view .LVU154
 136:Core/Inc/lcd_stm32f0.c ****     }
 585              		.loc 2 136 11 is_stmt 0 view .LVU155
 586 0082 294A     		ldr	r2, .L48+4
 587 0084 9169     		ldr	r1, [r2, #24]
 136:Core/Inc/lcd_stm32f0.c ****     }
 588              		.loc 2 136 18 view .LVU156
 589 0086 8023     		movs	r3, #128
 590 0088 9B00     		lsls	r3, r3, #2
 591 008a 0B43     		orrs	r3, r1
 592 008c 9361     		str	r3, [r2, #24]
 593              	.L44:
 143:Core/Inc/lcd_stm32f0.c ****     {
 594              		.loc 2 143 5 is_stmt 1 view .LVU157
 143:Core/Inc/lcd_stm32f0.c ****     {
 595              		.loc 2 143 8 is_stmt 0 view .LVU158
 596 008e E407     		lsls	r4, r4, #31
 597 0090 40D5     		bpl	.L45
 598              	.LVL22:
 145:Core/Inc/lcd_stm32f0.c ****     }
 599              		.loc 2 145 6 is_stmt 1 view .LVU159
 145:Core/Inc/lcd_stm32f0.c ****     }
 600              		.loc 2 145 11 is_stmt 0 view .LVU160
 601 0092 254A     		ldr	r2, .L48+4
 602 0094 9169     		ldr	r1, [r2, #24]
 145:Core/Inc/lcd_stm32f0.c ****     }
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 20


 603              		.loc 2 145 18 view .LVU161
 604 0096 8023     		movs	r3, #128
 605 0098 5B00     		lsls	r3, r3, #1
 606 009a 0B43     		orrs	r3, r1
 607 009c 9361     		str	r3, [r2, #24]
 608              	.L46:
 152:Core/Inc/lcd_stm32f0.c ****     delay(3000);
 609              		.loc 2 152 5 is_stmt 1 view .LVU162
 610 009e FFF7FEFF 		bl	pulse_strobe
 611              	.LVL23:
 153:Core/Inc/lcd_stm32f0.c **** }
 612              		.loc 2 153 5 view .LVU163
 613 00a2 2248     		ldr	r0, .L48+8
 614 00a4 FFF7FEFF 		bl	delay
 615              	.LVL24:
 154:Core/Inc/lcd_stm32f0.c **** 
 616              		.loc 2 154 1 is_stmt 0 view .LVU164
 617              		@ sp needed
 618 00a8 10BD     		pop	{r4, pc}
 619              	.LVL25:
 620              	.L47:
  79:Core/Inc/lcd_stm32f0.c ****     }
 621              		.loc 2 79 6 is_stmt 1 view .LVU165
  79:Core/Inc/lcd_stm32f0.c ****     }
 622              		.loc 2 79 11 is_stmt 0 view .LVU166
 623 00aa 9022     		movs	r2, #144
 624 00ac D205     		lsls	r2, r2, #23
 625 00ae 9169     		ldr	r1, [r2, #24]
  79:Core/Inc/lcd_stm32f0.c ****     }
 626              		.loc 2 79 18 view .LVU167
 627 00b0 8023     		movs	r3, #128
 628 00b2 1B02     		lsls	r3, r3, #8
 629 00b4 0B43     		orrs	r3, r1
 630 00b6 9361     		str	r3, [r2, #24]
 631 00b8 B4E7     		b	.L32
 632              	.L33:
  92:Core/Inc/lcd_stm32f0.c ****     }
 633              		.loc 2 92 9 is_stmt 1 view .LVU168
  92:Core/Inc/lcd_stm32f0.c ****     }
 634              		.loc 2 92 14 is_stmt 0 view .LVU169
 635 00ba 9022     		movs	r2, #144
 636 00bc D205     		lsls	r2, r2, #23
 637 00be 9169     		ldr	r1, [r2, #24]
  92:Core/Inc/lcd_stm32f0.c ****     }
 638              		.loc 2 92 21 view .LVU170
 639 00c0 8023     		movs	r3, #128
 640 00c2 5B05     		lsls	r3, r3, #21
 641 00c4 0B43     		orrs	r3, r1
 642 00c6 9361     		str	r3, [r2, #24]
 643 00c8 B5E7     		b	.L34
 644              	.L35:
 101:Core/Inc/lcd_stm32f0.c ****     }
 645              		.loc 2 101 6 is_stmt 1 view .LVU171
 101:Core/Inc/lcd_stm32f0.c ****     }
 646              		.loc 2 101 11 is_stmt 0 view .LVU172
 647 00ca 174A     		ldr	r2, .L48+4
 648 00cc 9169     		ldr	r1, [r2, #24]
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 21


 101:Core/Inc/lcd_stm32f0.c ****     }
 649              		.loc 2 101 18 view .LVU173
 650 00ce 8023     		movs	r3, #128
 651 00d0 9B04     		lsls	r3, r3, #18
 652 00d2 0B43     		orrs	r3, r1
 653 00d4 9361     		str	r3, [r2, #24]
 654 00d6 B6E7     		b	.L36
 655              	.L37:
 110:Core/Inc/lcd_stm32f0.c ****     }
 656              		.loc 2 110 6 is_stmt 1 view .LVU174
 110:Core/Inc/lcd_stm32f0.c ****     }
 657              		.loc 2 110 11 is_stmt 0 view .LVU175
 658 00d8 134A     		ldr	r2, .L48+4
 659 00da 9169     		ldr	r1, [r2, #24]
 110:Core/Inc/lcd_stm32f0.c ****     }
 660              		.loc 2 110 18 view .LVU176
 661 00dc 8023     		movs	r3, #128
 662 00de 5B04     		lsls	r3, r3, #17
 663 00e0 0B43     		orrs	r3, r1
 664 00e2 9361     		str	r3, [r2, #24]
 665 00e4 B7E7     		b	.L38
 666              	.LVL26:
 667              	.L39:
 122:Core/Inc/lcd_stm32f0.c ****     }
 668              		.loc 2 122 6 is_stmt 1 view .LVU177
 122:Core/Inc/lcd_stm32f0.c ****     }
 669              		.loc 2 122 11 is_stmt 0 view .LVU178
 670 00e6 9022     		movs	r2, #144
 671 00e8 D205     		lsls	r2, r2, #23
 672 00ea 9169     		ldr	r1, [r2, #24]
 122:Core/Inc/lcd_stm32f0.c ****     }
 673              		.loc 2 122 18 view .LVU179
 674 00ec 8023     		movs	r3, #128
 675 00ee 1B06     		lsls	r3, r3, #24
 676 00f0 0B43     		orrs	r3, r1
 677 00f2 9361     		str	r3, [r2, #24]
 678 00f4 BAE7     		b	.L40
 679              	.L41:
 131:Core/Inc/lcd_stm32f0.c ****     }
 680              		.loc 2 131 9 is_stmt 1 view .LVU180
 131:Core/Inc/lcd_stm32f0.c ****     }
 681              		.loc 2 131 14 is_stmt 0 view .LVU181
 682 00f6 9022     		movs	r2, #144
 683 00f8 D205     		lsls	r2, r2, #23
 684 00fa 9169     		ldr	r1, [r2, #24]
 131:Core/Inc/lcd_stm32f0.c ****     }
 685              		.loc 2 131 21 view .LVU182
 686 00fc 8023     		movs	r3, #128
 687 00fe 5B05     		lsls	r3, r3, #21
 688 0100 0B43     		orrs	r3, r1
 689 0102 9361     		str	r3, [r2, #24]
 690 0104 BBE7     		b	.L42
 691              	.L43:
 140:Core/Inc/lcd_stm32f0.c ****     }
 692              		.loc 2 140 6 is_stmt 1 view .LVU183
 140:Core/Inc/lcd_stm32f0.c ****     }
 693              		.loc 2 140 11 is_stmt 0 view .LVU184
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 22


 694 0106 084A     		ldr	r2, .L48+4
 695 0108 9169     		ldr	r1, [r2, #24]
 140:Core/Inc/lcd_stm32f0.c ****     }
 696              		.loc 2 140 18 view .LVU185
 697 010a 8023     		movs	r3, #128
 698 010c 9B04     		lsls	r3, r3, #18
 699 010e 0B43     		orrs	r3, r1
 700 0110 9361     		str	r3, [r2, #24]
 701 0112 BCE7     		b	.L44
 702              	.LVL27:
 703              	.L45:
 149:Core/Inc/lcd_stm32f0.c ****     }
 704              		.loc 2 149 6 is_stmt 1 view .LVU186
 149:Core/Inc/lcd_stm32f0.c ****     }
 705              		.loc 2 149 11 is_stmt 0 view .LVU187
 706 0114 044A     		ldr	r2, .L48+4
 707 0116 9169     		ldr	r1, [r2, #24]
 149:Core/Inc/lcd_stm32f0.c ****     }
 708              		.loc 2 149 18 view .LVU188
 709 0118 8023     		movs	r3, #128
 710 011a 5B04     		lsls	r3, r3, #17
 711 011c 0B43     		orrs	r3, r1
 712 011e 9361     		str	r3, [r2, #24]
 713 0120 BDE7     		b	.L46
 714              	.L49:
 715 0122 C046     		.align	2
 716              	.L48:
 717 0124 00080048 		.word	1207961600
 718 0128 00040048 		.word	1207960576
 719 012c B80B0000 		.word	3000
 720              		.cfi_endproc
 721              	.LFE40:
 723              		.section	.text.init_LCD,"ax",%progbits
 724              		.align	1
 725              		.global	init_LCD
 726              		.syntax unified
 727              		.code	16
 728              		.thumb_func
 730              	init_LCD:
 731              	.LFB41:
 168:Core/Inc/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOAEN;	// Connect clocks to GPIO A, B and C
 732              		.loc 2 168 1 is_stmt 1 view -0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 0
 735              		@ frame_needed = 0, uses_anonymous_args = 0
 736 0000 10B5     		push	{r4, lr}
 737              		.cfi_def_cfa_offset 8
 738              		.cfi_offset 4, -8
 739              		.cfi_offset 14, -4
 169:Core/Inc/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 740              		.loc 2 169 5 view .LVU190
 169:Core/Inc/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 741              		.loc 2 169 8 is_stmt 0 view .LVU191
 742 0002 1B4B     		ldr	r3, .L51
 743 0004 5969     		ldr	r1, [r3, #20]
 169:Core/Inc/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 744              		.loc 2 169 17 view .LVU192
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 23


 745 0006 8022     		movs	r2, #128
 746 0008 9202     		lsls	r2, r2, #10
 747 000a 0A43     		orrs	r2, r1
 748 000c 5A61     		str	r2, [r3, #20]
 170:Core/Inc/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 749              		.loc 2 170 5 is_stmt 1 view .LVU193
 170:Core/Inc/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 750              		.loc 2 170 8 is_stmt 0 view .LVU194
 751 000e 5969     		ldr	r1, [r3, #20]
 170:Core/Inc/lcd_stm32f0.c ****     RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 752              		.loc 2 170 17 view .LVU195
 753 0010 8022     		movs	r2, #128
 754 0012 D202     		lsls	r2, r2, #11
 755 0014 0A43     		orrs	r2, r1
 756 0016 5A61     		str	r2, [r3, #20]
 171:Core/Inc/lcd_stm32f0.c **** 
 757              		.loc 2 171 5 is_stmt 1 view .LVU196
 171:Core/Inc/lcd_stm32f0.c **** 
 758              		.loc 2 171 8 is_stmt 0 view .LVU197
 759 0018 5969     		ldr	r1, [r3, #20]
 171:Core/Inc/lcd_stm32f0.c **** 
 760              		.loc 2 171 17 view .LVU198
 761 001a 8022     		movs	r2, #128
 762 001c 1203     		lsls	r2, r2, #12
 763 001e 0A43     		orrs	r2, r1
 764 0020 5A61     		str	r2, [r3, #20]
 173:Core/Inc/lcd_stm32f0.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 765              		.loc 2 173 5 is_stmt 1 view .LVU199
 173:Core/Inc/lcd_stm32f0.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 766              		.loc 2 173 10 is_stmt 0 view .LVU200
 767 0022 9022     		movs	r2, #144
 768 0024 D205     		lsls	r2, r2, #23
 769 0026 1168     		ldr	r1, [r2]
 173:Core/Inc/lcd_stm32f0.c ****     GPIOB->MODER |= (GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0);   // D4 and D5
 770              		.loc 2 173 18 view .LVU201
 771 0028 8223     		movs	r3, #130
 772 002a DB05     		lsls	r3, r3, #23
 773 002c 0B43     		orrs	r3, r1
 774 002e 1360     		str	r3, [r2]
 174:Core/Inc/lcd_stm32f0.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 775              		.loc 2 174 5 is_stmt 1 view .LVU202
 174:Core/Inc/lcd_stm32f0.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 776              		.loc 2 174 10 is_stmt 0 view .LVU203
 777 0030 104A     		ldr	r2, .L51+4
 778 0032 1168     		ldr	r1, [r2]
 174:Core/Inc/lcd_stm32f0.c ****     GPIOC->MODER |= (GPIO_MODER_MODER14_0|GPIO_MODER_MODER15_0); // RS and EN
 779              		.loc 2 174 18 view .LVU204
 780 0034 A023     		movs	r3, #160
 781 0036 DB02     		lsls	r3, r3, #11
 782 0038 0B43     		orrs	r3, r1
 783 003a 1360     		str	r3, [r2]
 175:Core/Inc/lcd_stm32f0.c **** 
 784              		.loc 2 175 5 is_stmt 1 view .LVU205
 175:Core/Inc/lcd_stm32f0.c **** 
 785              		.loc 2 175 10 is_stmt 0 view .LVU206
 786 003c 0E4A     		ldr	r2, .L51+8
 787 003e 1168     		ldr	r1, [r2]
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 24


 175:Core/Inc/lcd_stm32f0.c **** 
 788              		.loc 2 175 18 view .LVU207
 789 0040 A023     		movs	r3, #160
 790 0042 DB05     		lsls	r3, r3, #23
 791 0044 0B43     		orrs	r3, r1
 792 0046 1360     		str	r3, [r2]
 177:Core/Inc/lcd_stm32f0.c **** 
 793              		.loc 2 177 5 is_stmt 1 view .LVU208
 794 0048 0C48     		ldr	r0, .L51+12
 795 004a FFF7FEFF 		bl	delay
 796              	.LVL28:
 179:Core/Inc/lcd_stm32f0.c ****     lcd_command(FOURBIT_MODE);		// Set LCD into 4 bit mode
 797              		.loc 2 179 5 view .LVU209
 798 004e 3320     		movs	r0, #51
 799 0050 FFF7FEFF 		bl	lcd_command
 800              	.LVL29:
 180:Core/Inc/lcd_stm32f0.c ****     lcd_command(DISPLAY_ON);		// Turn display on and set up cursor
 801              		.loc 2 180 5 view .LVU210
 802 0054 3220     		movs	r0, #50
 803 0056 FFF7FEFF 		bl	lcd_command
 804              	.LVL30:
 181:Core/Inc/lcd_stm32f0.c ****     lcd_command(TWOLINE_MODE);		// Set up 2 lines and character size
 805              		.loc 2 181 5 view .LVU211
 806 005a 0C20     		movs	r0, #12
 807 005c FFF7FEFF 		bl	lcd_command
 808              	.LVL31:
 182:Core/Inc/lcd_stm32f0.c ****     lcd_command(CLEAR);			// Clear display
 809              		.loc 2 182 5 view .LVU212
 810 0060 2820     		movs	r0, #40
 811 0062 FFF7FEFF 		bl	lcd_command
 812              	.LVL32:
 183:Core/Inc/lcd_stm32f0.c **** }
 813              		.loc 2 183 5 view .LVU213
 814 0066 0120     		movs	r0, #1
 815 0068 FFF7FEFF 		bl	lcd_command
 816              	.LVL33:
 184:Core/Inc/lcd_stm32f0.c **** 
 817              		.loc 2 184 1 is_stmt 0 view .LVU214
 818              		@ sp needed
 819 006c 10BD     		pop	{r4, pc}
 820              	.L52:
 821 006e C046     		.align	2
 822              	.L51:
 823 0070 00100240 		.word	1073876992
 824 0074 00040048 		.word	1207960576
 825 0078 00080048 		.word	1207961600
 826 007c 30750000 		.word	30000
 827              		.cfi_endproc
 828              	.LFE41:
 830              		.section	.text.init_GPIO,"ax",%progbits
 831              		.align	1
 832              		.global	init_GPIO
 833              		.syntax unified
 834              		.code	16
 835              		.thumb_func
 837              	init_GPIO:
 838              	.LFB47:
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 25


   1:Core/Src/main.c **** //********************************************************************
   2:Core/Src/main.c **** //*                    EEE2046F C template                           *
   3:Core/Src/main.c **** //*==================================================================*
   4:Core/Src/main.c **** //* WRITTEN BY: Jesse Arendse   	                 		         *
   5:Core/Src/main.c **** //* DATE CREATED: 07/04/2023                                         *
   6:Core/Src/main.c **** //* MODIFIED: 21/11/2025                                             *
   7:Core/Src/main.c **** //*==================================================================*
   8:Core/Src/main.c **** //* PROGRAMMED IN: Visual Studio Code                                *
   9:Core/Src/main.c **** //* TARGET:        STM32F0                                           *
  10:Core/Src/main.c **** //*==================================================================*
  11:Core/Src/main.c **** //* DESCRIPTION: Timer                                               *
  12:Core/Src/main.c **** //*                                                                  *
  13:Core/Src/main.c **** //********************************************************************
  14:Core/Src/main.c **** // INCLUDE FILES
  15:Core/Src/main.c **** //====================================================================
  16:Core/Src/main.c **** #include "stm32f0xx.h"
  17:Core/Src/main.c **** #include <lcd_stm32f0.c>
  18:Core/Src/main.c **** //====================================================================
  19:Core/Src/main.c **** // GLOBAL CONSTANTS
  20:Core/Src/main.c **** //====================================================================
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** #define sw1 ((GPIOA -> IDR & GPIO_IDR_1) == 0) // Switch 1 connected to PA1
  23:Core/Src/main.c **** #define sw2 ((GPIOA -> IDR & GPIO_IDR_2) == 0) // Switch 2 connected to PA2
  24:Core/Src/main.c **** #define sw3 ((GPIOA -> IDR & GPIO_IDR_3) == 0) // Switch 3 connected to PA3
  25:Core/Src/main.c **** #define sw0 ((GPIOA -> IDR & GPIO_IDR_0) == 0) // Switch 0 connected to PA0
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** //====================================================================
  28:Core/Src/main.c **** // GLOBAL VARIABLES
  29:Core/Src/main.c **** //====================================================================
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** typedef struct {
  32:Core/Src/main.c ****     uint32_t pattern;
  33:Core/Src/main.c ****     const char *message;
  34:Core/Src/main.c **** } DisplayState;
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** DisplayState states[] = {
  37:Core/Src/main.c ****     {GPIO_ODR_0, "State 0"},
  38:Core/Src/main.c ****     {GPIO_ODR_1, "State 1"},
  39:Core/Src/main.c ****     {GPIO_ODR_2, "State 2"},
  40:Core/Src/main.c ****     {GPIO_ODR_3, "State 3"},
  41:Core/Src/main.c ****     {GPIO_ODR_4, "State 4"},
  42:Core/Src/main.c ****     {GPIO_ODR_5, "State 5"},
  43:Core/Src/main.c ****     {GPIO_ODR_6, "State 6"},
  44:Core/Src/main.c ****     {GPIO_ODR_7, "State 7"}
  45:Core/Src/main.c **** };
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Mask for the 8 LED bits on PB0..PB7 (adjust if pins differ) */
  48:Core/Src/main.c **** const uint32_t LED_MASK = (GPIO_ODR_0 | GPIO_ODR_1 | GPIO_ODR_2 | GPIO_ODR_3 |
  49:Core/Src/main.c ****                            GPIO_ODR_4 | GPIO_ODR_5 | GPIO_ODR_6 | GPIO_ODR_7);
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** uint8_t current_state = 0;
  53:Core/Src/main.c **** uint8_t prev_state = 0;
  54:Core/Src/main.c **** volatile uint8_t current_state1 = 0;
  55:Core/Src/main.c **** volatile uint8_t timer_triggered = 0; // Renamed from uflag for clarity
  56:Core/Src/main.c **** volatile uint8_t timer2_triggered = 0; // New flag for Timer 2
  57:Core/Src/main.c **** 
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 26


  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** //====================================================================
  60:Core/Src/main.c **** // FUNCTION DECLARATIONS
  61:Core/Src/main.c **** //====================================================================
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** void init_GPIO();
  64:Core/Src/main.c **** void TIM14_init();
  65:Core/Src/main.c **** void TIM2_init();
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** //====================================================================
  68:Core/Src/main.c **** // MAIN FUNCTION
  69:Core/Src/main.c **** //====================================================================
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** int main ()
  73:Core/Src/main.c **** {
  74:Core/Src/main.c ****     init_GPIO();
  75:Core/Src/main.c ****     init_LCD();
  76:Core/Src/main.c ****     
  77:Core/Src/main.c ****     // Initial Display
  78:Core/Src/main.c ****     lcd_command(CLEAR);
  79:Core/Src/main.c ****     lcd_putstring("System Ready");
  80:Core/Src/main.c ****     delay(100000);
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****     TIM2_init();
  83:Core/Src/main.c ****    
  84:Core/Src/main.c ****     lcd_command(CLEAR);
  85:Core/Src/main.c ****     lcd_putstring("TIMER DEMO");
  86:Core/Src/main.c ****     delay(100000);
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****     TIM14_init(); // Initialize timer but don't start it immediately if you want SW0 to do it
  89:Core/Src/main.c ****     TIM14->CR1 &= ~TIM_CR1_CEN; // Ensure stopped at start
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****     uint8_t last_state = 0xFF; // Track change to prevent flickering
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****     while (1){
  94:Core/Src/main.c ****         
  95:Core/Src/main.c ****         // CHECK 1: Timer Event (Automatic State Change)
  96:Core/Src/main.c ****         if (timer_triggered == 1){
  97:Core/Src/main.c ****             current_state = (current_state + 1) % 8;
  98:Core/Src/main.c ****             timer_triggered = 0; // Reset flag
  99:Core/Src/main.c ****         }
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****         // CHECK 2: Button Inputs
 102:Core/Src/main.c ****         if (sw0) {
 103:Core/Src/main.c ****             TIM14->CR1 |= TIM_CR1_CEN; // Start Timer
 104:Core/Src/main.c ****             lcd_command(CLEAR);
 105:Core/Src/main.c ****             lcd_putstring("Timer Started");
 106:Core/Src/main.c ****             delay(200000); // Debounce/Wait to read
 107:Core/Src/main.c ****             last_state = 0xFF; // Force display update
 108:Core/Src/main.c ****         }
 109:Core/Src/main.c ****         
 110:Core/Src/main.c ****         if (sw1) {
 111:Core/Src/main.c ****             TIM14->CR1 &= ~TIM_CR1_CEN; // Stop Timer
 112:Core/Src/main.c ****             lcd_command(CLEAR);
 113:Core/Src/main.c ****             lcd_putstring("Timer Stopped");
 114:Core/Src/main.c ****             delay(200000);
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 27


 115:Core/Src/main.c ****             last_state = 0xFF;
 116:Core/Src/main.c ****         }
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****         if (sw2) {
 119:Core/Src/main.c ****             current_state = 0; // Reset
 120:Core/Src/main.c ****             lcd_command(CLEAR);
 121:Core/Src/main.c ****             lcd_putstring("Resetting...");
 122:Core/Src/main.c ****             delay(200000);
 123:Core/Src/main.c ****             last_state = 0xFF;
 124:Core/Src/main.c ****         }
 125:Core/Src/main.c ****         
 126:Core/Src/main.c ****         // CHECK 3: Update Outputs (Only if state changed)
 127:Core/Src/main.c ****         if ((current_state != last_state) || timer2_triggered) {
 128:Core/Src/main.c ****             // 1. Update LEDs
 129:Core/Src/main.c ****             // Clear existing LED bits, then OR in the new pattern
 130:Core/Src/main.c ****             GPIOB->ODR = (GPIOB->ODR & ~states[last_state].pattern) | states[current_state].pattern
 131:Core/Src/main.c ****             GPIOB -> ODR = ( GPIOB -> ODR & ~states[prev_state].pattern ) | states[7 - current_stat
 132:Core/Src/main.c ****             timer2_triggered = 0; // Reset Timer 2 flag  
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****             // 2. Update LCD
 135:Core/Src/main.c ****             lcd_command(CLEAR);
 136:Core/Src/main.c ****             lcd_command(0x80);
 137:Core/Src/main.c ****             lcd_putstring("TIM14:");
 138:Core/Src/main.c ****             lcd_putstring((char*)states[current_state].message); // Cast to char* to avoid warnings
 139:Core/Src/main.c ****             lcd_command(0xC0); // Move to second line
 140:Core/Src/main.c ****             lcd_putstring("TIM2:");
 141:Core/Src/main.c ****             lcd_putstring((char*)states[current_state1].message);
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****             last_state = current_state;
 144:Core/Src/main.c ****         }
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****         // Removed the unconditional delay(100000) to allow faster polling of buttons
 147:Core/Src/main.c ****     } 
 148:Core/Src/main.c **** }
 149:Core/Src/main.c **** 
 150:Core/Src/main.c **** //********************************************************************
 151:Core/Src/main.c **** // FUNCTION DEFINITIONS 
 152:Core/Src/main.c **** //********************************************************************
 153:Core/Src/main.c **** void init_GPIO(){
 839              		.loc 1 153 17 is_stmt 1 view -0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 0
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 843 0000 10B5     		push	{r4, lr}
 844              		.cfi_def_cfa_offset 8
 845              		.cfi_offset 4, -8
 846              		.cfi_offset 14, -4
 154:Core/Src/main.c ****     RCC -> AHBENR |= RCC_AHBENR_GPIOAEN; 
 847              		.loc 1 154 5 view .LVU216
 848              		.loc 1 154 9 is_stmt 0 view .LVU217
 849 0002 114B     		ldr	r3, .L54
 850 0004 5969     		ldr	r1, [r3, #20]
 851              		.loc 1 154 19 view .LVU218
 852 0006 8022     		movs	r2, #128
 853 0008 9202     		lsls	r2, r2, #10
 854 000a 0A43     		orrs	r2, r1
 855 000c 5A61     		str	r2, [r3, #20]
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 28


 155:Core/Src/main.c ****     RCC -> AHBENR |= RCC_AHBENR_GPIOBEN; 
 856              		.loc 1 155 5 is_stmt 1 view .LVU219
 857              		.loc 1 155 9 is_stmt 0 view .LVU220
 858 000e 5969     		ldr	r1, [r3, #20]
 859              		.loc 1 155 19 view .LVU221
 860 0010 8022     		movs	r2, #128
 861 0012 D202     		lsls	r2, r2, #11
 862 0014 0A43     		orrs	r2, r1
 863 0016 5A61     		str	r2, [r3, #20]
 156:Core/Src/main.c ****     
 157:Core/Src/main.c ****     // Configure PA0..PA3 as input (Switches)
 158:Core/Src/main.c ****     GPIOA -> MODER &= ~(GPIO_MODER_MODER0 | GPIO_MODER_MODER1 | 
 864              		.loc 1 158 5 is_stmt 1 view .LVU222
 865              		.loc 1 158 11 is_stmt 0 view .LVU223
 866 0018 9023     		movs	r3, #144
 867 001a DB05     		lsls	r3, r3, #23
 868 001c 1A68     		ldr	r2, [r3]
 869              		.loc 1 158 20 view .LVU224
 870 001e FF20     		movs	r0, #255
 871 0020 8243     		bics	r2, r0
 872 0022 1A60     		str	r2, [r3]
 159:Core/Src/main.c ****                         GPIO_MODER_MODER2 | GPIO_MODER_MODER3);
 160:Core/Src/main.c ****     
 161:Core/Src/main.c ****     // Configure PB0..PB7 as output (LEDs)
 162:Core/Src/main.c ****     GPIOB -> MODER &= ~(GPIO_MODER_MODER0 | GPIO_MODER_MODER1 | 
 873              		.loc 1 162 5 is_stmt 1 view .LVU225
 874              		.loc 1 162 11 is_stmt 0 view .LVU226
 875 0024 0949     		ldr	r1, .L54+4
 876 0026 0A68     		ldr	r2, [r1]
 877              		.loc 1 162 20 view .LVU227
 878 0028 120C     		lsrs	r2, r2, #16
 879 002a 1204     		lsls	r2, r2, #16
 880 002c 0A60     		str	r2, [r1]
 163:Core/Src/main.c ****                         GPIO_MODER_MODER2 | GPIO_MODER_MODER3 |
 164:Core/Src/main.c ****                         GPIO_MODER_MODER4 | GPIO_MODER_MODER5 |
 165:Core/Src/main.c ****                         GPIO_MODER_MODER6 | GPIO_MODER_MODER7);
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****     GPIOB -> MODER |= (GPIO_MODER_MODER0_0 | GPIO_MODER_MODER1_0 | 
 881              		.loc 1 167 5 is_stmt 1 view .LVU228
 882              		.loc 1 167 11 is_stmt 0 view .LVU229
 883 002e 0C68     		ldr	r4, [r1]
 884              		.loc 1 167 20 view .LVU230
 885 0030 074A     		ldr	r2, .L54+8
 886 0032 2243     		orrs	r2, r4
 887 0034 0A60     		str	r2, [r1]
 168:Core/Src/main.c ****                        GPIO_MODER_MODER2_0 | GPIO_MODER_MODER3_0 |
 169:Core/Src/main.c ****                        GPIO_MODER_MODER4_0 | GPIO_MODER_MODER5_0 |
 170:Core/Src/main.c ****                        GPIO_MODER_MODER6_0 | GPIO_MODER_MODER7_0);
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****     // Enable pull-up resistors on PA0..PA3 (Switches)
 173:Core/Src/main.c ****     GPIOA -> PUPDR &= ~(GPIO_PUPDR_PUPDR0 | GPIO_PUPDR_PUPDR1 | 
 888              		.loc 1 173 5 is_stmt 1 view .LVU231
 889              		.loc 1 173 11 is_stmt 0 view .LVU232
 890 0036 DA68     		ldr	r2, [r3, #12]
 891              		.loc 1 173 20 view .LVU233
 892 0038 8243     		bics	r2, r0
 893 003a DA60     		str	r2, [r3, #12]
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 29


 174:Core/Src/main.c ****                          GPIO_PUPDR_PUPDR2 | GPIO_PUPDR_PUPDR3); // Clear bits first
 175:Core/Src/main.c ****     GPIOA -> PUPDR |= (GPIO_PUPDR_PUPDR0_0 | GPIO_PUPDR_PUPDR1_0 | 
 894              		.loc 1 175 5 is_stmt 1 view .LVU234
 895              		.loc 1 175 11 is_stmt 0 view .LVU235
 896 003c DA68     		ldr	r2, [r3, #12]
 897              		.loc 1 175 20 view .LVU236
 898 003e 5521     		movs	r1, #85
 899 0040 0A43     		orrs	r2, r1
 900 0042 DA60     		str	r2, [r3, #12]
 176:Core/Src/main.c ****                         GPIO_PUPDR_PUPDR2_0 | GPIO_PUPDR_PUPDR3_0); // pull-up
 177:Core/Src/main.c **** }
 901              		.loc 1 177 1 view .LVU237
 902              		@ sp needed
 903 0044 10BD     		pop	{r4, pc}
 904              	.L55:
 905 0046 C046     		.align	2
 906              	.L54:
 907 0048 00100240 		.word	1073876992
 908 004c 00040048 		.word	1207960576
 909 0050 55550000 		.word	21845
 910              		.cfi_endproc
 911              	.LFE47:
 913              		.section	.text.TIM14_init,"ax",%progbits
 914              		.align	1
 915              		.global	TIM14_init
 916              		.syntax unified
 917              		.code	16
 918              		.thumb_func
 920              	TIM14_init:
 921              	.LFB48:
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** void TIM14_init(){
 922              		.loc 1 181 18 is_stmt 1 view -0
 923              		.cfi_startproc
 924              		@ args = 0, pretend = 0, frame = 0
 925              		@ frame_needed = 0, uses_anonymous_args = 0
 926              		@ link register save eliminated.
 182:Core/Src/main.c ****     RCC -> APB1ENR |= RCC_APB1ENR_TIM14EN; 
 927              		.loc 1 182 5 view .LVU239
 928              		.loc 1 182 9 is_stmt 0 view .LVU240
 929 0000 104A     		ldr	r2, .L57
 930 0002 D169     		ldr	r1, [r2, #28]
 931              		.loc 1 182 20 view .LVU241
 932 0004 8023     		movs	r3, #128
 933 0006 5B00     		lsls	r3, r3, #1
 934 0008 0B43     		orrs	r3, r1
 935 000a D361     		str	r3, [r2, #28]
 183:Core/Src/main.c ****     TIM14 -> PSC = 47999;    // 1ms tick (at 48MHz)
 936              		.loc 1 183 5 is_stmt 1 view .LVU242
 937              		.loc 1 183 18 is_stmt 0 view .LVU243
 938 000c 0E4B     		ldr	r3, .L57+4
 939 000e 0F4A     		ldr	r2, .L57+8
 940 0010 9A62     		str	r2, [r3, #40]
 184:Core/Src/main.c ****     TIM14 -> ARR = 1000;     // CHANGED: 2000 ticks = 2 Seconds
 941              		.loc 1 184 5 is_stmt 1 view .LVU244
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 30


 942              		.loc 1 184 18 is_stmt 0 view .LVU245
 943 0012 FA22     		movs	r2, #250
 944 0014 9200     		lsls	r2, r2, #2
 945 0016 DA62     		str	r2, [r3, #44]
 185:Core/Src/main.c ****     TIM14 -> SR &= ~TIM_SR_UIF;               
 946              		.loc 1 185 5 is_stmt 1 view .LVU246
 947              		.loc 1 185 11 is_stmt 0 view .LVU247
 948 0018 1A69     		ldr	r2, [r3, #16]
 949              		.loc 1 185 17 view .LVU248
 950 001a 0121     		movs	r1, #1
 951 001c 8A43     		bics	r2, r1
 952 001e 1A61     		str	r2, [r3, #16]
 186:Core/Src/main.c ****     TIM14 -> DIER |= TIM_DIER_UIE;            
 953              		.loc 1 186 5 is_stmt 1 view .LVU249
 954              		.loc 1 186 11 is_stmt 0 view .LVU250
 955 0020 DA68     		ldr	r2, [r3, #12]
 956              		.loc 1 186 19 view .LVU251
 957 0022 0A43     		orrs	r2, r1
 958 0024 DA60     		str	r2, [r3, #12]
 187:Core/Src/main.c ****     NVIC_SetPriority(TIM14_IRQn, 2);          
 959              		.loc 1 187 5 is_stmt 1 view .LVU252
 960              	.LVL34:
 961              	.LBB10:
 962              	.LBI10:
 963              		.file 3 "Drivers/CMSIS/Include/core_cm0.h"
   1:Drivers/CMSIS/Include/core_cm0.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0.h ****  * @file     core_cm0.h
   3:Drivers/CMSIS/Include/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0.h ****  * @version  V5.0.5
   5:Drivers/CMSIS/Include/core_cm0.h ****  * @date     28. May 2018
   6:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0.h **** /*
   8:Drivers/CMSIS/Include/core_cm0.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0.h ****  *
  10:Drivers/CMSIS/Include/core_cm0.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0.h ****  *
  12:Drivers/CMSIS/Include/core_cm0.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0.h ****  *
  16:Drivers/CMSIS/Include/core_cm0.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0.h ****  *
  18:Drivers/CMSIS/Include/core_cm0.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0.h ****  */
  24:Drivers/CMSIS/Include/core_cm0.h **** 
  25:Drivers/CMSIS/Include/core_cm0.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0.h **** 
  31:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_GENERIC
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 31


  33:Drivers/CMSIS/Include/core_cm0.h **** 
  34:Drivers/CMSIS/Include/core_cm0.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0.h **** 
  36:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0.h **** 
  40:Drivers/CMSIS/Include/core_cm0.h **** /**
  41:Drivers/CMSIS/Include/core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0.h **** 
  44:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0.h **** 
  47:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0.h **** 
  50:Drivers/CMSIS/Include/core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0.h ****  */
  53:Drivers/CMSIS/Include/core_cm0.h **** 
  54:Drivers/CMSIS/Include/core_cm0.h **** 
  55:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0.h **** /**
  59:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup Cortex_M0
  60:Drivers/CMSIS/Include/core_cm0.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0.h ****  */
  62:Drivers/CMSIS/Include/core_cm0.h **** 
  63:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0.h ****  
  65:Drivers/CMSIS/Include/core_cm0.h **** /*  CMSIS CM0 definitions */
  66:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm0.h **** 
  71:Drivers/CMSIS/Include/core_cm0.h **** #define __CORTEX_M                (0U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm0.h **** 
  73:Drivers/CMSIS/Include/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0.h **** */
  76:Drivers/CMSIS/Include/core_cm0.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0.h **** 
  78:Drivers/CMSIS/Include/core_cm0.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0.h **** 
  83:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0.h **** 
  88:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 32


  90:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0.h **** 
  93:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0.h **** 
  98:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0.h **** 
 103:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0.h **** 
 108:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0.h **** 
 113:Drivers/CMSIS/Include/core_cm0.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0.h **** 
 115:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0.h **** 
 117:Drivers/CMSIS/Include/core_cm0.h **** 
 118:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0.h **** }
 120:Drivers/CMSIS/Include/core_cm0.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0.h **** 
 122:Drivers/CMSIS/Include/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0.h **** 
 124:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0.h **** 
 126:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0.h **** 
 129:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0.h **** 
 133:Drivers/CMSIS/Include/core_cm0.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __CM0_REV
 136:Drivers/CMSIS/Include/core_cm0.h ****     #define __CM0_REV               0x0000U
 137:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0.h **** 
 140:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 141:Drivers/CMSIS/Include/core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 142:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0.h **** 
 145:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 146:Drivers/CMSIS/Include/core_cm0.h ****     #define __Vendor_SysTickConfig    0U
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 33


 147:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0.h **** #endif
 150:Drivers/CMSIS/Include/core_cm0.h **** 
 151:Drivers/CMSIS/Include/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 152:Drivers/CMSIS/Include/core_cm0.h **** /**
 153:Drivers/CMSIS/Include/core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 154:Drivers/CMSIS/Include/core_cm0.h **** 
 155:Drivers/CMSIS/Include/core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 156:Drivers/CMSIS/Include/core_cm0.h ****     \li to specify the access to peripheral variables.
 157:Drivers/CMSIS/Include/core_cm0.h ****     \li for automatic generation of peripheral register debug information.
 158:Drivers/CMSIS/Include/core_cm0.h **** */
 159:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 160:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 161:Drivers/CMSIS/Include/core_cm0.h **** #else
 162:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 163:Drivers/CMSIS/Include/core_cm0.h **** #endif
 164:Drivers/CMSIS/Include/core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 165:Drivers/CMSIS/Include/core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 166:Drivers/CMSIS/Include/core_cm0.h **** 
 167:Drivers/CMSIS/Include/core_cm0.h **** /* following defines should be used for structure members */
 168:Drivers/CMSIS/Include/core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 169:Drivers/CMSIS/Include/core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 170:Drivers/CMSIS/Include/core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 171:Drivers/CMSIS/Include/core_cm0.h **** 
 172:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group Cortex_M0 */
 173:Drivers/CMSIS/Include/core_cm0.h **** 
 174:Drivers/CMSIS/Include/core_cm0.h **** 
 175:Drivers/CMSIS/Include/core_cm0.h **** 
 176:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 177:Drivers/CMSIS/Include/core_cm0.h ****  *                 Register Abstraction
 178:Drivers/CMSIS/Include/core_cm0.h ****   Core Register contain:
 179:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register
 180:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Register
 181:Drivers/CMSIS/Include/core_cm0.h ****   - Core SCB Register
 182:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Register
 183:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 184:Drivers/CMSIS/Include/core_cm0.h **** /**
 185:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 186:Drivers/CMSIS/Include/core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 187:Drivers/CMSIS/Include/core_cm0.h **** */
 188:Drivers/CMSIS/Include/core_cm0.h **** 
 189:Drivers/CMSIS/Include/core_cm0.h **** /**
 190:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 191:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 192:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Core Register type definitions.
 193:Drivers/CMSIS/Include/core_cm0.h ****   @{
 194:Drivers/CMSIS/Include/core_cm0.h ****  */
 195:Drivers/CMSIS/Include/core_cm0.h **** 
 196:Drivers/CMSIS/Include/core_cm0.h **** /**
 197:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 198:Drivers/CMSIS/Include/core_cm0.h ****  */
 199:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 200:Drivers/CMSIS/Include/core_cm0.h **** {
 201:Drivers/CMSIS/Include/core_cm0.h ****   struct
 202:Drivers/CMSIS/Include/core_cm0.h ****   {
 203:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 34


 204:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 205:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 206:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 207:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 208:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 209:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 210:Drivers/CMSIS/Include/core_cm0.h **** } APSR_Type;
 211:Drivers/CMSIS/Include/core_cm0.h **** 
 212:Drivers/CMSIS/Include/core_cm0.h **** /* APSR Register Definitions */
 213:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 214:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 215:Drivers/CMSIS/Include/core_cm0.h **** 
 216:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 217:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 218:Drivers/CMSIS/Include/core_cm0.h **** 
 219:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 220:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 221:Drivers/CMSIS/Include/core_cm0.h **** 
 222:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 224:Drivers/CMSIS/Include/core_cm0.h **** 
 225:Drivers/CMSIS/Include/core_cm0.h **** 
 226:Drivers/CMSIS/Include/core_cm0.h **** /**
 227:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 228:Drivers/CMSIS/Include/core_cm0.h ****  */
 229:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 230:Drivers/CMSIS/Include/core_cm0.h **** {
 231:Drivers/CMSIS/Include/core_cm0.h ****   struct
 232:Drivers/CMSIS/Include/core_cm0.h ****   {
 233:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 234:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 235:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 236:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 237:Drivers/CMSIS/Include/core_cm0.h **** } IPSR_Type;
 238:Drivers/CMSIS/Include/core_cm0.h **** 
 239:Drivers/CMSIS/Include/core_cm0.h **** /* IPSR Register Definitions */
 240:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 241:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 242:Drivers/CMSIS/Include/core_cm0.h **** 
 243:Drivers/CMSIS/Include/core_cm0.h **** 
 244:Drivers/CMSIS/Include/core_cm0.h **** /**
 245:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 246:Drivers/CMSIS/Include/core_cm0.h ****  */
 247:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 248:Drivers/CMSIS/Include/core_cm0.h **** {
 249:Drivers/CMSIS/Include/core_cm0.h ****   struct
 250:Drivers/CMSIS/Include/core_cm0.h ****   {
 251:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 252:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 253:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 254:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 255:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 256:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 257:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 258:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 259:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 260:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 35


 261:Drivers/CMSIS/Include/core_cm0.h **** } xPSR_Type;
 262:Drivers/CMSIS/Include/core_cm0.h **** 
 263:Drivers/CMSIS/Include/core_cm0.h **** /* xPSR Register Definitions */
 264:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 265:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 266:Drivers/CMSIS/Include/core_cm0.h **** 
 267:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 268:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 269:Drivers/CMSIS/Include/core_cm0.h **** 
 270:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 271:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 272:Drivers/CMSIS/Include/core_cm0.h **** 
 273:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 274:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 275:Drivers/CMSIS/Include/core_cm0.h **** 
 276:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 278:Drivers/CMSIS/Include/core_cm0.h **** 
 279:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 281:Drivers/CMSIS/Include/core_cm0.h **** 
 282:Drivers/CMSIS/Include/core_cm0.h **** 
 283:Drivers/CMSIS/Include/core_cm0.h **** /**
 284:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 285:Drivers/CMSIS/Include/core_cm0.h ****  */
 286:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 287:Drivers/CMSIS/Include/core_cm0.h **** {
 288:Drivers/CMSIS/Include/core_cm0.h ****   struct
 289:Drivers/CMSIS/Include/core_cm0.h ****   {
 290:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 291:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 292:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 293:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 294:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 295:Drivers/CMSIS/Include/core_cm0.h **** } CONTROL_Type;
 296:Drivers/CMSIS/Include/core_cm0.h **** 
 297:Drivers/CMSIS/Include/core_cm0.h **** /* CONTROL Register Definitions */
 298:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 299:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 300:Drivers/CMSIS/Include/core_cm0.h **** 
 301:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CORE */
 302:Drivers/CMSIS/Include/core_cm0.h **** 
 303:Drivers/CMSIS/Include/core_cm0.h **** 
 304:Drivers/CMSIS/Include/core_cm0.h **** /**
 305:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 306:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 307:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Type definitions for the NVIC Registers
 308:Drivers/CMSIS/Include/core_cm0.h ****   @{
 309:Drivers/CMSIS/Include/core_cm0.h ****  */
 310:Drivers/CMSIS/Include/core_cm0.h **** 
 311:Drivers/CMSIS/Include/core_cm0.h **** /**
 312:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 313:Drivers/CMSIS/Include/core_cm0.h ****  */
 314:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 315:Drivers/CMSIS/Include/core_cm0.h **** {
 316:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 317:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0[31U];
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 36


 318:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 319:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RSERVED1[31U];
 320:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 321:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED2[31U];
 322:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 323:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED3[31U];
 324:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED4[64U];
 325:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 326:Drivers/CMSIS/Include/core_cm0.h **** }  NVIC_Type;
 327:Drivers/CMSIS/Include/core_cm0.h **** 
 328:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_NVIC */
 329:Drivers/CMSIS/Include/core_cm0.h **** 
 330:Drivers/CMSIS/Include/core_cm0.h **** 
 331:Drivers/CMSIS/Include/core_cm0.h **** /**
 332:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 333:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 334:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 335:Drivers/CMSIS/Include/core_cm0.h ****   @{
 336:Drivers/CMSIS/Include/core_cm0.h ****  */
 337:Drivers/CMSIS/Include/core_cm0.h **** 
 338:Drivers/CMSIS/Include/core_cm0.h **** /**
 339:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
 340:Drivers/CMSIS/Include/core_cm0.h ****  */
 341:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 342:Drivers/CMSIS/Include/core_cm0.h **** {
 343:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 344:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 345:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0;
 346:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 347:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 348:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 349:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED1;
 350:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 351:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 352:Drivers/CMSIS/Include/core_cm0.h **** } SCB_Type;
 353:Drivers/CMSIS/Include/core_cm0.h **** 
 354:Drivers/CMSIS/Include/core_cm0.h **** /* SCB CPUID Register Definitions */
 355:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 356:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 357:Drivers/CMSIS/Include/core_cm0.h **** 
 358:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 359:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 360:Drivers/CMSIS/Include/core_cm0.h **** 
 361:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 362:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 363:Drivers/CMSIS/Include/core_cm0.h **** 
 364:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 365:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 366:Drivers/CMSIS/Include/core_cm0.h **** 
 367:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 368:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 369:Drivers/CMSIS/Include/core_cm0.h **** 
 370:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 371:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 372:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 373:Drivers/CMSIS/Include/core_cm0.h **** 
 374:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 37


 375:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 376:Drivers/CMSIS/Include/core_cm0.h **** 
 377:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 379:Drivers/CMSIS/Include/core_cm0.h **** 
 380:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 382:Drivers/CMSIS/Include/core_cm0.h **** 
 383:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 385:Drivers/CMSIS/Include/core_cm0.h **** 
 386:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 388:Drivers/CMSIS/Include/core_cm0.h **** 
 389:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0.h **** 
 392:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0.h **** 
 395:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0.h **** 
 398:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 399:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm0.h **** 
 402:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm0.h **** 
 405:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm0.h **** 
 408:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm0.h **** 
 411:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm0.h **** 
 414:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Control Register Definitions */
 415:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 416:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm0.h **** 
 418:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0.h **** 
 421:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 422:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm0.h **** 
 424:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 425:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0.h **** 
 428:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0.h **** 
 431:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 38


 432:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0.h **** 
 435:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SCB */
 436:Drivers/CMSIS/Include/core_cm0.h **** 
 437:Drivers/CMSIS/Include/core_cm0.h **** 
 438:Drivers/CMSIS/Include/core_cm0.h **** /**
 439:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 440:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 441:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
 442:Drivers/CMSIS/Include/core_cm0.h ****   @{
 443:Drivers/CMSIS/Include/core_cm0.h ****  */
 444:Drivers/CMSIS/Include/core_cm0.h **** 
 445:Drivers/CMSIS/Include/core_cm0.h **** /**
 446:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 447:Drivers/CMSIS/Include/core_cm0.h ****  */
 448:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 449:Drivers/CMSIS/Include/core_cm0.h **** {
 450:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 451:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 452:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 453:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 454:Drivers/CMSIS/Include/core_cm0.h **** } SysTick_Type;
 455:Drivers/CMSIS/Include/core_cm0.h **** 
 456:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 457:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 458:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 459:Drivers/CMSIS/Include/core_cm0.h **** 
 460:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 461:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 462:Drivers/CMSIS/Include/core_cm0.h **** 
 463:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 464:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 465:Drivers/CMSIS/Include/core_cm0.h **** 
 466:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 467:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 468:Drivers/CMSIS/Include/core_cm0.h **** 
 469:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Reload Register Definitions */
 470:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 471:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 472:Drivers/CMSIS/Include/core_cm0.h **** 
 473:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Current Register Definitions */
 474:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 475:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 476:Drivers/CMSIS/Include/core_cm0.h **** 
 477:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Calibration Register Definitions */
 478:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 479:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 480:Drivers/CMSIS/Include/core_cm0.h **** 
 481:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0.h **** 
 484:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0.h **** 
 487:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SysTick */
 488:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 39


 489:Drivers/CMSIS/Include/core_cm0.h **** 
 490:Drivers/CMSIS/Include/core_cm0.h **** /**
 491:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 492:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 493:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 494:Drivers/CMSIS/Include/core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 495:Drivers/CMSIS/Include/core_cm0.h ****   @{
 496:Drivers/CMSIS/Include/core_cm0.h ****  */
 497:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 498:Drivers/CMSIS/Include/core_cm0.h **** 
 499:Drivers/CMSIS/Include/core_cm0.h **** 
 500:Drivers/CMSIS/Include/core_cm0.h **** /**
 501:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 502:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 503:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 504:Drivers/CMSIS/Include/core_cm0.h ****   @{
 505:Drivers/CMSIS/Include/core_cm0.h ****  */
 506:Drivers/CMSIS/Include/core_cm0.h **** 
 507:Drivers/CMSIS/Include/core_cm0.h **** /**
 508:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 509:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 510:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 511:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted value.
 512:Drivers/CMSIS/Include/core_cm0.h **** */
 513:Drivers/CMSIS/Include/core_cm0.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 514:Drivers/CMSIS/Include/core_cm0.h **** 
 515:Drivers/CMSIS/Include/core_cm0.h **** /**
 516:Drivers/CMSIS/Include/core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 517:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 518:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 519:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted bit field value.
 520:Drivers/CMSIS/Include/core_cm0.h **** */
 521:Drivers/CMSIS/Include/core_cm0.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 522:Drivers/CMSIS/Include/core_cm0.h **** 
 523:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
 524:Drivers/CMSIS/Include/core_cm0.h **** 
 525:Drivers/CMSIS/Include/core_cm0.h **** 
 526:Drivers/CMSIS/Include/core_cm0.h **** /**
 527:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 528:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 529:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 530:Drivers/CMSIS/Include/core_cm0.h ****   @{
 531:Drivers/CMSIS/Include/core_cm0.h ****  */
 532:Drivers/CMSIS/Include/core_cm0.h **** 
 533:Drivers/CMSIS/Include/core_cm0.h **** /* Memory mapping of Core Hardware */
 534:Drivers/CMSIS/Include/core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 535:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 536:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 537:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 538:Drivers/CMSIS/Include/core_cm0.h **** 
 539:Drivers/CMSIS/Include/core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 540:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 541:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 542:Drivers/CMSIS/Include/core_cm0.h **** 
 543:Drivers/CMSIS/Include/core_cm0.h **** 
 544:Drivers/CMSIS/Include/core_cm0.h **** /*@} */
 545:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 40


 546:Drivers/CMSIS/Include/core_cm0.h **** 
 547:Drivers/CMSIS/Include/core_cm0.h **** 
 548:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 549:Drivers/CMSIS/Include/core_cm0.h ****  *                Hardware Abstraction Layer
 550:Drivers/CMSIS/Include/core_cm0.h ****   Core Function Interface contains:
 551:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Functions
 552:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Functions
 553:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register Access Functions
 554:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 555:Drivers/CMSIS/Include/core_cm0.h **** /**
 556:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 557:Drivers/CMSIS/Include/core_cm0.h **** */
 558:Drivers/CMSIS/Include/core_cm0.h **** 
 559:Drivers/CMSIS/Include/core_cm0.h **** 
 560:Drivers/CMSIS/Include/core_cm0.h **** 
 561:Drivers/CMSIS/Include/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 562:Drivers/CMSIS/Include/core_cm0.h **** /**
 563:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 564:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 565:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 566:Drivers/CMSIS/Include/core_cm0.h ****   @{
 567:Drivers/CMSIS/Include/core_cm0.h ****  */
 568:Drivers/CMSIS/Include/core_cm0.h **** 
 569:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_NVIC_VIRTUAL
 570:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 571:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 572:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 573:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 574:Drivers/CMSIS/Include/core_cm0.h **** #else
 575:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 576:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 577:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 578:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 579:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 580:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 581:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 582:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 583:Drivers/CMSIS/Include/core_cm0.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0 */
 584:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 585:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 586:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 587:Drivers/CMSIS/Include/core_cm0.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 588:Drivers/CMSIS/Include/core_cm0.h **** 
 589:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 590:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 591:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 592:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 593:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 594:Drivers/CMSIS/Include/core_cm0.h **** #else
 595:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetVector              __NVIC_SetVector
 596:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetVector              __NVIC_GetVector
 597:Drivers/CMSIS/Include/core_cm0.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 598:Drivers/CMSIS/Include/core_cm0.h **** 
 599:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_USER_IRQ_OFFSET          16
 600:Drivers/CMSIS/Include/core_cm0.h **** 
 601:Drivers/CMSIS/Include/core_cm0.h **** 
 602:Drivers/CMSIS/Include/core_cm0.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 41


 603:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 604:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 605:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 606:Drivers/CMSIS/Include/core_cm0.h **** 
 607:Drivers/CMSIS/Include/core_cm0.h **** 
 608:Drivers/CMSIS/Include/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 609:Drivers/CMSIS/Include/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 610:Drivers/CMSIS/Include/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 611:Drivers/CMSIS/Include/core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 612:Drivers/CMSIS/Include/core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 613:Drivers/CMSIS/Include/core_cm0.h **** 
 614:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 615:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 616:Drivers/CMSIS/Include/core_cm0.h **** 
 617:Drivers/CMSIS/Include/core_cm0.h **** /**
 618:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Enable Interrupt
 619:Drivers/CMSIS/Include/core_cm0.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 620:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 621:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 622:Drivers/CMSIS/Include/core_cm0.h ****  */
 623:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 624:Drivers/CMSIS/Include/core_cm0.h **** {
 625:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 626:Drivers/CMSIS/Include/core_cm0.h ****   {
 627:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 628:Drivers/CMSIS/Include/core_cm0.h ****   }
 629:Drivers/CMSIS/Include/core_cm0.h **** }
 630:Drivers/CMSIS/Include/core_cm0.h **** 
 631:Drivers/CMSIS/Include/core_cm0.h **** 
 632:Drivers/CMSIS/Include/core_cm0.h **** /**
 633:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Get Interrupt Enable status
 634:Drivers/CMSIS/Include/core_cm0.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 635:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 636:Drivers/CMSIS/Include/core_cm0.h ****   \return             0  Interrupt is not enabled.
 637:Drivers/CMSIS/Include/core_cm0.h ****   \return             1  Interrupt is enabled.
 638:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 639:Drivers/CMSIS/Include/core_cm0.h ****  */
 640:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 641:Drivers/CMSIS/Include/core_cm0.h **** {
 642:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 643:Drivers/CMSIS/Include/core_cm0.h ****   {
 644:Drivers/CMSIS/Include/core_cm0.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 645:Drivers/CMSIS/Include/core_cm0.h ****   }
 646:Drivers/CMSIS/Include/core_cm0.h ****   else
 647:Drivers/CMSIS/Include/core_cm0.h ****   {
 648:Drivers/CMSIS/Include/core_cm0.h ****     return(0U);
 649:Drivers/CMSIS/Include/core_cm0.h ****   }
 650:Drivers/CMSIS/Include/core_cm0.h **** }
 651:Drivers/CMSIS/Include/core_cm0.h **** 
 652:Drivers/CMSIS/Include/core_cm0.h **** 
 653:Drivers/CMSIS/Include/core_cm0.h **** /**
 654:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Disable Interrupt
 655:Drivers/CMSIS/Include/core_cm0.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 656:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 657:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 658:Drivers/CMSIS/Include/core_cm0.h ****  */
 659:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 42


 660:Drivers/CMSIS/Include/core_cm0.h **** {
 661:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 662:Drivers/CMSIS/Include/core_cm0.h ****   {
 663:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 664:Drivers/CMSIS/Include/core_cm0.h ****     __DSB();
 665:Drivers/CMSIS/Include/core_cm0.h ****     __ISB();
 666:Drivers/CMSIS/Include/core_cm0.h ****   }
 667:Drivers/CMSIS/Include/core_cm0.h **** }
 668:Drivers/CMSIS/Include/core_cm0.h **** 
 669:Drivers/CMSIS/Include/core_cm0.h **** 
 670:Drivers/CMSIS/Include/core_cm0.h **** /**
 671:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Get Pending Interrupt
 672:Drivers/CMSIS/Include/core_cm0.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 673:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 674:Drivers/CMSIS/Include/core_cm0.h ****   \return             0  Interrupt status is not pending.
 675:Drivers/CMSIS/Include/core_cm0.h ****   \return             1  Interrupt status is pending.
 676:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 677:Drivers/CMSIS/Include/core_cm0.h ****  */
 678:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 679:Drivers/CMSIS/Include/core_cm0.h **** {
 680:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 681:Drivers/CMSIS/Include/core_cm0.h ****   {
 682:Drivers/CMSIS/Include/core_cm0.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 683:Drivers/CMSIS/Include/core_cm0.h ****   }
 684:Drivers/CMSIS/Include/core_cm0.h ****   else
 685:Drivers/CMSIS/Include/core_cm0.h ****   {
 686:Drivers/CMSIS/Include/core_cm0.h ****     return(0U);
 687:Drivers/CMSIS/Include/core_cm0.h ****   }
 688:Drivers/CMSIS/Include/core_cm0.h **** }
 689:Drivers/CMSIS/Include/core_cm0.h **** 
 690:Drivers/CMSIS/Include/core_cm0.h **** 
 691:Drivers/CMSIS/Include/core_cm0.h **** /**
 692:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Set Pending Interrupt
 693:Drivers/CMSIS/Include/core_cm0.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 694:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 695:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 696:Drivers/CMSIS/Include/core_cm0.h ****  */
 697:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 698:Drivers/CMSIS/Include/core_cm0.h **** {
 699:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 700:Drivers/CMSIS/Include/core_cm0.h ****   {
 701:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 702:Drivers/CMSIS/Include/core_cm0.h ****   }
 703:Drivers/CMSIS/Include/core_cm0.h **** }
 704:Drivers/CMSIS/Include/core_cm0.h **** 
 705:Drivers/CMSIS/Include/core_cm0.h **** 
 706:Drivers/CMSIS/Include/core_cm0.h **** /**
 707:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Clear Pending Interrupt
 708:Drivers/CMSIS/Include/core_cm0.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 709:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 710:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 711:Drivers/CMSIS/Include/core_cm0.h ****  */
 712:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 713:Drivers/CMSIS/Include/core_cm0.h **** {
 714:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 715:Drivers/CMSIS/Include/core_cm0.h ****   {
 716:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 43


 717:Drivers/CMSIS/Include/core_cm0.h ****   }
 718:Drivers/CMSIS/Include/core_cm0.h **** }
 719:Drivers/CMSIS/Include/core_cm0.h **** 
 720:Drivers/CMSIS/Include/core_cm0.h **** 
 721:Drivers/CMSIS/Include/core_cm0.h **** /**
 722:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Set Interrupt Priority
 723:Drivers/CMSIS/Include/core_cm0.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 724:Drivers/CMSIS/Include/core_cm0.h ****            The interrupt number can be positive to specify a device specific interrupt,
 725:Drivers/CMSIS/Include/core_cm0.h ****            or negative to specify a processor exception.
 726:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Interrupt number.
 727:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]  priority  Priority to set.
 728:Drivers/CMSIS/Include/core_cm0.h ****   \note    The priority cannot be set for every processor exception.
 729:Drivers/CMSIS/Include/core_cm0.h ****  */
 730:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 964              		.loc 3 730 22 view .LVU253
 965              	.LBB11:
 731:Drivers/CMSIS/Include/core_cm0.h **** {
 732:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 966              		.loc 3 732 3 view .LVU254
 733:Drivers/CMSIS/Include/core_cm0.h ****   {
 734:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 967              		.loc 3 734 5 view .LVU255
 968              		.loc 3 734 52 is_stmt 0 view .LVU256
 969 0026 0A4A     		ldr	r2, .L57+12
 970 0028 C420     		movs	r0, #196
 971 002a 8000     		lsls	r0, r0, #2
 972 002c 1358     		ldr	r3, [r2, r0]
 973              		.loc 3 734 33 view .LVU257
 974 002e 1B02     		lsls	r3, r3, #8
 975 0030 1B0A     		lsrs	r3, r3, #8
 976              		.loc 3 734 102 view .LVU258
 977 0032 8021     		movs	r1, #128
 978 0034 0906     		lsls	r1, r1, #24
 979 0036 0B43     		orrs	r3, r1
 980              		.loc 3 734 30 view .LVU259
 981 0038 1350     		str	r3, [r2, r0]
 982              	.LVL35:
 983              		.loc 3 734 30 view .LVU260
 984              	.LBE11:
 985              	.LBE10:
 188:Core/Src/main.c ****     NVIC_EnableIRQ(TIM14_IRQn);               
 986              		.loc 1 188 5 is_stmt 1 view .LVU261
 987              	.LBB12:
 988              	.LBI12:
 623:Drivers/CMSIS/Include/core_cm0.h **** {
 989              		.loc 3 623 22 view .LVU262
 990              	.LBB13:
 625:Drivers/CMSIS/Include/core_cm0.h ****   {
 991              		.loc 3 625 3 view .LVU263
 627:Drivers/CMSIS/Include/core_cm0.h ****   }
 992              		.loc 3 627 5 view .LVU264
 627:Drivers/CMSIS/Include/core_cm0.h ****   }
 993              		.loc 3 627 20 is_stmt 0 view .LVU265
 994 003a 8023     		movs	r3, #128
 995 003c 1B03     		lsls	r3, r3, #12
 996 003e 1360     		str	r3, [r2]
 997              	.LVL36:
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 44


 627:Drivers/CMSIS/Include/core_cm0.h ****   }
 998              		.loc 3 627 20 view .LVU266
 999              	.LBE13:
 1000              	.LBE12:
 189:Core/Src/main.c ****     // TIM14 -> CR1 |= TIM_CR1_CEN; // Suggest removing this here and letting SW0 start it
 190:Core/Src/main.c **** }
 1001              		.loc 1 190 1 view .LVU267
 1002              		@ sp needed
 1003 0040 7047     		bx	lr
 1004              	.L58:
 1005 0042 C046     		.align	2
 1006              	.L57:
 1007 0044 00100240 		.word	1073876992
 1008 0048 00200040 		.word	1073750016
 1009 004c 7FBB0000 		.word	47999
 1010 0050 00E100E0 		.word	-536813312
 1011              		.cfi_endproc
 1012              	.LFE48:
 1014              		.section	.text.TIM14_IRQHandler,"ax",%progbits
 1015              		.align	1
 1016              		.global	TIM14_IRQHandler
 1017              		.syntax unified
 1018              		.code	16
 1019              		.thumb_func
 1021              	TIM14_IRQHandler:
 1022              	.LFB49:
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** void TIM14_IRQHandler(){
 1023              		.loc 1 192 24 is_stmt 1 view -0
 1024              		.cfi_startproc
 1025              		@ args = 0, pretend = 0, frame = 0
 1026              		@ frame_needed = 0, uses_anonymous_args = 0
 1027              		@ link register save eliminated.
 193:Core/Src/main.c ****     if (TIM14 -> SR & TIM_SR_UIF){ 
 1028              		.loc 1 193 5 view .LVU269
 1029              		.loc 1 193 15 is_stmt 0 view .LVU270
 1030 0000 054B     		ldr	r3, .L62
 1031 0002 1B69     		ldr	r3, [r3, #16]
 1032              		.loc 1 193 8 view .LVU271
 1033 0004 DB07     		lsls	r3, r3, #31
 1034 0006 06D5     		bpl	.L59
 194:Core/Src/main.c ****         TIM14 -> SR &= ~TIM_SR_UIF; 
 1035              		.loc 1 194 9 is_stmt 1 view .LVU272
 1036              		.loc 1 194 15 is_stmt 0 view .LVU273
 1037 0008 0349     		ldr	r1, .L62
 1038 000a 0B69     		ldr	r3, [r1, #16]
 1039              		.loc 1 194 21 view .LVU274
 1040 000c 0122     		movs	r2, #1
 1041 000e 9343     		bics	r3, r2
 1042 0010 0B61     		str	r3, [r1, #16]
 195:Core/Src/main.c ****         timer_triggered = 1; // Set flag for main loop to handle      
 1043              		.loc 1 195 9 is_stmt 1 view .LVU275
 1044              		.loc 1 195 25 is_stmt 0 view .LVU276
 1045 0012 024B     		ldr	r3, .L62+4
 1046 0014 1A70     		strb	r2, [r3]
 1047              	.L59:
 196:Core/Src/main.c ****     }
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 45


 197:Core/Src/main.c **** }
 1048              		.loc 1 197 1 view .LVU277
 1049              		@ sp needed
 1050 0016 7047     		bx	lr
 1051              	.L63:
 1052              		.align	2
 1053              	.L62:
 1054 0018 00200040 		.word	1073750016
 1055 001c 00000000 		.word	timer_triggered
 1056              		.cfi_endproc
 1057              	.LFE49:
 1059              		.section	.text.TIM2_init,"ax",%progbits
 1060              		.align	1
 1061              		.global	TIM2_init
 1062              		.syntax unified
 1063              		.code	16
 1064              		.thumb_func
 1066              	TIM2_init:
 1067              	.LFB50:
 198:Core/Src/main.c **** 
 199:Core/Src/main.c **** void TIM2_init(){
 1068              		.loc 1 199 17 is_stmt 1 view -0
 1069              		.cfi_startproc
 1070              		@ args = 0, pretend = 0, frame = 0
 1071              		@ frame_needed = 0, uses_anonymous_args = 0
 1072 0000 30B5     		push	{r4, r5, lr}
 1073              		.cfi_def_cfa_offset 12
 1074              		.cfi_offset 4, -12
 1075              		.cfi_offset 5, -8
 1076              		.cfi_offset 14, -4
 200:Core/Src/main.c ****     RCC -> APB1ENR |= RCC_APB1ENR_TIM2EN; 
 1077              		.loc 1 200 5 view .LVU279
 1078              		.loc 1 200 9 is_stmt 0 view .LVU280
 1079 0002 114A     		ldr	r2, .L65
 1080 0004 D369     		ldr	r3, [r2, #28]
 1081              		.loc 1 200 20 view .LVU281
 1082 0006 0121     		movs	r1, #1
 1083 0008 0B43     		orrs	r3, r1
 1084 000a D361     		str	r3, [r2, #28]
 201:Core/Src/main.c ****     TIM2 -> PSC = 46999;    // 1ms tick (at 48MHz)
 1085              		.loc 1 201 5 is_stmt 1 view .LVU282
 1086              		.loc 1 201 17 is_stmt 0 view .LVU283
 1087 000c 8023     		movs	r3, #128
 1088 000e DB05     		lsls	r3, r3, #23
 1089 0010 0E4A     		ldr	r2, .L65+4
 1090 0012 9A62     		str	r2, [r3, #40]
 202:Core/Src/main.c ****     TIM2 -> ARR = 200;     // 500 ticks = 0.2 Seconds
 1091              		.loc 1 202 5 is_stmt 1 view .LVU284
 1092              		.loc 1 202 17 is_stmt 0 view .LVU285
 1093 0014 C822     		movs	r2, #200
 1094 0016 DA62     		str	r2, [r3, #44]
 203:Core/Src/main.c ****     TIM2 -> SR &= ~TIM_SR_UIF;               
 1095              		.loc 1 203 5 is_stmt 1 view .LVU286
 1096              		.loc 1 203 10 is_stmt 0 view .LVU287
 1097 0018 1A69     		ldr	r2, [r3, #16]
 1098              		.loc 1 203 16 view .LVU288
 1099 001a 8A43     		bics	r2, r1
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 46


 1100 001c 1A61     		str	r2, [r3, #16]
 204:Core/Src/main.c ****     TIM2 -> DIER |= TIM_DIER_UIE;            
 1101              		.loc 1 204 5 is_stmt 1 view .LVU289
 1102              		.loc 1 204 10 is_stmt 0 view .LVU290
 1103 001e DA68     		ldr	r2, [r3, #12]
 1104              		.loc 1 204 18 view .LVU291
 1105 0020 0A43     		orrs	r2, r1
 1106 0022 DA60     		str	r2, [r3, #12]
 205:Core/Src/main.c ****     NVIC_SetPriority(TIM2_IRQn, 3);          
 1107              		.loc 1 205 5 is_stmt 1 view .LVU292
 1108              	.LVL37:
 1109              	.LBB14:
 1110              	.LBI14:
 730:Drivers/CMSIS/Include/core_cm0.h **** {
 1111              		.loc 3 730 22 view .LVU293
 1112              	.LBB15:
 732:Drivers/CMSIS/Include/core_cm0.h ****   {
 1113              		.loc 3 732 3 view .LVU294
 1114              		.loc 3 734 5 view .LVU295
 1115              		.loc 3 734 52 is_stmt 0 view .LVU296
 1116 0024 0A48     		ldr	r0, .L65+8
 1117 0026 C325     		movs	r5, #195
 1118 0028 AD00     		lsls	r5, r5, #2
 1119 002a 4259     		ldr	r2, [r0, r5]
 1120              		.loc 3 734 33 view .LVU297
 1121 002c 1202     		lsls	r2, r2, #8
 1122 002e 120A     		lsrs	r2, r2, #8
 1123              		.loc 3 734 102 view .LVU298
 1124 0030 C024     		movs	r4, #192
 1125 0032 2406     		lsls	r4, r4, #24
 1126 0034 2243     		orrs	r2, r4
 1127              		.loc 3 734 30 view .LVU299
 1128 0036 4251     		str	r2, [r0, r5]
 1129              	.LVL38:
 1130              		.loc 3 734 30 view .LVU300
 1131              	.LBE15:
 1132              	.LBE14:
 206:Core/Src/main.c ****     NVIC_EnableIRQ(TIM2_IRQn);   
 1133              		.loc 1 206 5 is_stmt 1 view .LVU301
 1134              	.LBB16:
 1135              	.LBI16:
 623:Drivers/CMSIS/Include/core_cm0.h **** {
 1136              		.loc 3 623 22 view .LVU302
 1137              	.LBB17:
 625:Drivers/CMSIS/Include/core_cm0.h ****   {
 1138              		.loc 3 625 3 view .LVU303
 627:Drivers/CMSIS/Include/core_cm0.h ****   }
 1139              		.loc 3 627 5 view .LVU304
 627:Drivers/CMSIS/Include/core_cm0.h ****   }
 1140              		.loc 3 627 20 is_stmt 0 view .LVU305
 1141 0038 8022     		movs	r2, #128
 1142 003a 1202     		lsls	r2, r2, #8
 1143 003c 0260     		str	r2, [r0]
 1144              	.LVL39:
 627:Drivers/CMSIS/Include/core_cm0.h ****   }
 1145              		.loc 3 627 20 view .LVU306
 1146              	.LBE17:
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 47


 1147              	.LBE16:
 207:Core/Src/main.c ****     TIM2->CR1 |= TIM_CR1_CEN; // Start Timer 2 immediately            
 1148              		.loc 1 207 5 is_stmt 1 view .LVU307
 1149              		.loc 1 207 9 is_stmt 0 view .LVU308
 1150 003e 1A68     		ldr	r2, [r3]
 1151              		.loc 1 207 15 view .LVU309
 1152 0040 0A43     		orrs	r2, r1
 1153 0042 1A60     		str	r2, [r3]
 208:Core/Src/main.c ****     // TIM14 -> CR1 |= TIM_CR1_CEN; // Suggest removing this here and letting SW0 start it
 209:Core/Src/main.c **** }
 1154              		.loc 1 209 1 view .LVU310
 1155              		@ sp needed
 1156 0044 30BD     		pop	{r4, r5, pc}
 1157              	.L66:
 1158 0046 C046     		.align	2
 1159              	.L65:
 1160 0048 00100240 		.word	1073876992
 1161 004c 97B70000 		.word	46999
 1162 0050 00E100E0 		.word	-536813312
 1163              		.cfi_endproc
 1164              	.LFE50:
 1166              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1167              		.align	2
 1168              	.LC1:
 1169 0000 53797374 		.ascii	"System Ready\000"
 1169      656D2052 
 1169      65616479 
 1169      00
 1170 000d 000000   		.align	2
 1171              	.LC3:
 1172 0010 54494D45 		.ascii	"TIMER DEMO\000"
 1172      52204445 
 1172      4D4F00
 1173 001b 00       		.align	2
 1174              	.LC7:
 1175 001c 54696D65 		.ascii	"Timer Started\000"
 1175      72205374 
 1175      61727465 
 1175      6400
 1176 002a 0000     		.align	2
 1177              	.LC9:
 1178 002c 54696D65 		.ascii	"Timer Stopped\000"
 1178      72205374 
 1178      6F707065 
 1178      6400
 1179 003a 0000     		.align	2
 1180              	.LC11:
 1181 003c 52657365 		.ascii	"Resetting...\000"
 1181      7474696E 
 1181      672E2E2E 
 1181      00
 1182 0049 000000   		.align	2
 1183              	.LC17:
 1184 004c 54494D31 		.ascii	"TIM14:\000"
 1184      343A00
 1185 0053 00       		.align	2
 1186              	.LC19:
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 48


 1187 0054 54494D32 		.ascii	"TIM2:\000"
 1187      3A00
 1188              		.section	.text.main,"ax",%progbits
 1189              		.align	1
 1190              		.global	main
 1191              		.syntax unified
 1192              		.code	16
 1193              		.thumb_func
 1195              	main:
 1196              	.LFB46:
  73:Core/Src/main.c ****     init_GPIO();
 1197              		.loc 1 73 1 is_stmt 1 view -0
 1198              		.cfi_startproc
 1199              		@ args = 0, pretend = 0, frame = 0
 1200              		@ frame_needed = 0, uses_anonymous_args = 0
 1201 0000 70B5     		push	{r4, r5, r6, lr}
 1202              		.cfi_def_cfa_offset 16
 1203              		.cfi_offset 4, -16
 1204              		.cfi_offset 5, -12
 1205              		.cfi_offset 6, -8
 1206              		.cfi_offset 14, -4
  74:Core/Src/main.c ****     init_LCD();
 1207              		.loc 1 74 5 view .LVU312
 1208 0002 FFF7FEFF 		bl	init_GPIO
 1209              	.LVL40:
  75:Core/Src/main.c ****     
 1210              		.loc 1 75 5 view .LVU313
 1211 0006 FFF7FEFF 		bl	init_LCD
 1212              	.LVL41:
  78:Core/Src/main.c ****     lcd_putstring("System Ready");
 1213              		.loc 1 78 5 view .LVU314
 1214 000a 0120     		movs	r0, #1
 1215 000c FFF7FEFF 		bl	lcd_command
 1216              	.LVL42:
  79:Core/Src/main.c ****     delay(100000);
 1217              		.loc 1 79 5 view .LVU315
 1218 0010 5648     		ldr	r0, .L82
 1219 0012 FFF7FEFF 		bl	lcd_putstring
 1220              	.LVL43:
  80:Core/Src/main.c **** 
 1221              		.loc 1 80 5 view .LVU316
 1222 0016 564C     		ldr	r4, .L82+4
 1223 0018 2000     		movs	r0, r4
 1224 001a FFF7FEFF 		bl	delay
 1225              	.LVL44:
  82:Core/Src/main.c ****    
 1226              		.loc 1 82 5 view .LVU317
 1227 001e FFF7FEFF 		bl	TIM2_init
 1228              	.LVL45:
  84:Core/Src/main.c ****     lcd_putstring("TIMER DEMO");
 1229              		.loc 1 84 5 view .LVU318
 1230 0022 0120     		movs	r0, #1
 1231 0024 FFF7FEFF 		bl	lcd_command
 1232              	.LVL46:
  85:Core/Src/main.c ****     delay(100000);
 1233              		.loc 1 85 5 view .LVU319
 1234 0028 5248     		ldr	r0, .L82+8
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 49


 1235 002a FFF7FEFF 		bl	lcd_putstring
 1236              	.LVL47:
  86:Core/Src/main.c **** 
 1237              		.loc 1 86 5 view .LVU320
 1238 002e 2000     		movs	r0, r4
 1239 0030 FFF7FEFF 		bl	delay
 1240              	.LVL48:
  88:Core/Src/main.c ****     TIM14->CR1 &= ~TIM_CR1_CEN; // Ensure stopped at start
 1241              		.loc 1 88 5 view .LVU321
 1242 0034 FFF7FEFF 		bl	TIM14_init
 1243              	.LVL49:
  89:Core/Src/main.c **** 
 1244              		.loc 1 89 5 view .LVU322
  89:Core/Src/main.c **** 
 1245              		.loc 1 89 10 is_stmt 0 view .LVU323
 1246 0038 4F4A     		ldr	r2, .L82+12
 1247 003a 1368     		ldr	r3, [r2]
  89:Core/Src/main.c **** 
 1248              		.loc 1 89 16 view .LVU324
 1249 003c 0121     		movs	r1, #1
 1250 003e 8B43     		bics	r3, r1
 1251 0040 1360     		str	r3, [r2]
  91:Core/Src/main.c **** 
 1252              		.loc 1 91 5 is_stmt 1 view .LVU325
 1253              	.LVL50:
  91:Core/Src/main.c **** 
 1254              		.loc 1 91 13 is_stmt 0 view .LVU326
 1255 0042 FF22     		movs	r2, #255
 1256 0044 76E0     		b	.L68
 1257              	.LVL51:
 1258              	.L78:
  97:Core/Src/main.c ****             timer_triggered = 0; // Reset flag
 1259              		.loc 1 97 13 is_stmt 1 view .LVU327
  97:Core/Src/main.c ****             timer_triggered = 0; // Reset flag
 1260              		.loc 1 97 44 is_stmt 0 view .LVU328
 1261 0046 4D48     		ldr	r0, .L82+16
 1262 0048 0178     		ldrb	r1, [r0]
  97:Core/Src/main.c ****             timer_triggered = 0; // Reset flag
 1263              		.loc 1 97 49 view .LVU329
 1264 004a 0131     		adds	r1, r1, #1
 1265 004c 0633     		adds	r3, r3, #6
 1266 004e 0B40     		ands	r3, r1
  97:Core/Src/main.c ****             timer_triggered = 0; // Reset flag
 1267              		.loc 1 97 27 view .LVU330
 1268 0050 0370     		strb	r3, [r0]
  98:Core/Src/main.c ****         }
 1269              		.loc 1 98 13 is_stmt 1 view .LVU331
  98:Core/Src/main.c ****         }
 1270              		.loc 1 98 29 is_stmt 0 view .LVU332
 1271 0052 4B4B     		ldr	r3, .L82+20
 1272 0054 0021     		movs	r1, #0
 1273 0056 1970     		strb	r1, [r3]
 1274 0058 70E0     		b	.L69
 1275              	.L79:
 103:Core/Src/main.c ****             lcd_command(CLEAR);
 1276              		.loc 1 103 13 is_stmt 1 view .LVU333
 103:Core/Src/main.c ****             lcd_command(CLEAR);
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 50


 1277              		.loc 1 103 18 is_stmt 0 view .LVU334
 1278 005a 474A     		ldr	r2, .L82+12
 1279              	.LVL52:
 103:Core/Src/main.c ****             lcd_command(CLEAR);
 1280              		.loc 1 103 18 view .LVU335
 1281 005c 1368     		ldr	r3, [r2]
 103:Core/Src/main.c ****             lcd_command(CLEAR);
 1282              		.loc 1 103 24 view .LVU336
 1283 005e 0121     		movs	r1, #1
 1284 0060 0B43     		orrs	r3, r1
 1285 0062 1360     		str	r3, [r2]
 104:Core/Src/main.c ****             lcd_putstring("Timer Started");
 1286              		.loc 1 104 13 is_stmt 1 view .LVU337
 1287 0064 0120     		movs	r0, #1
 1288 0066 FFF7FEFF 		bl	lcd_command
 1289              	.LVL53:
 105:Core/Src/main.c ****             delay(200000); // Debounce/Wait to read
 1290              		.loc 1 105 13 view .LVU338
 1291 006a 4648     		ldr	r0, .L82+24
 1292 006c FFF7FEFF 		bl	lcd_putstring
 1293              	.LVL54:
 106:Core/Src/main.c ****             last_state = 0xFF; // Force display update
 1294              		.loc 1 106 13 view .LVU339
 1295 0070 4548     		ldr	r0, .L82+28
 1296 0072 FFF7FEFF 		bl	delay
 1297              	.LVL55:
 107:Core/Src/main.c ****         }
 1298              		.loc 1 107 13 view .LVU340
 107:Core/Src/main.c ****         }
 1299              		.loc 1 107 24 is_stmt 0 view .LVU341
 1300 0076 FF22     		movs	r2, #255
 1301 0078 65E0     		b	.L70
 1302              	.LVL56:
 1303              	.L80:
 111:Core/Src/main.c ****             lcd_command(CLEAR);
 1304              		.loc 1 111 13 is_stmt 1 view .LVU342
 111:Core/Src/main.c ****             lcd_command(CLEAR);
 1305              		.loc 1 111 18 is_stmt 0 view .LVU343
 1306 007a 3F4A     		ldr	r2, .L82+12
 1307              	.LVL57:
 111:Core/Src/main.c ****             lcd_command(CLEAR);
 1308              		.loc 1 111 18 view .LVU344
 1309 007c 1368     		ldr	r3, [r2]
 111:Core/Src/main.c ****             lcd_command(CLEAR);
 1310              		.loc 1 111 24 view .LVU345
 1311 007e 0121     		movs	r1, #1
 1312 0080 8B43     		bics	r3, r1
 1313 0082 1360     		str	r3, [r2]
 112:Core/Src/main.c ****             lcd_putstring("Timer Stopped");
 1314              		.loc 1 112 13 is_stmt 1 view .LVU346
 1315 0084 0120     		movs	r0, #1
 1316 0086 FFF7FEFF 		bl	lcd_command
 1317              	.LVL58:
 113:Core/Src/main.c ****             delay(200000);
 1318              		.loc 1 113 13 view .LVU347
 1319 008a 4048     		ldr	r0, .L82+32
 1320 008c FFF7FEFF 		bl	lcd_putstring
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 51


 1321              	.LVL59:
 114:Core/Src/main.c ****             last_state = 0xFF;
 1322              		.loc 1 114 13 view .LVU348
 1323 0090 3D48     		ldr	r0, .L82+28
 1324 0092 FFF7FEFF 		bl	delay
 1325              	.LVL60:
 115:Core/Src/main.c ****         }
 1326              		.loc 1 115 13 view .LVU349
 115:Core/Src/main.c ****         }
 1327              		.loc 1 115 24 is_stmt 0 view .LVU350
 1328 0096 FF22     		movs	r2, #255
 1329 0098 5AE0     		b	.L71
 1330              	.LVL61:
 1331              	.L81:
 119:Core/Src/main.c ****             lcd_command(CLEAR);
 1332              		.loc 1 119 13 is_stmt 1 view .LVU351
 119:Core/Src/main.c ****             lcd_command(CLEAR);
 1333              		.loc 1 119 27 is_stmt 0 view .LVU352
 1334 009a 384B     		ldr	r3, .L82+16
 1335 009c 0022     		movs	r2, #0
 1336              	.LVL62:
 119:Core/Src/main.c ****             lcd_command(CLEAR);
 1337              		.loc 1 119 27 view .LVU353
 1338 009e 1A70     		strb	r2, [r3]
 120:Core/Src/main.c ****             lcd_putstring("Resetting...");
 1339              		.loc 1 120 13 is_stmt 1 view .LVU354
 1340 00a0 0120     		movs	r0, #1
 1341 00a2 FFF7FEFF 		bl	lcd_command
 1342              	.LVL63:
 121:Core/Src/main.c ****             delay(200000);
 1343              		.loc 1 121 13 view .LVU355
 1344 00a6 3A48     		ldr	r0, .L82+36
 1345 00a8 FFF7FEFF 		bl	lcd_putstring
 1346              	.LVL64:
 122:Core/Src/main.c ****             last_state = 0xFF;
 1347              		.loc 1 122 13 view .LVU356
 1348 00ac 3648     		ldr	r0, .L82+28
 1349 00ae FFF7FEFF 		bl	delay
 1350              	.LVL65:
 123:Core/Src/main.c ****         }
 1351              		.loc 1 123 13 view .LVU357
 123:Core/Src/main.c ****         }
 1352              		.loc 1 123 24 is_stmt 0 view .LVU358
 1353 00b2 FF22     		movs	r2, #255
 1354 00b4 51E0     		b	.L72
 1355              	.LVL66:
 1356              	.L73:
 130:Core/Src/main.c ****             GPIOB -> ODR = ( GPIOB -> ODR & ~states[prev_state].pattern ) | states[7 - current_stat
 1357              		.loc 1 130 13 is_stmt 1 view .LVU359
 130:Core/Src/main.c ****             GPIOB -> ODR = ( GPIOB -> ODR & ~states[prev_state].pattern ) | states[7 - current_stat
 1358              		.loc 1 130 32 is_stmt 0 view .LVU360
 1359 00b6 3749     		ldr	r1, .L82+40
 1360 00b8 4B69     		ldr	r3, [r1, #20]
 130:Core/Src/main.c ****             GPIOB -> ODR = ( GPIOB -> ODR & ~states[prev_state].pattern ) | states[7 - current_stat
 1361              		.loc 1 130 59 view .LVU361
 1362 00ba 374C     		ldr	r4, .L82+44
 1363 00bc D200     		lsls	r2, r2, #3
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 52


 1364              	.LVL67:
 130:Core/Src/main.c ****             GPIOB -> ODR = ( GPIOB -> ODR & ~states[prev_state].pattern ) | states[7 - current_stat
 1365              		.loc 1 130 59 view .LVU362
 1366 00be 1259     		ldr	r2, [r2, r4]
 130:Core/Src/main.c ****             GPIOB -> ODR = ( GPIOB -> ODR & ~states[prev_state].pattern ) | states[7 - current_stat
 1367              		.loc 1 130 38 view .LVU363
 1368 00c0 9343     		bics	r3, r2
 130:Core/Src/main.c ****             GPIOB -> ODR = ( GPIOB -> ODR & ~states[prev_state].pattern ) | states[7 - current_stat
 1369              		.loc 1 130 92 view .LVU364
 1370 00c2 C000     		lsls	r0, r0, #3
 1371 00c4 0259     		ldr	r2, [r0, r4]
 130:Core/Src/main.c ****             GPIOB -> ODR = ( GPIOB -> ODR & ~states[prev_state].pattern ) | states[7 - current_stat
 1372              		.loc 1 130 69 view .LVU365
 1373 00c6 1343     		orrs	r3, r2
 130:Core/Src/main.c ****             GPIOB -> ODR = ( GPIOB -> ODR & ~states[prev_state].pattern ) | states[7 - current_stat
 1374              		.loc 1 130 112 view .LVU366
 1375 00c8 344D     		ldr	r5, .L82+48
 1376 00ca 2E78     		ldrb	r6, [r5]
 1377 00cc 0722     		movs	r2, #7
 1378 00ce 961B     		subs	r6, r2, r6
 130:Core/Src/main.c ****             GPIOB -> ODR = ( GPIOB -> ODR & ~states[prev_state].pattern ) | states[7 - current_stat
 1379              		.loc 1 130 129 view .LVU367
 1380 00d0 F600     		lsls	r6, r6, #3
 1381 00d2 3659     		ldr	r6, [r6, r4]
 130:Core/Src/main.c ****             GPIOB -> ODR = ( GPIOB -> ODR & ~states[prev_state].pattern ) | states[7 - current_stat
 1382              		.loc 1 130 101 view .LVU368
 1383 00d4 3343     		orrs	r3, r6
 130:Core/Src/main.c ****             GPIOB -> ODR = ( GPIOB -> ODR & ~states[prev_state].pattern ) | states[7 - current_stat
 1384              		.loc 1 130 24 view .LVU369
 1385 00d6 4B61     		str	r3, [r1, #20]
 131:Core/Src/main.c ****             timer2_triggered = 0; // Reset Timer 2 flag  
 1386              		.loc 1 131 13 is_stmt 1 view .LVU370
 131:Core/Src/main.c ****             timer2_triggered = 0; // Reset Timer 2 flag  
 1387              		.loc 1 131 36 is_stmt 0 view .LVU371
 1388 00d8 4B69     		ldr	r3, [r1, #20]
 131:Core/Src/main.c ****             timer2_triggered = 0; // Reset Timer 2 flag  
 1389              		.loc 1 131 64 view .LVU372
 1390 00da 314E     		ldr	r6, .L82+52
 1391 00dc 3678     		ldrb	r6, [r6]
 1392 00de F600     		lsls	r6, r6, #3
 1393 00e0 3659     		ldr	r6, [r6, r4]
 131:Core/Src/main.c ****             timer2_triggered = 0; // Reset Timer 2 flag  
 1394              		.loc 1 131 43 view .LVU373
 1395 00e2 B343     		bics	r3, r6
 131:Core/Src/main.c ****             timer2_triggered = 0; // Reset Timer 2 flag  
 1396              		.loc 1 131 86 view .LVU374
 1397 00e4 2E78     		ldrb	r6, [r5]
 1398 00e6 921B     		subs	r2, r2, r6
 131:Core/Src/main.c ****             timer2_triggered = 0; // Reset Timer 2 flag  
 1399              		.loc 1 131 103 view .LVU375
 1400 00e8 D200     		lsls	r2, r2, #3
 1401 00ea 1259     		ldr	r2, [r2, r4]
 131:Core/Src/main.c ****             timer2_triggered = 0; // Reset Timer 2 flag  
 1402              		.loc 1 131 75 view .LVU376
 1403 00ec 1343     		orrs	r3, r2
 131:Core/Src/main.c ****             timer2_triggered = 0; // Reset Timer 2 flag  
 1404              		.loc 1 131 135 view .LVU377
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 53


 1405 00ee 0259     		ldr	r2, [r0, r4]
 131:Core/Src/main.c ****             timer2_triggered = 0; // Reset Timer 2 flag  
 1406              		.loc 1 131 112 view .LVU378
 1407 00f0 1343     		orrs	r3, r2
 131:Core/Src/main.c ****             timer2_triggered = 0; // Reset Timer 2 flag  
 1408              		.loc 1 131 26 view .LVU379
 1409 00f2 4B61     		str	r3, [r1, #20]
 132:Core/Src/main.c **** 
 1410              		.loc 1 132 13 is_stmt 1 view .LVU380
 132:Core/Src/main.c **** 
 1411              		.loc 1 132 30 is_stmt 0 view .LVU381
 1412 00f4 2B4B     		ldr	r3, .L82+56
 1413 00f6 0022     		movs	r2, #0
 1414 00f8 1A70     		strb	r2, [r3]
 135:Core/Src/main.c ****             lcd_command(0x80);
 1415              		.loc 1 135 13 is_stmt 1 view .LVU382
 1416 00fa 0120     		movs	r0, #1
 1417 00fc FFF7FEFF 		bl	lcd_command
 1418              	.LVL68:
 136:Core/Src/main.c ****             lcd_putstring("TIM14:");
 1419              		.loc 1 136 13 view .LVU383
 1420 0100 8020     		movs	r0, #128
 1421 0102 FFF7FEFF 		bl	lcd_command
 1422              	.LVL69:
 137:Core/Src/main.c ****             lcd_putstring((char*)states[current_state].message); // Cast to char* to avoid warnings
 1423              		.loc 1 137 13 view .LVU384
 1424 0106 2848     		ldr	r0, .L82+60
 1425 0108 FFF7FEFF 		bl	lcd_putstring
 1426              	.LVL70:
 138:Core/Src/main.c ****             lcd_command(0xC0); // Move to second line
 1427              		.loc 1 138 13 view .LVU385
 1428 010c 1B4E     		ldr	r6, .L82+16
 1429 010e 3378     		ldrb	r3, [r6]
 138:Core/Src/main.c ****             lcd_command(0xC0); // Move to second line
 1430              		.loc 1 138 55 is_stmt 0 view .LVU386
 1431 0110 DB00     		lsls	r3, r3, #3
 1432 0112 E318     		adds	r3, r4, r3
 1433 0114 5868     		ldr	r0, [r3, #4]
 138:Core/Src/main.c ****             lcd_command(0xC0); // Move to second line
 1434              		.loc 1 138 13 view .LVU387
 1435 0116 FFF7FEFF 		bl	lcd_putstring
 1436              	.LVL71:
 139:Core/Src/main.c ****             lcd_putstring("TIM2:");
 1437              		.loc 1 139 13 is_stmt 1 view .LVU388
 1438 011a C020     		movs	r0, #192
 1439 011c FFF7FEFF 		bl	lcd_command
 1440              	.LVL72:
 140:Core/Src/main.c ****             lcd_putstring((char*)states[current_state1].message);
 1441              		.loc 1 140 13 view .LVU389
 1442 0120 2248     		ldr	r0, .L82+64
 1443 0122 FFF7FEFF 		bl	lcd_putstring
 1444              	.LVL73:
 141:Core/Src/main.c **** 
 1445              		.loc 1 141 13 view .LVU390
 1446 0126 2B78     		ldrb	r3, [r5]
 141:Core/Src/main.c **** 
 1447              		.loc 1 141 56 is_stmt 0 view .LVU391
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 54


 1448 0128 DB00     		lsls	r3, r3, #3
 1449 012a E418     		adds	r4, r4, r3
 1450 012c 6068     		ldr	r0, [r4, #4]
 141:Core/Src/main.c **** 
 1451              		.loc 1 141 13 view .LVU392
 1452 012e FFF7FEFF 		bl	lcd_putstring
 1453              	.LVL74:
 143:Core/Src/main.c ****         }
 1454              		.loc 1 143 13 is_stmt 1 view .LVU393
 143:Core/Src/main.c ****         }
 1455              		.loc 1 143 24 is_stmt 0 view .LVU394
 1456 0132 3278     		ldrb	r2, [r6]
 1457              	.LVL75:
 1458              	.L68:
  93:Core/Src/main.c ****         
 1459              		.loc 1 93 5 is_stmt 1 view .LVU395
  96:Core/Src/main.c ****             current_state = (current_state + 1) % 8;
 1460              		.loc 1 96 9 view .LVU396
  96:Core/Src/main.c ****             current_state = (current_state + 1) % 8;
 1461              		.loc 1 96 29 is_stmt 0 view .LVU397
 1462 0134 124B     		ldr	r3, .L82+20
 1463 0136 1B78     		ldrb	r3, [r3]
  96:Core/Src/main.c ****             current_state = (current_state + 1) % 8;
 1464              		.loc 1 96 12 view .LVU398
 1465 0138 012B     		cmp	r3, #1
 1466 013a 84D0     		beq	.L78
 1467              	.L69:
 102:Core/Src/main.c ****             TIM14->CR1 |= TIM_CR1_CEN; // Start Timer
 1468              		.loc 1 102 9 is_stmt 1 view .LVU399
 102:Core/Src/main.c ****             TIM14->CR1 |= TIM_CR1_CEN; // Start Timer
 1469              		.loc 1 102 13 is_stmt 0 view .LVU400
 1470 013c 9023     		movs	r3, #144
 1471 013e DB05     		lsls	r3, r3, #23
 1472 0140 1B69     		ldr	r3, [r3, #16]
 102:Core/Src/main.c ****             TIM14->CR1 |= TIM_CR1_CEN; // Start Timer
 1473              		.loc 1 102 12 view .LVU401
 1474 0142 DB07     		lsls	r3, r3, #31
 1475 0144 89D5     		bpl	.L79
 1476              	.LVL76:
 1477              	.L70:
 110:Core/Src/main.c ****             TIM14->CR1 &= ~TIM_CR1_CEN; // Stop Timer
 1478              		.loc 1 110 9 is_stmt 1 view .LVU402
 110:Core/Src/main.c ****             TIM14->CR1 &= ~TIM_CR1_CEN; // Stop Timer
 1479              		.loc 1 110 13 is_stmt 0 view .LVU403
 1480 0146 9023     		movs	r3, #144
 1481 0148 DB05     		lsls	r3, r3, #23
 1482 014a 1B69     		ldr	r3, [r3, #16]
 110:Core/Src/main.c ****             TIM14->CR1 &= ~TIM_CR1_CEN; // Stop Timer
 1483              		.loc 1 110 12 view .LVU404
 1484 014c 9B07     		lsls	r3, r3, #30
 1485 014e 94D5     		bpl	.L80
 1486              	.LVL77:
 1487              	.L71:
 118:Core/Src/main.c ****             current_state = 0; // Reset
 1488              		.loc 1 118 9 is_stmt 1 view .LVU405
 118:Core/Src/main.c ****             current_state = 0; // Reset
 1489              		.loc 1 118 13 is_stmt 0 view .LVU406
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 55


 1490 0150 9023     		movs	r3, #144
 1491 0152 DB05     		lsls	r3, r3, #23
 1492 0154 1B69     		ldr	r3, [r3, #16]
 118:Core/Src/main.c ****             current_state = 0; // Reset
 1493              		.loc 1 118 12 view .LVU407
 1494 0156 5B07     		lsls	r3, r3, #29
 1495 0158 9FD5     		bpl	.L81
 1496              	.LVL78:
 1497              	.L72:
 127:Core/Src/main.c ****             // 1. Update LEDs
 1498              		.loc 1 127 9 is_stmt 1 view .LVU408
 127:Core/Src/main.c ****             // 1. Update LEDs
 1499              		.loc 1 127 28 is_stmt 0 view .LVU409
 1500 015a 084B     		ldr	r3, .L82+16
 1501 015c 1878     		ldrb	r0, [r3]
 127:Core/Src/main.c ****             // 1. Update LEDs
 1502              		.loc 1 127 12 view .LVU410
 1503 015e 9042     		cmp	r0, r2
 1504 0160 A9D1     		bne	.L73
 127:Core/Src/main.c ****             // 1. Update LEDs
 1505              		.loc 1 127 43 discriminator 1 view .LVU411
 1506 0162 104B     		ldr	r3, .L82+56
 1507 0164 1B78     		ldrb	r3, [r3]
 1508 0166 002B     		cmp	r3, #0
 1509 0168 E4D0     		beq	.L68
 1510 016a A4E7     		b	.L73
 1511              	.L83:
 1512              		.align	2
 1513              	.L82:
 1514 016c 00000000 		.word	.LC1
 1515 0170 A0860100 		.word	100000
 1516 0174 10000000 		.word	.LC3
 1517 0178 00200040 		.word	1073750016
 1518 017c 00000000 		.word	current_state
 1519 0180 00000000 		.word	timer_triggered
 1520 0184 1C000000 		.word	.LC7
 1521 0188 400D0300 		.word	200000
 1522 018c 2C000000 		.word	.LC9
 1523 0190 3C000000 		.word	.LC11
 1524 0194 00040048 		.word	1207960576
 1525 0198 00000000 		.word	states
 1526 019c 00000000 		.word	current_state1
 1527 01a0 00000000 		.word	prev_state
 1528 01a4 00000000 		.word	timer2_triggered
 1529 01a8 4C000000 		.word	.LC17
 1530 01ac 54000000 		.word	.LC19
 1531              		.cfi_endproc
 1532              	.LFE46:
 1534              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 1535              		.align	1
 1536              		.global	TIM2_IRQHandler
 1537              		.syntax unified
 1538              		.code	16
 1539              		.thumb_func
 1541              	TIM2_IRQHandler:
 1542              	.LFB51:
 210:Core/Src/main.c **** 
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 56


 211:Core/Src/main.c **** void TIM2_IRQHandler(){
 1543              		.loc 1 211 23 is_stmt 1 view -0
 1544              		.cfi_startproc
 1545              		@ args = 0, pretend = 0, frame = 0
 1546              		@ frame_needed = 0, uses_anonymous_args = 0
 1547              		@ link register save eliminated.
 212:Core/Src/main.c ****     if (TIM2 -> SR & TIM_SR_UIF){ 
 1548              		.loc 1 212 5 view .LVU413
 1549              		.loc 1 212 14 is_stmt 0 view .LVU414
 1550 0000 8023     		movs	r3, #128
 1551 0002 DB05     		lsls	r3, r3, #23
 1552 0004 1B69     		ldr	r3, [r3, #16]
 1553              		.loc 1 212 8 view .LVU415
 1554 0006 DB07     		lsls	r3, r3, #31
 1555 0008 12D5     		bpl	.L84
 213:Core/Src/main.c ****         TIM2 -> SR &= ~TIM_SR_UIF; 
 1556              		.loc 1 213 9 is_stmt 1 view .LVU416
 1557              		.loc 1 213 14 is_stmt 0 view .LVU417
 1558 000a 8021     		movs	r1, #128
 1559 000c C905     		lsls	r1, r1, #23
 1560 000e 0B69     		ldr	r3, [r1, #16]
 1561              		.loc 1 213 20 view .LVU418
 1562 0010 0122     		movs	r2, #1
 1563 0012 9343     		bics	r3, r2
 1564 0014 0B61     		str	r3, [r1, #16]
 214:Core/Src/main.c ****        timer2_triggered = 1; // Set flag for main loop to handle 
 1565              		.loc 1 214 8 is_stmt 1 view .LVU419
 1566              		.loc 1 214 25 is_stmt 0 view .LVU420
 1567 0016 074B     		ldr	r3, .L87
 1568 0018 1A70     		strb	r2, [r3]
 215:Core/Src/main.c ****         prev_state = (7-current_state1);
 1569              		.loc 1 215 9 is_stmt 1 view .LVU421
 1570              		.loc 1 215 24 is_stmt 0 view .LVU422
 1571 001a 074B     		ldr	r3, .L87+4
 1572 001c 1978     		ldrb	r1, [r3]
 1573 001e 0722     		movs	r2, #7
 1574 0020 521A     		subs	r2, r2, r1
 1575              		.loc 1 215 20 view .LVU423
 1576 0022 0649     		ldr	r1, .L87+8
 1577 0024 0A70     		strb	r2, [r1]
 216:Core/Src/main.c ****         current_state1 = (current_state1 + 1) % 8; // Increment state
 1578              		.loc 1 216 9 is_stmt 1 view .LVU424
 1579              		.loc 1 216 42 is_stmt 0 view .LVU425
 1580 0026 1978     		ldrb	r1, [r3]
 1581              		.loc 1 216 47 view .LVU426
 1582 0028 0131     		adds	r1, r1, #1
 1583              		.loc 1 216 24 view .LVU427
 1584 002a 0722     		movs	r2, #7
 1585 002c 0A40     		ands	r2, r1
 1586 002e 1A70     		strb	r2, [r3]
 1587              	.L84:
 217:Core/Src/main.c ****     }
 218:Core/Src/main.c **** }
 1588              		.loc 1 218 1 view .LVU428
 1589              		@ sp needed
 1590 0030 7047     		bx	lr
 1591              	.L88:
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 57


 1592 0032 C046     		.align	2
 1593              	.L87:
 1594 0034 00000000 		.word	timer2_triggered
 1595 0038 00000000 		.word	current_state1
 1596 003c 00000000 		.word	prev_state
 1597              		.cfi_endproc
 1598              	.LFE51:
 1600              		.global	timer2_triggered
 1601              		.section	.bss.timer2_triggered,"aw",%nobits
 1604              	timer2_triggered:
 1605 0000 00       		.space	1
 1606              		.global	timer_triggered
 1607              		.section	.bss.timer_triggered,"aw",%nobits
 1610              	timer_triggered:
 1611 0000 00       		.space	1
 1612              		.global	current_state1
 1613              		.section	.bss.current_state1,"aw",%nobits
 1616              	current_state1:
 1617 0000 00       		.space	1
 1618              		.global	prev_state
 1619              		.section	.bss.prev_state,"aw",%nobits
 1622              	prev_state:
 1623 0000 00       		.space	1
 1624              		.global	current_state
 1625              		.section	.bss.current_state,"aw",%nobits
 1628              	current_state:
 1629 0000 00       		.space	1
 1630              		.global	LED_MASK
 1631              		.section	.rodata.LED_MASK,"a"
 1632              		.align	2
 1635              	LED_MASK:
 1636 0000 FF000000 		.word	255
 1637              		.global	states
 1638              		.section	.rodata.str1.4,"aMS",%progbits,1
 1639              		.align	2
 1640              	.LC24:
 1641 0000 53746174 		.ascii	"State 0\000"
 1641      65203000 
 1642              		.align	2
 1643              	.LC25:
 1644 0008 53746174 		.ascii	"State 1\000"
 1644      65203100 
 1645              		.align	2
 1646              	.LC26:
 1647 0010 53746174 		.ascii	"State 2\000"
 1647      65203200 
 1648              		.align	2
 1649              	.LC27:
 1650 0018 53746174 		.ascii	"State 3\000"
 1650      65203300 
 1651              		.align	2
 1652              	.LC28:
 1653 0020 53746174 		.ascii	"State 4\000"
 1653      65203400 
 1654              		.align	2
 1655              	.LC29:
 1656 0028 53746174 		.ascii	"State 5\000"
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 58


 1656      65203500 
 1657              		.align	2
 1658              	.LC30:
 1659 0030 53746174 		.ascii	"State 6\000"
 1659      65203600 
 1660              		.align	2
 1661              	.LC31:
 1662 0038 53746174 		.ascii	"State 7\000"
 1662      65203700 
 1663              		.section	.data.states,"aw"
 1664              		.align	2
 1667              	states:
 1668 0000 01000000 		.word	1
 1669 0004 00000000 		.word	.LC24
 1670 0008 02000000 		.word	2
 1671 000c 08000000 		.word	.LC25
 1672 0010 04000000 		.word	4
 1673 0014 10000000 		.word	.LC26
 1674 0018 08000000 		.word	8
 1675 001c 18000000 		.word	.LC27
 1676 0020 10000000 		.word	16
 1677 0024 20000000 		.word	.LC28
 1678 0028 20000000 		.word	32
 1679 002c 28000000 		.word	.LC29
 1680 0030 40000000 		.word	64
 1681 0034 30000000 		.word	.LC30
 1682 0038 80000000 		.word	128
 1683 003c 38000000 		.word	.LC31
 1684              		.text
 1685              	.Letext0:
 1686              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 1687              		.file 5 "C:/Users/vince/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1688              		.file 6 "C:/Users/vince/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
ARM GAS  C:\Users\vince\AppData\Local\Temp\ccor6p0R.s 			page 59


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:19     .text.delay:00000000 $t
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:25     .text.delay:00000000 delay
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:78     .text.pulse_strobe:00000000 $t
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:84     .text.pulse_strobe:00000000 pulse_strobe
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:137    .text.pulse_strobe:00000034 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:142    .text.lcd_putchar:00000000 $t
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:148    .text.lcd_putchar:00000000 lcd_putchar
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:396    .text.lcd_putchar:0000011c $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:402    .text.lcd_putstring:00000000 $t
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:408    .text.lcd_putstring:00000000 lcd_putstring
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:459    .text.lcd_command:00000000 $t
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:465    .text.lcd_command:00000000 lcd_command
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:717    .text.lcd_command:00000124 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:724    .text.init_LCD:00000000 $t
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:730    .text.init_LCD:00000000 init_LCD
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:823    .text.init_LCD:00000070 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:831    .text.init_GPIO:00000000 $t
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:837    .text.init_GPIO:00000000 init_GPIO
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:907    .text.init_GPIO:00000048 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:914    .text.TIM14_init:00000000 $t
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:920    .text.TIM14_init:00000000 TIM14_init
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1007   .text.TIM14_init:00000044 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1015   .text.TIM14_IRQHandler:00000000 $t
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1021   .text.TIM14_IRQHandler:00000000 TIM14_IRQHandler
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1054   .text.TIM14_IRQHandler:00000018 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1610   .bss.timer_triggered:00000000 timer_triggered
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1060   .text.TIM2_init:00000000 $t
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1066   .text.TIM2_init:00000000 TIM2_init
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1160   .text.TIM2_init:00000048 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1167   .rodata.main.str1.4:00000000 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1189   .text.main:00000000 $t
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1195   .text.main:00000000 main
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1514   .text.main:0000016c $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1628   .bss.current_state:00000000 current_state
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1667   .data.states:00000000 states
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1616   .bss.current_state1:00000000 current_state1
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1622   .bss.prev_state:00000000 prev_state
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1604   .bss.timer2_triggered:00000000 timer2_triggered
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1535   .text.TIM2_IRQHandler:00000000 $t
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1541   .text.TIM2_IRQHandler:00000000 TIM2_IRQHandler
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1594   .text.TIM2_IRQHandler:00000034 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1605   .bss.timer2_triggered:00000000 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1611   .bss.timer_triggered:00000000 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1617   .bss.current_state1:00000000 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1623   .bss.prev_state:00000000 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1629   .bss.current_state:00000000 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1635   .rodata.LED_MASK:00000000 LED_MASK
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1632   .rodata.LED_MASK:00000000 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1639   .rodata.str1.4:00000000 $d
C:\Users\vince\AppData\Local\Temp\ccor6p0R.s:1664   .data.states:00000000 $d

NO UNDEFINED SYMBOLS
