{
  "design": {
    "design_info": {
      "boundary_crc": "0x27286A98E9E70DC8",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/design_2",
      "name": "design_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "zadoff_chu_0": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_2_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "u_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "N_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "t_last_0": {
        "direction": "O"
      }
    },
    "components": {
      "zadoff_chu_0": {
        "vlnv": "xilinx.com:user:zadoff_chu:1.0",
        "xci_name": "design_2_zadoff_chu_0_2",
        "xci_path": "ip\\design_2_zadoff_chu_0_2\\design_2_zadoff_chu_0_2.xci",
        "inst_hier_path": "zadoff_chu_0"
      }
    },
    "nets": {
      "N_0_1": {
        "ports": [
          "N_0",
          "zadoff_chu_0/N"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "zadoff_chu_0/clk"
        ]
      },
      "u_0_1": {
        "ports": [
          "u_0",
          "zadoff_chu_0/u"
        ]
      },
      "zadoff_chu_0_t_last": {
        "ports": [
          "zadoff_chu_0/t_last",
          "t_last_0"
        ]
      }
    }
  }
}