
---------- Begin Simulation Statistics ----------
sim_seconds                                 11.863459                       # Number of seconds simulated
sim_ticks                                11863458851500                       # Number of ticks simulated
final_tick                               11863458851500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 908993                       # Simulator instruction rate (inst/s)
host_op_rate                                  1626773                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              971514115                       # Simulator tick rate (ticks/s)
host_mem_usage                                2267736                       # Number of bytes of host memory used
host_seconds                                 12211.31                       # Real time elapsed on the host
sim_insts                                 11100000001                       # Number of instructions simulated
sim_ops                                   19865024286                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst        1811943168                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data        2829836480                       # Number of bytes read from this memory
system.physmem.bytes_read::total           4641779648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst   1811943168                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total      1811943168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks    523459072                       # Number of bytes written to this memory
system.physmem.bytes_written::total         523459072                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst           28311612                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data           44216195                       # Number of read requests responded to by this memory
system.physmem.num_reads::total              72527807                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         8179048                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              8179048                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            152733127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            238533847                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               391266974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       152733127                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          152733127                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44123647                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44123647                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44123647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           152733127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           238533847                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              435390621                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                 1080                       # Number of system calls
system.cpu.numCycles                      23726920107                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                 11100000001                       # Number of instructions committed
system.cpu.committedOps                   19865024286                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses           17651479990                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses             4155293424                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts   1093643607                       # number of instructions that are conditional controls
system.cpu.num_int_insts                  17651479990                       # number of integer instructions
system.cpu.num_fp_insts                    4155293424                       # number of float instructions
system.cpu.num_int_register_reads         44594256096                       # number of times the integer registers were read
system.cpu.num_int_register_writes        16377737805                       # number of times the integer registers were written
system.cpu.num_fp_register_reads           6222701527                       # number of times the floating registers were read
system.cpu.num_fp_register_writes          3635636056                       # number of times the floating registers were written
system.cpu.num_mem_refs                    5450636500                       # number of memory refs
system.cpu.num_load_insts                  3831505296                       # Number of load instructions
system.cpu.num_store_insts                 1619131204                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                23726920107                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements               28311100                       # number of replacements
system.cpu.icache.tagsinuse                511.995743                       # Cycle average of tags in use
system.cpu.icache.total_refs              14933584210                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs               28311612                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 527.472057                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle             3862366500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     511.995743                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.999992                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.999992                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst  14933584210                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total     14933584210                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst   14933584210                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total      14933584210                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst  14933584210                       # number of overall hits
system.cpu.icache.overall_hits::total     14933584210                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     28311612                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      28311612                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     28311612                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       28311612                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     28311612                       # number of overall misses
system.cpu.icache.overall_misses::total      28311612                       # number of overall misses
system.cpu.icache.ReadReq_accesses::cpu.inst  14961895822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total  14961895822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst  14961895822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total  14961895822                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst  14961895822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total  14961895822                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001892                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001892                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001892                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001892                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001892                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001892                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements               44215171                       # number of replacements
system.cpu.dcache.tagsinuse               1023.948240                       # Cycle average of tags in use
system.cpu.dcache.total_refs               5406722643                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs               44216195                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 122.279238                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             2884815500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    1023.948240                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999949                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999949                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data   3791781218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      3791781218                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data   1614941425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1614941425                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data    5406722643                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       5406722643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data   5406722643                       # number of overall hits
system.cpu.dcache.overall_hits::total      5406722643                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     40026341                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      40026341                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      4189854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4189854                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     44216195                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       44216195                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     44216195                       # number of overall misses
system.cpu.dcache.overall_misses::total      44216195                       # number of overall misses
system.cpu.dcache.ReadReq_accesses::cpu.data   3831807559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   3831807559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data   1619131279                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1619131279                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data   5450938838                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   5450938838                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data   5450938838                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   5450938838                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010446                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010446                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002588                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002588                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.008112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.008112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008112                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      8179048                       # number of writebacks
system.cpu.dcache.writebacks::total           8179048                       # number of writebacks
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
