Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Sep 17 18:36:10 2025
| Host         : DESKTOP-U3UBG5R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab02b_timing_summary_routed.rpt -pb lab02b_timing_summary_routed.pb -rpx lab02b_timing_summary_routed.rpx -warn_on_violation
| Design       : lab02b
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.212        0.000                      0                   24        0.209        0.000                      0                   24       41.160        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.212        0.000                      0                   24        0.209        0.000                      0                   24       41.160        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.212ns  (required time - arrival time)
  Source:                 counter/chain[1].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[21].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.076ns (26.401%)  route 3.000ns (73.599%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  counter/chain[1].ff/Q_reg/Q
                         net (fo=6, routed)           0.852     6.643    counter/chain[5].ff/Q_reg_0[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  counter/chain[5].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.473     7.240    counter/chain[10].ff/c_6
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.364 r  counter/chain[10].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.665     8.029    counter/chain[15].ff/c_11
    SLICE_X1Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.153 r  counter/chain[15].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.441     8.594    counter/chain[20].ff/c_16
    SLICE_X1Y121         LUT6 (Prop_lut6_I3_O)        0.124     8.718 r  counter/chain[20].ff/Q_i_2/O
                         net (fo=3, routed)           0.568     9.287    counter/chain[20].ff/c_21
    SLICE_X0Y123         LUT2 (Prop_lut2_I0_O)        0.124     9.411 r  counter/chain[20].ff/Q_i_1__2/O
                         net (fo=1, routed)           0.000     9.411    counter/chain[21].ff/d_21
    SLICE_X0Y123         FDRE                                         r  counter/chain[21].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.668    88.363    counter/chain[21].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  counter/chain[21].ff/Q_reg/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.029    88.623    counter/chain[21].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.623    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                 79.212    

Slack (MET) :             79.264ns  (required time - arrival time)
  Source:                 counter/chain[1].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[22].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.070ns (26.293%)  route 3.000ns (73.707%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  counter/chain[1].ff/Q_reg/Q
                         net (fo=6, routed)           0.852     6.643    counter/chain[5].ff/Q_reg_0[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  counter/chain[5].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.473     7.240    counter/chain[10].ff/c_6
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.364 r  counter/chain[10].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.665     8.029    counter/chain[15].ff/c_11
    SLICE_X1Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.153 r  counter/chain[15].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.441     8.594    counter/chain[20].ff/c_16
    SLICE_X1Y121         LUT6 (Prop_lut6_I3_O)        0.124     8.718 r  counter/chain[20].ff/Q_i_2/O
                         net (fo=3, routed)           0.568     9.287    counter/chain[20].ff/c_21
    SLICE_X0Y123         LUT3 (Prop_lut3_I0_O)        0.118     9.405 r  counter/chain[20].ff/Q_i_1__1/O
                         net (fo=1, routed)           0.000     9.405    counter/chain[22].ff/d_22
    SLICE_X0Y123         FDRE                                         r  counter/chain[22].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.668    88.363    counter/chain[22].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  counter/chain[22].ff/Q_reg/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.075    88.669    counter/chain[22].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.669    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 79.264    

Slack (MET) :             79.468ns  (required time - arrival time)
  Source:                 counter/chain[1].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[23].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 1.076ns (28.157%)  route 2.745ns (71.843%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  counter/chain[1].ff/Q_reg/Q
                         net (fo=6, routed)           0.852     6.643    counter/chain[5].ff/Q_reg_0[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  counter/chain[5].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.473     7.240    counter/chain[10].ff/c_6
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.364 r  counter/chain[10].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.665     8.029    counter/chain[15].ff/c_11
    SLICE_X1Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.153 r  counter/chain[15].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.441     8.594    counter/chain[20].ff/c_16
    SLICE_X1Y121         LUT6 (Prop_lut6_I3_O)        0.124     8.718 r  counter/chain[20].ff/Q_i_2/O
                         net (fo=3, routed)           0.314     9.032    counter/chain[21].ff/c_21
    SLICE_X0Y123         LUT4 (Prop_lut4_I1_O)        0.124     9.156 r  counter/chain[21].ff/Q_i_1/O
                         net (fo=1, routed)           0.000     9.156    counter/chain[23].ff/d_23
    SLICE_X0Y123         FDRE                                         r  counter/chain[23].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.668    88.363    counter/chain[23].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  counter/chain[23].ff/Q_reg/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.031    88.625    counter/chain[23].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.625    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                 79.468    

Slack (MET) :             79.506ns  (required time - arrival time)
  Source:                 counter/chain[1].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[19].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.952ns (25.151%)  route 2.833ns (74.849%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  counter/chain[1].ff/Q_reg/Q
                         net (fo=6, routed)           0.852     6.643    counter/chain[5].ff/Q_reg_0[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  counter/chain[5].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.473     7.240    counter/chain[10].ff/c_6
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.364 r  counter/chain[10].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.665     8.029    counter/chain[15].ff/c_11
    SLICE_X1Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.153 r  counter/chain[15].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.843     8.996    counter/chain[17].ff/c_16
    SLICE_X1Y121         LUT5 (Prop_lut5_I1_O)        0.124     9.120 r  counter/chain[17].ff/Q_i_1__4/O
                         net (fo=1, routed)           0.000     9.120    counter/chain[19].ff/d_19
    SLICE_X1Y121         FDRE                                         r  counter/chain[19].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671    88.366    counter/chain[19].ff/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  counter/chain[19].ff/Q_reg/C
                         clock pessimism              0.266    88.632    
                         clock uncertainty           -0.035    88.597    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.029    88.626    counter/chain[19].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.626    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                 79.506    

Slack (MET) :             79.506ns  (required time - arrival time)
  Source:                 counter/chain[1].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[18].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.952ns (25.138%)  route 2.835ns (74.862%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  counter/chain[1].ff/Q_reg/Q
                         net (fo=6, routed)           0.852     6.643    counter/chain[5].ff/Q_reg_0[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  counter/chain[5].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.473     7.240    counter/chain[10].ff/c_6
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.364 r  counter/chain[10].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.665     8.029    counter/chain[15].ff/c_11
    SLICE_X1Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.153 r  counter/chain[15].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.845     8.998    counter/chain[16].ff/c_16
    SLICE_X0Y121         LUT4 (Prop_lut4_I1_O)        0.124     9.122 r  counter/chain[16].ff/Q_i_1__5/O
                         net (fo=1, routed)           0.000     9.122    counter/chain[18].ff/d_18
    SLICE_X0Y121         FDRE                                         r  counter/chain[18].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671    88.366    counter/chain[18].ff/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter/chain[18].ff/Q_reg/C
                         clock pessimism              0.266    88.632    
                         clock uncertainty           -0.035    88.597    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.031    88.628    counter/chain[18].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.628    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                 79.506    

Slack (MET) :             79.506ns  (required time - arrival time)
  Source:                 counter/chain[1].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[20].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.952ns (25.138%)  route 2.835ns (74.862%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  counter/chain[1].ff/Q_reg/Q
                         net (fo=6, routed)           0.852     6.643    counter/chain[5].ff/Q_reg_0[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  counter/chain[5].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.473     7.240    counter/chain[10].ff/c_6
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.364 r  counter/chain[10].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.665     8.029    counter/chain[15].ff/c_11
    SLICE_X1Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.153 r  counter/chain[15].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.845     8.998    counter/chain[18].ff/c_16
    SLICE_X1Y121         LUT6 (Prop_lut6_I2_O)        0.124     9.122 r  counter/chain[18].ff/Q_i_1__3/O
                         net (fo=1, routed)           0.000     9.122    counter/chain[20].ff/d_20
    SLICE_X1Y121         FDRE                                         r  counter/chain[20].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671    88.366    counter/chain[20].ff/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  counter/chain[20].ff/Q_reg/C
                         clock pessimism              0.266    88.632    
                         clock uncertainty           -0.035    88.597    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.031    88.628    counter/chain[20].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.628    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                 79.506    

Slack (MET) :             79.524ns  (required time - arrival time)
  Source:                 counter/chain[1].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[16].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.272%)  route 2.815ns (74.728%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  counter/chain[1].ff/Q_reg/Q
                         net (fo=6, routed)           0.852     6.643    counter/chain[5].ff/Q_reg_0[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  counter/chain[5].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.473     7.240    counter/chain[10].ff/c_6
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.364 r  counter/chain[10].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.665     8.029    counter/chain[15].ff/c_11
    SLICE_X1Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.153 r  counter/chain[15].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.825     8.978    counter/chain[15].ff/c_16
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.124     9.102 r  counter/chain[15].ff/Q_i_1__7/O
                         net (fo=1, routed)           0.000     9.102    counter/chain[16].ff/d_16
    SLICE_X0Y121         FDRE                                         r  counter/chain[16].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671    88.366    counter/chain[16].ff/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter/chain[16].ff/Q_reg/C
                         clock pessimism              0.266    88.632    
                         clock uncertainty           -0.035    88.597    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.029    88.626    counter/chain[16].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.626    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 79.524    

Slack (MET) :             79.544ns  (required time - arrival time)
  Source:                 counter/chain[1].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[17].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.978ns (25.784%)  route 2.815ns (74.216%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  counter/chain[1].ff/Q_reg/Q
                         net (fo=6, routed)           0.852     6.643    counter/chain[5].ff/Q_reg_0[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  counter/chain[5].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.473     7.240    counter/chain[10].ff/c_6
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.364 r  counter/chain[10].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.665     8.029    counter/chain[15].ff/c_11
    SLICE_X1Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.153 r  counter/chain[15].ff/Q_i_2__0/O
                         net (fo=6, routed)           0.825     8.978    counter/chain[15].ff/c_16
    SLICE_X0Y121         LUT3 (Prop_lut3_I0_O)        0.150     9.128 r  counter/chain[15].ff/Q_i_1__6/O
                         net (fo=1, routed)           0.000     9.128    counter/chain[17].ff/d_17
    SLICE_X0Y121         FDRE                                         r  counter/chain[17].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671    88.366    counter/chain[17].ff/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter/chain[17].ff/Q_reg/C
                         clock pessimism              0.266    88.632    
                         clock uncertainty           -0.035    88.597    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.075    88.672    counter/chain[17].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.672    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                 79.544    

Slack (MET) :             80.291ns  (required time - arrival time)
  Source:                 counter/chain[1].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[11].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.828ns (27.624%)  route 2.169ns (72.375%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 88.364 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  counter/chain[1].ff/Q_reg/Q
                         net (fo=6, routed)           0.852     6.643    counter/chain[5].ff/Q_reg_0[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  counter/chain[5].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.473     7.240    counter/chain[10].ff/c_6
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.364 r  counter/chain[10].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.844     8.208    counter/chain[10].ff/c_11
    SLICE_X0Y122         LUT2 (Prop_lut2_I0_O)        0.124     8.332 r  counter/chain[10].ff/Q_i_1__12/O
                         net (fo=1, routed)           0.000     8.332    counter/chain[11].ff/d_11
    SLICE_X0Y122         FDRE                                         r  counter/chain[11].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.669    88.364    counter/chain[11].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  counter/chain[11].ff/Q_reg/C
                         clock pessimism              0.266    88.630    
                         clock uncertainty           -0.035    88.595    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.029    88.624    counter/chain[11].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.624    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                 80.291    

Slack (MET) :             80.309ns  (required time - arrival time)
  Source:                 counter/chain[1].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[12].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.856ns (28.294%)  route 2.169ns (71.706%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 88.364 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  counter/chain[1].ff/Q_reg/Q
                         net (fo=6, routed)           0.852     6.643    counter/chain[5].ff/Q_reg_0[1]
    SLICE_X1Y125         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  counter/chain[5].ff/Q_i_2__2/O
                         net (fo=6, routed)           0.473     7.240    counter/chain[10].ff/c_6
    SLICE_X0Y124         LUT6 (Prop_lut6_I3_O)        0.124     7.364 r  counter/chain[10].ff/Q_i_2__1/O
                         net (fo=6, routed)           0.844     8.208    counter/chain[10].ff/c_11
    SLICE_X0Y122         LUT3 (Prop_lut3_I0_O)        0.152     8.360 r  counter/chain[10].ff/Q_i_1__11/O
                         net (fo=1, routed)           0.000     8.360    counter/chain[12].ff/d_12
    SLICE_X0Y122         FDRE                                         r  counter/chain[12].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.669    88.364    counter/chain[12].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  counter/chain[12].ff/Q_reg/C
                         clock pessimism              0.266    88.630    
                         clock uncertainty           -0.035    88.595    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.075    88.670    counter/chain[12].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         88.670    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 80.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 counter/chain[15].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[15].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.665     1.569    counter/chain[15].ff/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  counter/chain[15].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  counter/chain[15].ff/Q_reg/Q
                         net (fo=2, routed)           0.114     1.824    counter/chain[13].ff/Q_reg_0[3]
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  counter/chain[13].ff/Q_i_1__8/O
                         net (fo=1, routed)           0.000     1.869    counter/chain[15].ff/d_15
    SLICE_X1Y122         FDRE                                         r  counter/chain[15].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.937     2.087    counter/chain[15].ff/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  counter/chain[15].ff/Q_reg/C
                         clock pessimism             -0.517     1.569    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.091     1.660    counter/chain[15].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 counter/chain[16].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[19].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.665     1.569    counter/chain[16].ff/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter/chain[16].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  counter/chain[16].ff/Q_reg/Q
                         net (fo=6, routed)           0.131     1.841    counter/chain[17].ff/Q_reg_0[0]
    SLICE_X1Y121         LUT5 (Prop_lut5_I2_O)        0.045     1.886 r  counter/chain[17].ff/Q_i_1__4/O
                         net (fo=1, routed)           0.000     1.886    counter/chain[19].ff/d_19
    SLICE_X1Y121         FDRE                                         r  counter/chain[19].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.938     2.088    counter/chain[19].ff/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  counter/chain[19].ff/Q_reg/C
                         clock pessimism             -0.505     1.582    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.091     1.673    counter/chain[19].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 counter/chain[16].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[20].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.665     1.569    counter/chain[16].ff/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter/chain[16].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  counter/chain[16].ff/Q_reg/Q
                         net (fo=6, routed)           0.132     1.842    counter/chain[18].ff/Q_reg_0[0]
    SLICE_X1Y121         LUT6 (Prop_lut6_I1_O)        0.045     1.887 r  counter/chain[18].ff/Q_i_1__3/O
                         net (fo=1, routed)           0.000     1.887    counter/chain[20].ff/d_20
    SLICE_X1Y121         FDRE                                         r  counter/chain[20].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.938     2.088    counter/chain[20].ff/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  counter/chain[20].ff/Q_reg/C
                         clock pessimism             -0.505     1.582    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     1.674    counter/chain[20].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter/chain[11].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[13].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.060%)  route 0.134ns (41.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.665     1.569    counter/chain[11].ff/clk_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  counter/chain[11].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  counter/chain[11].ff/Q_reg/Q
                         net (fo=6, routed)           0.134     1.844    counter/chain[11].ff/bits[0]
    SLICE_X1Y122         LUT4 (Prop_lut4_I0_O)        0.045     1.889 r  counter/chain[11].ff/Q_i_1__10/O
                         net (fo=1, routed)           0.000     1.889    counter/chain[13].ff/d_13
    SLICE_X1Y122         FDRE                                         r  counter/chain[13].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.937     2.087    counter/chain[13].ff/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  counter/chain[13].ff/Q_reg/C
                         clock pessimism             -0.504     1.582    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.092     1.674    counter/chain[13].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 counter/chain[2].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[3].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.663     1.567    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[2].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.128     1.695 r  counter/chain[2].ff/Q_reg/Q
                         net (fo=5, routed)           0.083     1.778    counter/chain[1].ff/Q_reg_0[1]
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.099     1.877 r  counter/chain[1].ff/Q_i_1__20/O
                         net (fo=1, routed)           0.000     1.877    counter/chain[3].ff/d_3
    SLICE_X1Y126         FDRE                                         r  counter/chain[3].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.935     2.085    counter/chain[3].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[3].ff/Q_reg/C
                         clock pessimism             -0.517     1.567    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.092     1.659    counter/chain[3].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 counter/chain[0].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[2].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.176%)  route 0.180ns (48.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.662     1.566    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  counter/chain[0].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  counter/chain[0].ff/Q_reg/Q
                         net (fo=7, routed)           0.180     1.887    counter/chain[0].ff/bits[0]
    SLICE_X1Y126         LUT3 (Prop_lut3_I0_O)        0.048     1.935 r  counter/chain[0].ff/Q_i_1__21/O
                         net (fo=1, routed)           0.000     1.935    counter/chain[2].ff/d_2
    SLICE_X1Y126         FDRE                                         r  counter/chain[2].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.935     2.085    counter/chain[2].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[2].ff/Q_reg/C
                         clock pessimism             -0.504     1.580    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.107     1.687    counter/chain[2].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter/chain[0].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[5].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.662     1.566    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  counter/chain[0].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  counter/chain[0].ff/Q_reg/Q
                         net (fo=7, routed)           0.155     1.862    counter/chain[3].ff/Q_reg_0[0]
    SLICE_X1Y125         LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  counter/chain[3].ff/Q_i_1__18/O
                         net (fo=1, routed)           0.000     1.907    counter/chain[5].ff/d_5
    SLICE_X1Y125         FDRE                                         r  counter/chain[5].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.934     2.084    counter/chain[5].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  counter/chain[5].ff/Q_reg/C
                         clock pessimism             -0.517     1.566    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.092     1.658    counter/chain[5].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 counter/chain[1].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[4].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.175%)  route 0.177ns (48.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.663     1.567    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[1].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  counter/chain[1].ff/Q_reg/Q
                         net (fo=6, routed)           0.177     1.886    counter/chain[2].ff/Q_reg_0[1]
    SLICE_X1Y125         LUT5 (Prop_lut5_I2_O)        0.045     1.931 r  counter/chain[2].ff/Q_i_1__19/O
                         net (fo=1, routed)           0.000     1.931    counter/chain[4].ff/d_4
    SLICE_X1Y125         FDRE                                         r  counter/chain[4].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.934     2.084    counter/chain[4].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  counter/chain[4].ff/Q_reg/C
                         clock pessimism             -0.504     1.579    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.092     1.671    counter/chain[4].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter/chain[0].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[1].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.776%)  route 0.180ns (49.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.662     1.566    counter/chain[0].ff/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  counter/chain[0].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  counter/chain[0].ff/Q_reg/Q
                         net (fo=7, routed)           0.180     1.887    counter/chain[0].ff/bits[0]
    SLICE_X1Y126         LUT2 (Prop_lut2_I0_O)        0.045     1.932 r  counter/chain[0].ff/Q_i_1__22/O
                         net (fo=1, routed)           0.000     1.932    counter/chain[1].ff/d_1
    SLICE_X1Y126         FDRE                                         r  counter/chain[1].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.935     2.085    counter/chain[1].ff/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  counter/chain[1].ff/Q_reg/C
                         clock pessimism             -0.504     1.580    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.091     1.671    counter/chain[1].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter/chain[21].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            counter/chain[23].ff/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.663     1.567    counter/chain[21].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  counter/chain[21].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  counter/chain[21].ff/Q_reg/Q
                         net (fo=3, routed)           0.174     1.882    counter/chain[21].ff/bits[0]
    SLICE_X0Y123         LUT4 (Prop_lut4_I0_O)        0.045     1.927 r  counter/chain[21].ff/Q_i_1/O
                         net (fo=1, routed)           0.000     1.927    counter/chain[23].ff/d_23
    SLICE_X0Y123         FDRE                                         r  counter/chain[23].ff/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.935     2.085    counter/chain[23].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  counter/chain[23].ff/Q_reg/C
                         clock pessimism             -0.517     1.567    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.092     1.659    counter/chain[23].ff/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y125   counter/chain[0].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y124   counter/chain[10].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y122   counter/chain[11].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y122   counter/chain[12].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y122   counter/chain[13].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y122   counter/chain[14].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y122   counter/chain[15].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y121   counter/chain[16].ff/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y121   counter/chain[17].ff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y125   counter/chain[0].ff/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y125   counter/chain[0].ff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y124   counter/chain[10].ff/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y124   counter/chain[10].ff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y122   counter/chain[11].ff/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y122   counter/chain[11].ff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y122   counter/chain[12].ff/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y122   counter/chain[12].ff/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y122   counter/chain[13].ff/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y122   counter/chain[13].ff/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y125   counter/chain[0].ff/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y125   counter/chain[0].ff/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y124   counter/chain[10].ff/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y124   counter/chain[10].ff/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y122   counter/chain[11].ff/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y122   counter/chain[11].ff/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y122   counter/chain[12].ff/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y122   counter/chain[12].ff/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y122   counter/chain[13].ff/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y122   counter/chain[13].ff/Q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/chain[22].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.957ns  (logic 4.102ns (68.862%)  route 1.855ns (31.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[22].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  counter/chain[22].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.419     5.754 r  counter/chain[22].ff/Q_reg/Q
                         net (fo=3, routed)           1.855     7.609    led_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.683    11.292 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.292    led[0]
    A17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/chain[23].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.635ns  (logic 3.948ns (70.064%)  route 1.687ns (29.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.791     5.335    counter/chain[23].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  counter/chain[23].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  counter/chain[23].ff/Q_reg/Q
                         net (fo=2, routed)           1.687     7.478    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492    10.970 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.970    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/chain[23].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.672ns  (logic 1.334ns (79.794%)  route 0.338ns (20.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.663     1.567    counter/chain[23].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  counter/chain[23].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  counter/chain[23].ff/Q_reg/Q
                         net (fo=2, routed)           0.338     2.046    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.240 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.240    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/chain[22].ff/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.391ns (76.145%)  route 0.436ns (23.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.663     1.567    counter/chain[22].ff/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  counter/chain[22].ff/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.128     1.695 r  counter/chain[22].ff/Q_reg/Q
                         net (fo=3, routed)           0.436     2.131    led_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         1.263     3.394 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.394    led[0]
    A17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





