#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Apr 28 13:10:53 2016
# Process ID: 2204
# Current directory: C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks
# Command line: vivado.exe -mode tcl
# Log file: C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/vivado.log
# Journal file: C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks\vivado.jou
#-----------------------------------------------------------
Vivado% source -notrace run_test.tcl
Vivado% run_vivado_import_test

Running Import Tests
--------------------
Processing ./canny.tcp...
Design importation complete. (31.413221999999998 seconds)
Processing ./dft_1.tcp...
Design importation complete. (40.68088 seconds)
Processing ./dft_2.tcp...
Design importation complete. (101.196573 seconds)
Processing ./dft_4.tcp...
Design importation complete. (297.011372 seconds)
Processing ./dft_8.tcp...
Design importation complete. (1266.336324 seconds)
Processing ./diffeq.tcp...
Design importation complete. (4.156077 seconds)
Processing ./fht.tcp...
Design importation complete. (1.501757 seconds)
Processing ./fir.tcp...
Design importation complete. (2.538242 seconds)
Processing ./fir_large.tcp...
Design importation complete. (19.024847 seconds)
Processing ./hilbert.tcp...
Design importation complete. (5.158002 seconds)
Processing ./i2s.tcp...
Design importation complete. (3.315623 seconds)
Processing ./ic2repeat.tcp...
Design importation complete. (1.532419 seconds)
Processing ./ic2slave.tcp...
Design importation complete. (2.0904529999999997 seconds)
Processing ./jpeg.tcp...
Design importation complete. (138.402534 seconds)
Processing ./mips.tcp...
Design importation complete. (3.82549 seconds)
Processing ./qspiflash.tcp...
Design importation complete. (4.768867 seconds)
Processing ./tx.tcp...
Design importation complete. (1.881111 seconds)
Processing ./vga_chargen.tcp...
Design importation complete. (6.079453 seconds)
Processing ./vitdec.tcp...
Design importation complete. (337.972407 seconds)
Vivado% close_design
ERROR: [Vivado 12-398] No designs are open

Vivado% source -notrace run_test.tcl
Vivado% run_vivado_import_test ../Test
bad option "seperator": must be atime, attributes, channels, copy, delete, dirname, executable, exists, extension, isdirectory, isfile, join, link, lstat, mtime, mkdir, nativename, normalize, owned, pathtype, readable, readlink, rename, rootname, separator, size, split, stat, system, tail, type, volumes, or writable
Vivado% close_design
ERROR: [Vivado 12-398] No designs are open

Vivado% source -notrace run_test.tcl
Vivado% run_vivado_import_test ../Test
no files matched glob pattern "../Test\*.tcp"
Vivado% run_vivado_import_test ../Test/
no files matched glob pattern "../Test/\*.tcp"
Vivado% source -notrace run_test.tcl
Vivado% run_vivado_import_test ../Test
no files matched glob pattern "../Test*.tcp"
Vivado% run_vivado_import_test ../Test/

Running Import Tests
--------------------
Processing ../Test/tx.tcp...
Design importation complete. (1.740425 seconds)
Vivado% source -notrace run_test.tcl
Vivado% run_vivado_import_test ../Test
..
no files matched glob pattern "../Test*.tcp"
Vivado% run_vivado_import_test ../Test/
..

Running Import Tests
--------------------
Processing ../Test/tx.tcp...
Design importation complete. (1.7553210000000001 seconds)
Vivado% source -notrace run_test.tcl
Vivado% run_vivado_import_test ../Test
..\Test
no files matched glob pattern "../Test*.tcp"
Vivado% source -notrace run_test.tcl
Vivado% run_vivado_import_test ../Test
..\Test\
no files matched glob pattern "..\Test\*.tcp"
Vivado% run_vivado_import_test ../Test/
..\Test\
no files matched glob pattern "..\Test\*.tcp"
Vivado% source -notrace run_test.tcl
Vivado% run_vivado_import_test ../Test
..\Test\
wrong # args: should be "glob ?switches? name ?name ...?"
Vivado% source -notrace run_test.tcl
Vivado% run_vivado_import_test ../Test
..\Test\

Running Import Tests
--------------------
Processing ..\Test\/tx.tcp...
Design importation complete. (1.7407329999999999 seconds)
Vivado% source -notrace run_test.tcl
Vivado% run_vivado_import_test ../Test
../Test

Running Import Tests
--------------------
Processing ../Test/tx.tcp...
Design importation complete. (1.728402 seconds)
Vivado% run_vivado_import_test ../Test/
../Test/

Running Import Tests
--------------------
Processing ../Test/tx.tcp...
Design importation complete. (1.7814180000000002 seconds)
Vivado% ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution.
Vivado% tincr::read_tcp hilbert.tcp
Parsing device information file...
Device information obtained.
Reading netlist...
Netlist added successfully. (0.004765 seconds)
Linking the design...
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Parsing EDIF File [./hilbert.tcp/netlist.edf]
Finished Parsing EDIF File [./hilbert.tcp/netlist.edf]
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Design linked successfully. (1.632381 seconds)
Reading design constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/constraints.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/constraints.xdc]
Design constraints added successfully. (0.088255 seconds)
Reading placement constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/placement.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/placement.xdc]
Placement constraints added successfully... (0.828093 seconds)
Reading routing constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/routing.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/routing.xdc]
Routing constraints added successfully. (0.568488 seconds)
Unlocking the design...
Unlocking Routing...
Unlocking Placement...
Design unlocked.
Design importation complete. (3.1219819999999996 seconds)
0.004765 1.632381 0.088255 0.828093 0.568488 3.1219819999999996
Vivado% start_gui
        lock_design -level Routing
Locking other logic
Locking Netlist...
Locking Placement...
Locking Routing...
route_design -fin
Command: route_design -fin
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in -88 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Starting Interactive Router Task

Phase 1 Build RT Design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Phase 1 Build RT Design | Checksum: 94271eef

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1957.992 ; gain = 131.848
INFO: [Route 35-73] Router was interrupted by the user.
Ending Interactive Router Task | Checksum: 94271eef

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1957.992 ; gain = 131.848
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design failed
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1957.992 ; gain = 131.848
INFO: [Common 17-344] 'route_design' was cancelled
route_design -finalize
Command: route_design -finalize
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in -88 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Starting Interactive Router Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 31e311e9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2143.504 ; gain = 130.441

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: b14b814e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.504 ; gain = 130.441
Phase 2 Router Initialization | Checksum: b14b814e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.504 ; gain = 130.441

Phase 3 Route finalize
Phase 3 Route finalize | Checksum: b14b814e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.504 ; gain = 130.441
Ending Interactive Router Task | Checksum: b14b814e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2143.504 ; gain = 130.441
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2143.504 ; gain = 130.441
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in -88 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus filter_in[15:0] are not locked:  filter_in[7] filter_in[6] filter_in[5] filter_in[4] filter_in[3] filter_in[2] filter_in[1] filter_in[0]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8b88ed2c ConstDB: 0 ShapeSum: 89e31c3 RouteDB: 2da3eb9f

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 56851d30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2143.504 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: b14b814e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 2143.504 ; gain = 0.000
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: b14b814e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.370 . Memory (MB): peak = 2143.504 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cb4a1886

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.521 . Memory (MB): peak = 2143.504 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 81526775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 2143.504 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 81526775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.532 . Memory (MB): peak = 2143.504 ; gain = 0.000

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 81526775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.533 . Memory (MB): peak = 2143.504 ; gain = 0.000

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 81526775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.534 . Memory (MB): peak = 2143.504 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000391696 %
  Global Horizontal Routing Utilization  = 0.000852515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
Phase 7 Route finalize | Checksum: 81526775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.577 . Memory (MB): peak = 2143.504 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 81526775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.581 . Memory (MB): peak = 2143.504 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a578bc8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 2143.504 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.662 . Memory (MB): peak = 2143.504 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
stop_gui
Vivado% close_design
Vivado% tincr::read_tcp hilbert.tcp
Parsing device information file...
Device information obtained.
Reading netlist...
Netlist added successfully. (0.004832 seconds)
Linking the design...
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Parsing EDIF File [./hilbert.tcp/netlist.edf]
Finished Parsing EDIF File [./hilbert.tcp/netlist.edf]
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Design linked successfully. (1.641595 seconds)
Reading design constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/constraints.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/constraints.xdc]
Design constraints added successfully. (0.085924 seconds)
Reading placement constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/placement.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/placement.xdc]
Placement constraints added successfully... (0.793214 seconds)
Reading routing constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/routing.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/routing.xdc]
Routing constraints added successfully. (0.554783 seconds)
Unlocking the design...
Unlocking Routing...
Unlocking Placement...
Design unlocked.
Design importation complete. (3.080348 seconds)
0.004832 1.641595 0.085924 0.793214 0.554783 3.080348
Vivado% start_gui
select [get_sites SLICE_X1Y57]
INFO: [Coretcl 2-12] 'SLICE_X1Y57' selected.
route_design -preserve -finalize
Command: route_design -preserve -finalize
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in -88 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
route_design failed
ERROR: [Common 17-69] Command failed: "-finalize" cannot be used with other options.
route_design -finalize
Command: route_design -finalize
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in -88 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Starting Interactive Router Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 31e311e9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2207.770 ; gain = 57.219

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 123448f8c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2207.770 ; gain = 57.219
Phase 2 Router Initialization | Checksum: 123448f8c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2207.770 ; gain = 57.219

Phase 3 Route finalize
Phase 3 Route finalize | Checksum: 123448f8c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2207.770 ; gain = 57.219
Ending Interactive Router Task | Checksum: 123448f8c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2207.770 ; gain = 57.219
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2207.770 ; gain = 57.219
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in -88 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8b88ed2c ConstDB: 0 ShapeSum: 89e31c3 RouteDB: 2a84d9a5

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 56851d30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 123448f8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2207.770 ; gain = 0.000
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1616030fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ff1a05a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.388 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: bef164ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.392 . Memory (MB): peak = 2207.770 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: bef164ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.393 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: bef164ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.394 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: bef164ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0288985 %
  Global Horizontal Routing Utilization  = 0.0308326 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 25%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.
Phase 7 Route finalize | Checksum: bef164ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.439 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bef164ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.442 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e0528fbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.467 . Memory (MB): peak = 2207.770 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 2207.770 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
stop_gui
Vivado% close_design
Vivado% tincr::read_tcp hilbert.tcp
Parsing device information file...
Device information obtained.
Reading netlist...
Netlist added successfully. (0.00473 seconds)
Linking the design...
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Parsing EDIF File [./hilbert.tcp/netlist.edf]
Finished Parsing EDIF File [./hilbert.tcp/netlist.edf]
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Design linked successfully. (1.602105 seconds)
Reading design constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/constraints.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/constraints.xdc]
Design constraints added successfully. (0.025294 seconds)
Reading placement constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/placement.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/placement.xdc]
Placement constraints added successfully... (0.716439 seconds)
Reading routing constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/routing.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/routing.xdc]
Routing constraints added successfully. (0.506679 seconds)
Unlocking the design...
Unlocking Routing...
Unlocking Placement...
Design unlocked.
Design importation complete. (2.855247 seconds)
0.00473 1.602105 0.025294 0.716439 0.506679 2.855247
Vivado% start_gui
select [get_sites SLICE_X1Y57]
INFO: [Coretcl 2-12] 'SLICE_X1Y57' selected.
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in -88 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8b88ed2c ConstDB: 0 ShapeSum: 89e31c3 RouteDB: 2a84d9a5

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 31e311e9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 123448f8c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1616030fc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ff1a05a7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: bef164ad

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: bef164ad

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: bef164ad

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: bef164ad

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0288985 %
  Global Horizontal Routing Utilization  = 0.0308326 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 25%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.
Phase 7 Route finalize | Checksum: bef164ad

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bef164ad

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e0528fbc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 2207.770 ; gain = 0.000
report_property -all [get_selected]
Property           Type    Read-only  Value
CLASS              string  true       bel
CONFIG.EQN.VALUES  string  true       
IS_RESERVED        bool    true       0
IS_TEST            bool    true       0
IS_USED            bool    true       0
NAME               string  true       SLICE_X1Y57/B6LUT
NUM_BIDIR          int     true       0
NUM_CONFIGS        int     true       1
NUM_INPUTS         int     true       6
NUM_OUTPUTS        int     true       1
NUM_PINS           int     true       7
PROHIBIT           bool    false      0
TYPE               string  true       LUT6
stop_gui
Vivado% close_design
Vivado% tincr::read_tcp hilbert.tcp
Parsing device information file...
Device information obtained.
Reading netlist...
Netlist added successfully. (0.003565 seconds)
Linking the design...
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Parsing EDIF File [./hilbert.tcp/netlist.edf]
Finished Parsing EDIF File [./hilbert.tcp/netlist.edf]
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Design linked successfully. (1.723548 seconds)
Reading design constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/constraints.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/constraints.xdc]
Design constraints added successfully. (0.088228 seconds)
Reading placement constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/placement.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/placement.xdc]
Placement constraints added successfully... (0.782154 seconds)
Reading routing constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/routing.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/routing.xdc]
Routing constraints added successfully. (0.572768 seconds)
Unlocking the design...
Unlocking Routing...
Unlocking Placement...
Design unlocked.
Design importation complete. (3.1702630000000003 seconds)
0.003565 1.723548 0.088228 0.782154 0.572768 3.1702630000000003
Vivado% start_gui
route_design -re_entrant -finalize
Command: route_design -re_entrant -finalize
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in -88 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
route_design failed
ERROR: [Common 17-69] Command failed: Bad value for option "-re_entrant". Use either "on" or "off".
route_design -re_entrant on -finalize
Command: route_design -re_entrant on -finalize
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in -88 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Vivado_Tcl 4-258] The -re_entrant option is obsolete. Running route_design with default options.

Starting Interactive Router Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 31e311e9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 123448f8c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 123448f8c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 3 Route finalize
Phase 3 Route finalize | Checksum: 123448f8c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000
Ending Interactive Router Task | Checksum: 123448f8c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 2207.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2207.770 ; gain = 0.000
lock_design -level Routing
Locking other logic
Locking Netlist...
Locking Placement...
Locking Routing...
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in -88 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus filter_in[15:0] are not locked:  filter_in[7] filter_in[6] filter_in[5] filter_in[4] filter_in[3] filter_in[2] filter_in[1] filter_in[0]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8b88ed2c ConstDB: 0 ShapeSum: 89e31c3 RouteDB: 2da3eb9f

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 56851d30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: b14b814e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2207.770 ; gain = 0.000
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: b14b814e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cb4a1886

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.388 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 81526775

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.399 . Memory (MB): peak = 2207.770 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 81526775

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.399 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 81526775

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 81526775

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000391696 %
  Global Horizontal Routing Utilization  = 0.000852515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
Phase 7 Route finalize | Checksum: 81526775

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.446 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 81526775

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a578bc8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.480 . Memory (MB): peak = 2207.770 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.482 . Memory (MB): peak = 2207.770 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
stop_gui
Vivado% close_design
Vivado% tincr::read_tcp hilbert.tcp
Parsing device information file...
Device information obtained.
Reading netlist...
Netlist added successfully. (0.004668 seconds)
Linking the design...
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Parsing EDIF File [./hilbert.tcp/netlist.edf]
Finished Parsing EDIF File [./hilbert.tcp/netlist.edf]
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Design linked successfully. (1.630635 seconds)
Reading design constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/constraints.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/constraints.xdc]
Design constraints added successfully. (0.112443 seconds)
Reading placement constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/placement.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/placement.xdc]
Placement constraints added successfully... (0.758206 seconds)
Reading routing constraints...
Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/routing.xdc]
Finished Parsing XDC File [C:/Users/ecestudent/Documents/Research/Tincr/Import/Benchmarks/hilbert.tcp/routing.xdc]
Routing constraints added successfully. (0.520036 seconds)
Unlocking the design...
Unlocking Routing...
Unlocking Placement...
Design unlocked.
Design importation complete. (3.0259880000000003 seconds)
0.004668 1.630635 0.112443 0.758206 0.520036 3.0259880000000003
Vivado% start_gui
get_sites_pips -of [get_selected]
invalid command name "get_sites_pips"
get_site_pips -of [get_selected]
SLICE_X1Y57/D6LUT:A1 SLICE_X1Y57/D6LUT:A2 SLICE_X1Y57/D6LUT:A3 SLICE_X1Y57/D6LUT:A4 SLICE_X1Y57/D6LUT:A5 SLICE_X1Y57/D6LUT:A6 SLICE_X1Y57/D5LUT:A1 SLICE_X1Y57/D5LUT:A2 SLICE_X1Y57/D5LUT:A3 SLICE_X1Y57/D5LUT:A4 SLICE_X1Y57/D5LUT:A5 SLICE_X1Y57/C6LUT:A1 SLICE_X1Y57/C6LUT:A2 SLICE_X1Y57/C6LUT:A3 SLICE_X1Y57/C6LUT:A4 SLICE_X1Y57/C6LUT:A5 SLICE_X1Y57/C6LUT:A6 SLICE_X1Y57/C5LUT:A1 SLICE_X1Y57/C5LUT:A2 SLICE_X1Y57/C5LUT:A3 SLICE_X1Y57/C5LUT:A4 SLICE_X1Y57/C5LUT:A5 SLICE_X1Y57/B6LUT:A1 SLICE_X1Y57/B6LUT:A2 SLICE_X1Y57/B6LUT:A3 SLICE_X1Y57/B6LUT:A4 SLICE_X1Y57/B6LUT:A5 SLICE_X1Y57/B6LUT:A6 SLICE_X1Y57/B5LUT:A1 SLICE_X1Y57/B5LUT:A2 SLICE_X1Y57/B5LUT:A3 SLICE_X1Y57/B5LUT:A4 SLICE_X1Y57/B5LUT:A5 SLICE_X1Y57/A6LUT:A1 SLICE_X1Y57/A6LUT:A2 SLICE_X1Y57/A6LUT:A3 SLICE_X1Y57/A6LUT:A4 SLICE_X1Y57/A6LUT:A5 SLICE_X1Y57/A6LUT:A6 SLICE_X1Y57/A5LUT:A1 SLICE_X1Y57/A5LUT:A2 SLICE_X1Y57/A5LUT:A3 SLICE_X1Y57/A5LUT:A4 SLICE_X1Y57/A5LUT:A5 SLICE_X1Y57/PRECYINIT:0 SLICE_X1Y57/PRECYINIT:CIN SLICE_X1Y57/PRECYINIT:1 SLICE_X1Y57/PRECYINIT:AX SLICE_X1Y57/DUSED:0 SLICE_X1Y57/CUSED:0 SLICE_X1Y57/BUSED:0 SLICE_X1Y57/AUSED:0 SLICE_X1Y57/SRUSEDMUX:0 SLICE_X1Y57/SRUSEDMUX:IN SLICE_X1Y57/B5FFMUX:IN_A SLICE_X1Y57/B5FFMUX:IN_B SLICE_X1Y57/A5FFMUX:IN_A SLICE_X1Y57/A5FFMUX:IN_B SLICE_X1Y57/D5FFMUX:IN_A SLICE_X1Y57/D5FFMUX:IN_B SLICE_X1Y57/C5FFMUX:IN_A SLICE_X1Y57/C5FFMUX:IN_B SLICE_X1Y57/CEUSEDMUX:1 SLICE_X1Y57/CEUSEDMUX:IN SLICE_X1Y57/COUTUSED:CARRY4_0 SLICE_X1Y57/COUTUSED:0 SLICE_X1Y57/CLKINV:CLK SLICE_X1Y57/CLKINV:CLK_B SLICE_X1Y57/DCY0:DX SLICE_X1Y57/DCY0:O5 SLICE_X1Y57/CCY0:CX SLICE_X1Y57/CCY0:O5 SLICE_X1Y57/BCY0:BX SLICE_X1Y57/BCY0:O5 SLICE_X1Y57/ACY0:AX SLICE_X1Y57/ACY0:O5 SLICE_X1Y57/DOUTMUX:CY SLICE_X1Y57/DOUTMUX:CARRY4_MUX SLICE_X1Y57/DOUTMUX:CARRY4_XOR SLICE_X1Y57/DOUTMUX:D5Q SLICE_X1Y57/DOUTMUX:O5 SLICE_X1Y57/DOUTMUX:O6 SLICE_X1Y57/DOUTMUX:XOR SLICE_X1Y57/DFFMUX:CY SLICE_X1Y57/DFFMUX:CARRY4_MUX SLICE_X1Y57/DFFMUX:CARRY4_XOR SLICE_X1Y57/DFFMUX:DX SLICE_X1Y57/DFFMUX:O5 SLICE_X1Y57/DFFMUX:O6 SLICE_X1Y57/DFFMUX:XOR SLICE_X1Y57/COUTMUX:C5Q SLICE_X1Y57/COUTMUX:CARRY4_MUX SLICE_X1Y57/COUTMUX:CARRY4_XOR SLICE_X1Y57/COUTMUX:CY SLICE_X1Y57/COUTMUX:F7 SLICE_X1Y57/COUTMUX:O5 SLICE_X1Y57/COUTMUX:O6 SLICE_X1Y57/COUTMUX:XOR SLICE_X1Y57/CFFMUX:CX SLICE_X1Y57/CFFMUX:CARRY4_MUX SLICE_X1Y57/CFFMUX:CARRY4_XOR SLICE_X1Y57/CFFMUX:CY SLICE_X1Y57/CFFMUX:F7 SLICE_X1Y57/CFFMUX:O5 SLICE_X1Y57/CFFMUX:O6 SLICE_X1Y57/CFFMUX:XOR SLICE_X1Y57/BOUTMUX:B5Q SLICE_X1Y57/BOUTMUX:CARRY4_MUX SLICE_X1Y57/BOUTMUX:CARRY4_XOR SLICE_X1Y57/BOUTMUX:CY SLICE_X1Y57/BOUTMUX:F8 SLICE_X1Y57/BOUTMUX:O5 SLICE_X1Y57/BOUTMUX:O6 SLICE_X1Y57/BOUTMUX:XOR SLICE_X1Y57/BFFMUX:BX SLICE_X1Y57/BFFMUX:CARRY4_MUX SLICE_X1Y57/BFFMUX:CARRY4_XOR SLICE_X1Y57/BFFMUX:CY SLICE_X1Y57/BFFMUX:F8 SLICE_X1Y57/BFFMUX:O5 SLICE_X1Y57/BFFMUX:O6 SLICE_X1Y57/BFFMUX:XOR SLICE_X1Y57/AOUTMUX:A5Q SLICE_X1Y57/AOUTMUX:CARRY4_MUX SLICE_X1Y57/AOUTMUX:CARRY4_XOR SLICE_X1Y57/AOUTMUX:CY SLICE_X1Y57/AOUTMUX:F7 SLICE_X1Y57/AOUTMUX:O5 SLICE_X1Y57/AOUTMUX:O6 SLICE_X1Y57/AOUTMUX:XOR SLICE_X1Y57/AFFMUX:AX SLICE_X1Y57/AFFMUX:CARRY4_MUX SLICE_X1Y57/AFFMUX:CARRY4_XOR SLICE_X1Y57/AFFMUX:CY SLICE_X1Y57/AFFMUX:F7 SLICE_X1Y57/AFFMUX:O5 SLICE_X1Y57/AFFMUX:O6 SLICE_X1Y57/AFFMUX:XOR
get_property SITE_PIPS [get_selected]
SRUSEDMUX:IN A5FFMUX:IN_B CEUSEDMUX:IN CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:O5 CFFMUX:O5 BFFMUX:O5 AOUTMUX:A5Q AFFMUX:XOR 
set_property SITE_PIPS {SLICE_X1Y57/B5LUT:A3 SLICE_X1Y57/C5LUT:A1 SRUSEDMUX:IN A5FFMUX:IN_B CEUSEDMUX:IN CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:O5 CFFMUX:O5 BFFMUX:O5 AOUTMUX:A5Q AFFMUX:XOR} [get_selected]
lock_design -level Routing
Locking other logic
Locking Netlist...
Locking Placement...
Locking Routing...
route_design -finalize
Command: route_design -finalize
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in -88 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Starting Interactive Router Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 31e311e9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2207.770 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: b14b814e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2211.074 ; gain = 3.305
Phase 2 Router Initialization | Checksum: b14b814e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2211.074 ; gain = 3.305

Phase 3 Route finalize
Phase 3 Route finalize | Checksum: b14b814e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2211.074 ; gain = 3.305
Ending Interactive Router Task | Checksum: b14b814e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2211.074 ; gain = 3.305
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2211.074 ; gain = 3.305
stop_gui
Vivado% close_design
Vivado% source -notrace run_test.tcl
Vivado% run_vivado_import_test ../Test
\../Test

Running Import Tests
--------------------
Processing ../Test/tx.tcp...
Design importation complete. (1.7670459999999997 seconds)
Vivado% source -notrace run_test.tcl
Vivado% run_vivado_import_test ../Test
../Test\

Running Import Tests
--------------------
Processing ../Test/tx.tcp...
Design importation complete. (1.73567 seconds)
Vivado% close_design
ERROR: [Vivado 12-398] No designs are open

Vivado% ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution.
Vivado% cd ..
Vivado% ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution.
Vivado% cd Test
Vivado% ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution.
Vivado% ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution.
Vivado% cd ..
Vivado% cd VivadoCheckpoints
couldn't change working directory to "VivadoCheckpoints": no such file or directory
Vivado% cd Vivado_Checkpoints
Vivado% ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution.
Vivado% source -notrace run_export_tests.tcl
Vivado% run_vivado_export_test ../Test ../Test/my_test

Running Export Tests
--------------------
Processing tx.dcp...
Done!
Vivado% run_vivado_export_test ../Test ../Test/my_test

Running Export Tests
--------------------
Processing tx.dcp...
Done!
Vivado% exit
INFO: [Common 17-206] Exiting Vivado at Mon May 02 15:50:05 2016...
