/* SPDX-License-Identifier: GPL-2.0+
 *
 * Laguna FPGA Platform device tree
 *
 * Copyright (C) 2024 Charleye <wangkart@aliyun.com>
 */

/dts-v1/;
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/mfd/laguna-syscon.h>
#include <dt-bindings/mfd/laguna-cru.h>
#include <dt-bindings/reset/laguna-reset.h>

#include "laguna-global-ctrl.dtsi"
#include "laguna-fpga-clocks.dtsi"
#include "laguna-cru.dtsi"
/ {
	model = "Laguna FPGA Platform";
	compatible = "axera,laguna-fpga";
	#address-cells = <2>;
	#size-cells = <2>;
	interrupt-parent = <&gic>;

	chosen {
		stdout-path = "serial1";
	};

	memory {
		reg = <0x1 0x00000000 0x2 0x00000000>;
		device_type = "memory";
	};

	aliases {
		serial0 = &serial0;
		serial1 = &serial1;
		serial2 = &serial2;
		serial3 = &serial3;
		serial4 = &serial4;
		serial5 = &serial5;
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	gic: interrupt-controller@08000000 {
		compatible = "arm,gic-400";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		interrupt-controller;
		reg = <0x0 0x08001000 0x0 0x1000>,
			  <0x0 0x08002000 0x0 0x2000>;
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		u-boot,dm-pre-reloc;
		u-boot,dm-spl;
		ranges;

		serial0: uart@00602000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x00602000 0x0 0x1000>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clock-frequency = <10000000>;
			resets = <&safety_sysrst0 14>,
					 <&safety_sysrst0 15>;
			reset-names = "prst", "rst";
			syscons = <&safety_uart_xfer_sel 0 UART_XFER_RS232_2LINE>;
			syscon-names = "xfersel";
			u-boot,dm-pre-reloc;
			u-boot,dm-spl;
		};

		serial1: uart@0E403000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x0E403000 0x0 0x1000>;
			reg-shift = <2>;
			reg-io-width = <4>;
			interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <10000000>;
			resets = <&periph_sysrst0 PERIPH_UART1_SW_PRST>,
					 <&periph_sysrst0 PERIPH_UART2_SW_PRST>;
			reset-names = "prst", "rst";
			syscons = <&uart_xfer_sel 0 UART_XFER_RS232_2LINE>;
			syscon-names = "xfersel";
			clocks = <&clk_periph_uart1>, <&pclk_periph_uart1>;
			clock-names = "clk_periph_uart1", "pclk_periph_uart1";
			u-boot,dm-pre-reloc;
			u-boot,dm-spl;
			status = "okay";
		};

		serial2: uart@0E404000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x0E404000 0x0 0x1000>;
			reg-shift = <2>;
			reg-io-width = <4>;
			interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <10000000>;
			resets = <&periph_sysrst0 PERIPH_UART2_SW_PRST>,
					 <&periph_sysrst0 PERIPH_UART2_SW_PRST>;
			reset-names = "prst", "rst";
			syscons = <&uart_xfer_sel 2 UART_XFER_RS232_2LINE>;
			syscon-names = "xfersel";
			clocks = <&clk_periph_uart2>, <&pclk_periph_uart2>;
			clock-names = "clk_periph_uart2", "pclk_periph_uart2";
			status = "okay";
		};

		serial3: uart@0E405000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x0E405000 0x0 0x1000>;
			reg-shift = <2>;
			reg-io-width = <4>;
			interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <10000000>;
			resets = <&periph_sysrst0 PERIPH_UART3_SW_PRST>,
					 <&periph_sysrst0 PERIPH_UART3_SW_PRST>;
			reset-names = "prst", "rst";
			syscons = <&uart_xfer_sel 4 UART_XFER_RS232_2LINE>;
			syscon-names = "xfersel";
			clocks = <&clk_periph_uart3>, <&pclk_periph_uart3>;
			clock-names = "clk_periph_uart3", "pclk_periph_uart3";
			status = "okay";
		};

		serial4: uart@0E410000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x0E410000 0x0 0x1000>;
			reg-shift = <2>;
			reg-io-width = <4>;
			interrupts = <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <10000000>;
			resets = <&periph_sysrst0 PERIPH_UART4_SW_PRST>,
					 <&periph_sysrst0 PERIPH_UART4_SW_PRST>;
			reset-names = "prst", "rst";
			syscons = <&uart_xfer_sel 6 UART_XFER_RS232_2LINE>;
			syscon-names = "xfersel";
			clocks = <&clk_periph_uart4>, <&pclk_periph_uart4>;
			clock-names = "clk_periph_uart4", "pclk_periph_uart4";
			status = "okay";
		};

		serial5: uart@0E411000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0x0E411000 0x0 0x1000>;
			reg-shift = <2>;
			reg-io-width = <4>;
			interrupts = <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <10000000>;
			resets = <&periph_sysrst0 PERIPH_UART5_SW_PRST>,
					 <&periph_sysrst0 PERIPH_UART5_SW_PRST>;
			reset-names = "prst", "rst";
			syscons = <&uart_xfer_sel 8 UART_XFER_RS232_2LINE>;
			syscon-names = "xfersel";
			clocks = <&clk_periph_uart5>, <&pclk_periph_uart5>;
			clock-names = "clk_periph_uart5", "pclk_periph_uart5";
			status = "okay";
		};

		eth0: ethernet@0E014000{
			compatible = "axera,lua-dwmac-eqos";
			reg = <0x0 0xE014000 0x0 0x4000>;
			clock-frequency = <10000000>;
			max-speed = <100>;
			phy-handle = <&phy0>;
			phy-mode = "gmii";
			resets = <&periph_sysrst1 MAIN_EMAC_SW_ARST>;
			reset-names = "arst";
			clocks = <&aclk_main_emac>, <&clk_periph_emac_ptp>,
					 <&clk_main_ephy_ref>, <&clk_main_rmii_phy>,
					 <&clk_main_rgmii_tx>;
			clock-names = "aclk_eqos", "ptp_ref",
						  "ephy_ref", "rmii_phy",
						  "rgmii_tx";
			axera,syscon-eth0 = <&periph_glb LAGUNA_SYSCON_PERIPH_EMAC>;
			axera,syscon-pps = <&periph_glb LAGUNA_SYSCON_PERIPH_EMAC1>;

			// axera,syscon-eth0 = <&periph_glb 0x24>,
			// 					<&periph_glb 0x68>;

			mdio {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				phy0: phy@0 {
					compatible = "Marvell 88E1111S";
					device_type = "ethernet-phy";
					reg = <0x0>;
				};
			};
		};
	};
};