OpenROAD c1c315118e68926dfff368f85e13bf50adaa920f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_48/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/current/runs/RUN__2022_06_04__22_38_48/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_48/tmp/placement/7-global.def
[INFO ODB-0128] Design: xor_gate
[INFO ODB-0130]     Created 5 pins.
[INFO ODB-0131]     Created 85 components and 255 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 252 connections.
[INFO ODB-0133]     Created 3 nets and 3 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_48/tmp/placement/7-global.def
###############################################################################
# Created by write_sdc
# Sat Jun  4 19:38:51 2022
###############################################################################
current_design xor_gate
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name __VIRTUAL_CLK__ -period 10.0000 
set_clock_uncertainty 0.2500 __VIRTUAL_CLK__
set_input_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {in1}]
set_input_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {in2}]
set_output_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {out}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in1}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in2}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 2 input buffers.
[INFO RSZ-0028] Inserted 1 output buffers.
[INFO RSZ-0058] Using max wire length 3048um.
[INFO RSZ-0039] Resized 2 instances.
Placement Analysis
---------------------------------
total displacement          7.9 u
average displacement        0.1 u
max displacement            4.0 u
original HPWL             144.1 u
legalized HPWL            141.5 u
delta HPWL                   -2 %

[INFO DPL-0020] Mirrored 1 instances
[INFO DPL-0021] HPWL before             141.5 u
[INFO DPL-0022] HPWL after              139.7 u
[INFO DPL-0023] HPWL delta               -1.3 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: in1 (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ in1 (in)
     1    0.00                           in1 (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.10    2.11 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.09    0.00    2.11 ^ _0_/B (sky130_fd_sc_hd__xor2_1)
                  0.04    0.07    2.19 v _0_/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           net3 (net)
                  0.04    0.00    2.19 v output3/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    2.36 v output3/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out (net)
                  0.09    0.00    2.36 v out (out)
                                  2.36   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                  4.11   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: in1 (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ in1 (in)
     1    0.00                           in1 (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.11    2.13 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.09    0.00    2.13 ^ _0_/B (sky130_fd_sc_hd__xor2_1)
                  0.15    0.18    2.31 ^ _0_/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           net3 (net)
                  0.15    0.00    2.31 ^ output3/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.24    2.55 ^ output3/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out (net)
                  0.17    0.00    2.55 ^ out (out)
                                  2.55   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                  5.20   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: in1 (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ in1 (in)
     1    0.00                           in1 (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.11    2.13 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.09    0.00    2.13 ^ _0_/B (sky130_fd_sc_hd__xor2_1)
                  0.15    0.18    2.31 ^ _0_/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           net3 (net)
                  0.15    0.00    2.31 ^ output3/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.24    2.55 ^ output3/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out (net)
                  0.17    0.00    2.55 ^ out (out)
                                  2.55   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                  5.20   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 5.20

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 4.11
worst_slack_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          4.95e-07   1.16e-06   1.40e-10   1.66e-06 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.95e-07   1.16e-06   1.40e-10   1.66e-06 100.0%
                          29.8%      70.1%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 226 u^2 7% utilization.
area_report_end
