m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.0
vSEG7_SIM
Z0 !s110 1701176360
!i10b 1
!s100 ^[ZgiT?oSaFWG68F632NH2
I5[MccJ8nj?2alGV=iajEC2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/OkuhiraShunri/factori/Factorization/7SEG_SIM
w1701176350
8C:/Users/OkuhiraShunri/factori/Factorization/7SEG_SIM/SEG7_SIM.v
FC:/Users/OkuhiraShunri/factori/Factorization/7SEG_SIM/SEG7_SIM.v
L0 3
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1701176360.000000
!s107 C:/Users/OkuhiraShunri/factori/Factorization/7SEG_SIM/SEG7_SIM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/OkuhiraShunri/factori/Factorization/7SEG_SIM/SEG7_SIM.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@s@e@g7_@s@i@m
vSEG7DEC_1
R0
!i10b 1
!s100 KIcNmVZh?hMBJj:aPFM3;3
Ib3FMQQ<DgGaeU8=mE`[N`0
R1
R2
w1701175065
8C:/Users/OkuhiraShunri/factori/Factorization/7SEG_SIM/SEG7DEC_1.v
FC:/Users/OkuhiraShunri/factori/Factorization/7SEG_SIM/SEG7DEC_1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/OkuhiraShunri/factori/Factorization/7SEG_SIM/SEG7DEC_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/OkuhiraShunri/factori/Factorization/7SEG_SIM/SEG7DEC_1.v|
!i113 1
R5
R6
n@s@e@g7@d@e@c_1
