##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for JOYSTICK_ADC_XY_IntClock
		4.3::Critical Path Report for PWM_Clock
		4.4::Critical Path Report for TFT_SPI_IntClock
		4.5::Critical Path Report for UART_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. JOYSTICK_ADC_XY_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
		5.4::Critical Path Report for (TFT_SPI_IntClock:R vs. TFT_SPI_IntClock:R)
		5.5::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.6::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. JOYSTICK_ADC_XY_IntClock:R)
		5.8::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CLK_LED                           | N/A                   | Target: 0.01 MHz   | 
Clock: CLK_LED(fixed-function)           | N/A                   | Target: 0.01 MHz   | 
Clock: CyBUS_CLK                         | Frequency: 74.78 MHz  | Target: 72.00 MHz  | 
Clock: CyILO                             | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                             | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                      | N/A                   | Target: 72.00 MHz  | 
Clock: CyPLL_OUT                         | N/A                   | Target: 72.00 MHz  | 
Clock: JOYSTICK_ADC_XY_IntClock          | Frequency: 22.11 MHz  | Target: 1.60 MHz   | 
Clock: JOYSTICK_ADC_XY_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: PWM_Clock                         | Frequency: 62.24 MHz  | Target: 8.00 MHz   | 
Clock: TFT_SPI_IntClock                  | Frequency: 65.13 MHz  | Target: 72.00 MHz  | 
Clock: UART_LOG_IntClock                 | Frequency: 42.95 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                 CyBUS_CLK                 13888.9          6442        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 JOYSTICK_ADC_XY_IntClock  13888.9          6553        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 UART_LOG_IntClock         13888.9          516         N/A              N/A         N/A              N/A         N/A              N/A         
JOYSTICK_ADC_XY_IntClock  CyBUS_CLK                 13888.9          5654        N/A              N/A         N/A              N/A         N/A              N/A         
JOYSTICK_ADC_XY_IntClock  JOYSTICK_ADC_XY_IntClock  625000           579781      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock                 PWM_Clock                 125000           108934      N/A              N/A         N/A              N/A         N/A              N/A         
TFT_SPI_IntClock          TFT_SPI_IntClock          13888.9          -1465       N/A              N/A         N/A              N/A         N/A              N/A         
UART_LOG_IntClock         UART_LOG_IntClock         2.16667e+006     2143381     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase           
---------------  ------------  -------------------------  
DEBUG_TX(0)_PAD  34152         UART_LOG_IntClock:R        
RGB_B(0)_PAD     24789         PWM_Clock:R                
RGB_G(0)_PAD     23678         PWM_Clock:R                
RGB_R(0)_PAD     25107         PWM_Clock:R                
SEVEN_A(0)_PAD   23748         CyBUS_CLK:R                
SEVEN_B(0)_PAD   24240         CyBUS_CLK:R                
SEVEN_C(0)_PAD   24512         CyBUS_CLK:R                
SEVEN_D(0)_PAD   24013         CyBUS_CLK:R                
SEVEN_DP(0)_PAD  23775         CyBUS_CLK:R                
SEVEN_E(0)_PAD   23322         CyBUS_CLK:R                
SEVEN_F(0)_PAD   24483         CyBUS_CLK:R                
SEVEN_G(0)_PAD   24108         CyBUS_CLK:R                
TFT_LED(0)_PAD   20363         CLK_LED(fixed-function):R  
TFT_SCL(0)_PAD   24229         TFT_SPI_IntClock:R         
TFT_SDA(0)_PAD   25130         TFT_SPI_IntClock:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 74.78 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 516p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               10419

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9903
-------------------------------------   ---- 
End-of-path arrival time (ps)           9903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                        synccell        1020   1020    516  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell8      3243   4263    516  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell8      3350   7613    516  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290   9903    516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for JOYSTICK_ADC_XY_IntClock
******************************************************
Clock: JOYSTICK_ADC_XY_IntClock
Frequency: 22.11 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 579781p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41709
-------------------------------------   ----- 
End-of-path arrival time (ps)           41709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell54  22408  41709  579781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 62.24 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 108934p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3206   6706  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11836  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11836  108934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for TFT_SPI_IntClock
**********************************************
Clock: TFT_SPI_IntClock
Frequency: 65.13 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFT_SPI:BSPIM:RxStsReg\/clock
Path slack     : -1465p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14854
-------------------------------------   ----- 
End-of-path arrival time (ps)           14854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell10   3580   3580  -1465  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/main_5          macrocell16      5593   9173  -1465  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/q               macrocell16      3350  12523  -1465  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/status_6           statusicell4     2331  14854  -1465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/clock                             statusicell4        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_LOG_IntClock
***********************************************
Clock: UART_LOG_IntClock
Frequency: 42.95 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 2143381p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17925
-------------------------------------   ----- 
End-of-path arrival time (ps)           17925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q     macrocell23   1250   1250  2143381  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_0  macrocell7    6342   7592  2143381  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell7    3350  10942  2143381  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    6983  17925  2143381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/clock                synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out         synccell       1020   1020   6442  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell111   2917   3937   6442  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. JOYSTICK_ADC_XY_IntClock:R)
**************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_2005/main_0
Capture Clock  : Net_2005/clock_0
Path slack     : 6553p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#45 vs. JOYSTICK_ADC_XY_IntClock:R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell111   1250   1250   6553  RISE       1
Net_2005/main_0                               macrocell110   2576   3826   6553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2005/clock_0                                           macrocell110        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 516p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               10419

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9903
-------------------------------------   ---- 
End-of-path arrival time (ps)           9903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                        synccell        1020   1020    516  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell8      3243   4263    516  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell8      3350   7613    516  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290   9903    516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (TFT_SPI_IntClock:R vs. TFT_SPI_IntClock:R)
*************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFT_SPI:BSPIM:RxStsReg\/clock
Path slack     : -1465p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14854
-------------------------------------   ----- 
End-of-path arrival time (ps)           14854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell10   3580   3580  -1465  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/main_5          macrocell16      5593   9173  -1465  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/q               macrocell16      3350  12523  -1465  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/status_6           statusicell4     2331  14854  -1465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/clock                             statusicell4        0      0  RISE       1


5.5::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 108934p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3206   6706  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11836  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11836  108934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. CyBUS_CLK:R)
**************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2005/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5654p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2005/clock_0                                           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2005/q                                         macrocell110   1250   1250   5654  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell111   3475   4725   5654  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1


5.7::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. JOYSTICK_ADC_XY_IntClock:R)
*****************************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 579781p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41709
-------------------------------------   ----- 
End-of-path arrival time (ps)           41709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell54  22408  41709  579781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1


5.8::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
***************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 2143381p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17925
-------------------------------------   ----- 
End-of-path arrival time (ps)           17925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q     macrocell23   1250   1250  2143381  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_0  macrocell7    6342   7592  2143381  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell7    3350  10942  2143381  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    6983  17925  2143381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFT_SPI:BSPIM:RxStsReg\/clock
Path slack     : -1465p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14854
-------------------------------------   ----- 
End-of-path arrival time (ps)           14854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell10   3580   3580  -1465  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/main_5          macrocell16      5593   9173  -1465  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/q               macrocell16      3350  12523  -1465  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/status_6           statusicell4     2331  14854  -1465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/clock                             statusicell4        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 499p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   11039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4   count7cell       1940   1940    499  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_0  macrocell13      2649   4589    499  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell13      3350   7939    499  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell10   2600  10539    499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 516p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               10419

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9903
-------------------------------------   ---- 
End-of-path arrival time (ps)           9903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                        synccell        1020   1020    516  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell8      3243   4263    516  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell8      3350   7613    516  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290   9903    516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_2\/main_8
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 1337p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9042
-------------------------------------   ---- 
End-of-path arrival time (ps)           9042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   1337  RISE       1
\TFT_SPI:BSPIM:state_2\/main_8              macrocell114     5462   9042   1337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_1\/main_8
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 1337p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9042
-------------------------------------   ---- 
End-of-path arrival time (ps)           9042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   1337  RISE       1
\TFT_SPI:BSPIM:state_1\/main_8              macrocell115     5462   9042   1337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_0\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 2416p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   1337  RISE       1
\TFT_SPI:BSPIM:state_0\/main_3              macrocell116     4383   7963   2416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : wTFT_SDA/main_4
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 2724p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7655
-------------------------------------   ---- 
End-of-path arrival time (ps)           7655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                           model name      delay     AT  slack  edge  Fanout
---------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb  datapathcell10   5360   5360   2724  RISE       1
wTFT_SDA/main_4                    macrocell113     2295   7655   2724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \TFT_SPI:BSPIM:TxStsReg\/clock
Path slack     : 2734p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10655
-------------------------------------   ----- 
End-of-path arrival time (ps)           10655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q           macrocell115   1250   1250   2734  RISE       1
\TFT_SPI:BSPIM:tx_status_0\/main_1  macrocell14    3754   5004   2734  RISE       1
\TFT_SPI:BSPIM:tx_status_0\/q       macrocell14    3350   8354   2734  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/status_0   statusicell3   2300  10655   2734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/clock                             statusicell3        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \TFT_SPI:BSPIM:TxStsReg\/clock
Path slack     : 2840p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10549
-------------------------------------   ----- 
End-of-path arrival time (ps)           10549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4   count7cell     1940   1940    499  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_0  macrocell13    2649   4589    499  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell13    3350   7939    499  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/status_3    statusicell3   2610  10549   2840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/clock                             statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2871p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q            macrocell115     1250   1250   2734  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell10   3758   5008   2871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2903p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q            macrocell116     1250   1250   2903  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell10   3726   4976   2903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2904p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q            macrocell114     1250   1250   2767  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell10   3725   4975   2904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:cnt_enable\/q
Path End       : \TFT_SPI:BSPIM:BitCounter\/enable
Capture Clock  : \TFT_SPI:BSPIM:BitCounter\/clock
Path slack     : 3049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    9829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:cnt_enable\/q       macrocell120   1250   1250   3049  RISE       1
\TFT_SPI:BSPIM:BitCounter\/enable  count7cell     5529   6779   3049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3550p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q          macrocell115   1250   1250   2734  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_1  macrocell120   5579   6829   3550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 3743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q          macrocell114   1250   1250   2767  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_0  macrocell120   5386   6636   3743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : Net_2014/main_2
Capture Clock  : Net_2014/clock_0
Path slack     : 3761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell116   1250   1250   2903  RISE       1
Net_2014/main_2            macrocell117   5368   6618   3761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2014/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : wTFT_SCL/main_2
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 3761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell116   1250   1250   2903  RISE       1
wTFT_SCL/main_2            macrocell121   5368   6618   3761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 4481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell115   1250   1250   2734  RISE       1
\TFT_SPI:BSPIM:state_0\/main_1  macrocell116   4648   5898   4481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_1
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 4481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q         macrocell115   1250   1250   2734  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_1  macrocell118   4648   5898   4481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell116   1250   1250   2903  RISE       1
\TFT_SPI:BSPIM:state_2\/main_2  macrocell114   4452   5702   4677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell116   1250   1250   2903  RISE       1
\TFT_SPI:BSPIM:state_1\/main_2  macrocell115   4452   5702   4677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q        macrocell116   1250   1250   2903  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_2  macrocell119   4452   5702   4677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:state_2\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4869p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940    499  RISE       1
\TFT_SPI:BSPIM:state_2\/main_3      macrocell114   3570   5510   4869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:state_1\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4869p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940    499  RISE       1
\TFT_SPI:BSPIM:state_1\/main_3      macrocell115   3570   5510   4869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4869p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940    499  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_3     macrocell119   3570   5510   4869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:state_2\/main_7
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    518  RISE       1
\TFT_SPI:BSPIM:state_2\/main_7      macrocell114   3552   5492   4887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:state_1\/main_7
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    518  RISE       1
\TFT_SPI:BSPIM:state_1\/main_7      macrocell115   3552   5492   4887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_7
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    518  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_7     macrocell119   3552   5492   4887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:state_2\/main_6
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4893p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940    522  RISE       1
\TFT_SPI:BSPIM:state_2\/main_6      macrocell114   3546   5486   4893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:state_1\/main_6
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4893p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940    522  RISE       1
\TFT_SPI:BSPIM:state_1\/main_6      macrocell115   3546   5486   4893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_6
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4893p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940    522  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_6     macrocell119   3546   5486   4893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:state_2\/main_4
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4897p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    528  RISE       1
\TFT_SPI:BSPIM:state_2\/main_4      macrocell114   3542   5482   4897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:state_1\/main_4
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4897p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    528  RISE       1
\TFT_SPI:BSPIM:state_1\/main_4      macrocell115   3542   5482   4897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_4
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 4897p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    528  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_4     macrocell119   3542   5482   4897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 4980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell114   1250   1250   2767  RISE       1
\TFT_SPI:BSPIM:state_0\/main_0  macrocell116   4149   5399   4980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_0
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 4980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q         macrocell114   1250   1250   2767  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_0  macrocell118   4149   5399   4980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 5013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                 synccell      1020   1020    516  RISE       1
\UART_LOG:BUART:pollcount_1\/main_4  macrocell30   4345   5365   5013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 5029p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                synccell      1020   1020    516  RISE       1
\UART_LOG:BUART:rx_state_2\/main_9  macrocell27   4330   5350   5029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_LOG:BUART:rx_last\/clock_0
Path slack     : 5029p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out             synccell      1020   1020    516  RISE       1
\UART_LOG:BUART:rx_last\/main_0  macrocell33   4330   5350   5029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:load_cond\/main_3
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5056p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940    499  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_3    macrocell118   3383   5323   5056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:load_cond\/main_6
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5057p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940    522  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_6    macrocell118   3382   5322   5057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:load_cond\/main_4
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5070p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    528  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_4    macrocell118   3369   5309   5070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:load_cond\/main_7
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    518  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_7    macrocell118   3368   5308   5071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:state_2\/main_5
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 5206p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    832  RISE       1
\TFT_SPI:BSPIM:state_2\/main_5      macrocell114   3233   5173   5206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:state_1\/main_5
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 5206p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    832  RISE       1
\TFT_SPI:BSPIM:state_1\/main_5      macrocell115   3233   5173   5206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_5
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5206p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    832  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_5     macrocell119   3233   5173   5206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:load_cond\/main_5
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5253p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    832  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_5    macrocell118   3186   5126   5253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 5366p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                 synccell      1020   1020    516  RISE       1
\UART_LOG:BUART:rx_state_0\/main_10  macrocell24   3993   5013   5366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : wTFT_SDA/main_2
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5374p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell115   1250   1250   2734  RISE       1
wTFT_SDA/main_2            macrocell113   3754   5004   5374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : Net_2014/main_1
Capture Clock  : Net_2014/clock_0
Path slack     : 5404p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell115   1250   1250   2734  RISE       1
Net_2014/main_1            macrocell117   3725   4975   5404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2014/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : wTFT_SCL/main_1
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 5404p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell115   1250   1250   2734  RISE       1
wTFT_SCL/main_1            macrocell121   3725   4975   5404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : wTFT_SDA/main_1
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5407p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell114   1250   1250   2767  RISE       1
wTFT_SDA/main_1            macrocell113   3722   4972   5407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 5424p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q          macrocell116   1250   1250   2903  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_2  macrocell120   3705   4955   5424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2005/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5654p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2005/clock_0                                           macrocell110        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2005/q                                         macrocell110   1250   1250   5654  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell111   3475   4725   5654  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : wTFT_SCL/q
Path End       : wTFT_SCL/main_3
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 5712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
wTFT_SCL/q       macrocell121   1250   1250   5712  RISE       1
wTFT_SCL/main_3  macrocell121   3417   4667   5712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : Net_2014/main_0
Capture Clock  : Net_2014/clock_0
Path slack     : 5731p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell114   1250   1250   2767  RISE       1
Net_2014/main_0            macrocell117   3398   4648   5731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2014/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : wTFT_SCL/main_0
Capture Clock  : wTFT_SCL/clock_0
Path slack     : 5731p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell114   1250   1250   2767  RISE       1
wTFT_SCL/main_0            macrocell121   3398   4648   5731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SCL/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : wTFT_SDA/main_5
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5789p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940    499  RISE       1
wTFT_SDA/main_5                     macrocell113   2649   4589   5789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : wTFT_SDA/main_9
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5808p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940    518  RISE       1
wTFT_SDA/main_9                     macrocell113   2631   4571   5808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : wTFT_SDA/main_8
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5812p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940    522  RISE       1
wTFT_SDA/main_8                     macrocell113   2627   4567   5812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : wTFT_SDA/main_6
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5818p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940    528  RISE       1
wTFT_SDA/main_6                     macrocell113   2621   4561   5818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : wTFT_SDA/main_10
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 5894p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q  macrocell119   1250   1250   5894  RISE       1
wTFT_SDA/main_10            macrocell113   3234   4484   5894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:cnt_enable\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 5935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:cnt_enable\/q       macrocell120   1250   1250   3049  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_3  macrocell120   3194   4444   5935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell120        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 6116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                 synccell      1020   1020    516  RISE       1
\UART_LOG:BUART:pollcount_0\/main_3  macrocell31   3243   4263   6116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 6116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)_SYNC/out                 synccell      1020   1020    516  RISE       1
\UART_LOG:BUART:rx_status_3\/main_7  macrocell32   3243   4263   6116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : wTFT_SDA/main_7
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 6122p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940    832  RISE       1
wTFT_SDA/main_7                     macrocell113   2317   4257   6122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 6173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell116   1250   1250   2903  RISE       1
\TFT_SPI:BSPIM:state_0\/main_2  macrocell116   2956   4206   6173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_2
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 6173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q         macrocell116   1250   1250   2903  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_2  macrocell118   2956   4206   6173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 6183p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell115   1250   1250   2734  RISE       1
\TFT_SPI:BSPIM:state_2\/main_1  macrocell114   2946   4196   6183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 6183p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell115   1250   1250   2734  RISE       1
\TFT_SPI:BSPIM:state_1\/main_1  macrocell115   2946   4196   6183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 6183p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q        macrocell115   1250   1250   2734  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_1  macrocell119   2946   4196   6183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : wTFT_SDA/main_3
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 6214p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell116   1250   1250   2903  RISE       1
wTFT_SDA/main_3            macrocell113   2914   4164   6214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/clock                synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out         synccell       1020   1020   6442  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell111   2917   3937   6442  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 6493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell114   1250   1250   2767  RISE       1
\TFT_SPI:BSPIM:state_2\/main_0  macrocell114   2636   3886   6493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 6493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell114   1250   1250   2767  RISE       1
\TFT_SPI:BSPIM:state_1\/main_0  macrocell115   2636   3886   6493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 6493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q        macrocell114   1250   1250   2767  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_0  macrocell119   2636   3886   6493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_2005/main_0
Capture Clock  : Net_2005/clock_0
Path slack     : 6553p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#45 vs. JOYSTICK_ADC_XY_IntClock:R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell111   1250   1250   6553  RISE       1
Net_2005/main_0                               macrocell110   2576   3826   6553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2005/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 6553p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#45 vs. JOYSTICK_ADC_XY_IntClock:R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell111   1250   1250   6553  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/main_0     macrocell112   2576   3826   6553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6554p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3825
-------------------------------------   ---- 
End-of-path arrival time (ps)           3825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell111   1250   1250   6554  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell111   2575   3825   6554  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell111        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_9
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 6811p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q      macrocell119   1250   1250   5894  RISE       1
\TFT_SPI:BSPIM:state_2\/main_9  macrocell114   2318   3568   6811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_9
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 6811p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q      macrocell119   1250   1250   5894  RISE       1
\TFT_SPI:BSPIM:state_1\/main_9  macrocell115   2318   3568   6811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell115        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_8
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 6811p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q       macrocell119   1250   1250   5894  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_8  macrocell119   2318   3568   6811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : wTFT_SDA/q
Path End       : wTFT_SDA/main_0
Capture Clock  : wTFT_SDA/clock_0
Path slack     : 6833p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
wTFT_SDA/q       macrocell113   1250   1250   6833  RISE       1
wTFT_SDA/main_0  macrocell113   2296   3546   6833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
wTFT_SDA/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:load_cond\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_8
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 6836p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:load_cond\/q       macrocell118   1250   1250   6836  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_8  macrocell118   2293   3543   6836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2014/q
Path End       : Net_2014/main_3
Capture Clock  : Net_2014/clock_0
Path slack     : 6890p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2014/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_2014/q       macrocell117   1250   1250   6890  RISE       1
Net_2014/main_3  macrocell117   2238   3488   6890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2014/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 108934p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3206   6706  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11836  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11836  108934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109461p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11309
-------------------------------------   ----- 
End-of-path arrival time (ps)           11309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  109461  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  109461  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  109461  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2679   6179  109461  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11309  109461  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11309  109461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell9       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109542p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11228
-------------------------------------   ----- 
End-of-path arrival time (ps)           11228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  109542  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  109542  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  109542  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2598   6098  109542  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11228  109542  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11228  109542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell7       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112234p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6706
-------------------------------------   ---- 
End-of-path arrival time (ps)           6706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3206   6706  112234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112761p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6179
-------------------------------------   ---- 
End-of-path arrival time (ps)           6179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  109461  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  109461  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  109461  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2679   6179  112761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112772p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           6168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  109461  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  109461  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  109461  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2668   6168  112772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell9       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112842p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  109542  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  109542  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  109542  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2598   6098  112842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112842p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  109542  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  109542  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  109542  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2598   6098  112842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell7       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 113148p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  108934  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2292   5792  113148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 113548p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  110248  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   4142   5392  113548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 114387p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q         macrocell36     1250   1250  111087  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   3303   4553  114387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 114407p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q         macrocell36     1250   1250  111087  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   3283   4533  114407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell7       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 114466p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  110248  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   3224   4474  114466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 114714p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q         macrocell38     1250   1250  111414  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   2976   4226  114714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_403/main_1
Capture Clock  : Net_403/clock_0
Path slack     : 114807p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  114807  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  114807  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  114807  RISE       1
Net_403/main_1                               macrocell35     2933   6683  114807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_403/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 114828p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4112
-------------------------------------   ---- 
End-of-path arrival time (ps)           4112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q         macrocell38     1250   1250  111414  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   2862   4112  114828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell9       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_481/main_1
Capture Clock  : Net_481/clock_0
Path slack     : 115435p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  115435  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  115435  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  115435  RISE       1
Net_481/main_1                                 macrocell37     2305   6055  115435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_429/main_1
Capture Clock  : Net_429/clock_0
Path slack     : 115500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  115500  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  115500  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  115500  RISE       1
Net_429/main_1                                macrocell39     2240   5990  115500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_429/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : Net_481/main_0
Capture Clock  : Net_481/clock_0
Path slack     : 116959p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q  macrocell36   1250   1250  111087  RISE       1
Net_481/main_0                           macrocell37   3281   4531  116959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : Net_429/main_0
Capture Clock  : Net_429/clock_0
Path slack     : 117266p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q  macrocell38   1250   1250  111414  RISE       1
Net_429/main_0                          macrocell39   2974   4224  117266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_429/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_red:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_red:PWMUDB:runmode_enable\/clock_0
Path slack     : 117408p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/clock                 controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  117408  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/main_0      macrocell34    2872   4082  117408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell34         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : Net_403/main_0
Capture Clock  : Net_403/clock_0
Path slack     : 117937p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q  macrocell34   1250   1250  110248  RISE       1
Net_403/main_0                         macrocell35   2303   3553  117937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_403/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_green:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_green:PWMUDB:runmode_enable\/clock_0
Path slack     : 117954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  117954  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/main_0      macrocell36    2326   3536  117954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell36         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_blue:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0
Path slack     : 118037p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  118037  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/main_0      macrocell38    2243   3453  118037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell38         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 579781p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41709
-------------------------------------   ----- 
End-of-path arrival time (ps)           41709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell54  22408  41709  579781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 579781p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41709
-------------------------------------   ----- 
End-of-path arrival time (ps)           41709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11    2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11    3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell104  22408  41709  579781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 579781p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41709
-------------------------------------   ----- 
End-of-path arrival time (ps)           41709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11    2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11    3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell105  22408  41709  579781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 579793p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41697
-------------------------------------   ----- 
End-of-path arrival time (ps)           41697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell58  22396  41697  579793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 579793p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41697
-------------------------------------   ----- 
End-of-path arrival time (ps)           41697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell96  22396  41697  579793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 579793p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41697
-------------------------------------   ----- 
End-of-path arrival time (ps)           41697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11    2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11    3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell100  22396  41697  579793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 580794p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40696
-------------------------------------   ----- 
End-of-path arrival time (ps)           40696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell50  21395  40696  580794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 580798p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40692
-------------------------------------   ----- 
End-of-path arrival time (ps)           40692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell52  21390  40692  580798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 580798p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40692
-------------------------------------   ----- 
End-of-path arrival time (ps)           40692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell74  21390  40692  580798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 580798p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40692
-------------------------------------   ----- 
End-of-path arrival time (ps)           40692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell95  21390  40692  580798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 584984p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36506
-------------------------------------   ----- 
End-of-path arrival time (ps)           36506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell49  17204  36506  584984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 584984p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36506
-------------------------------------   ----- 
End-of-path arrival time (ps)           36506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell70  17204  36506  584984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 587442p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34048
-------------------------------------   ----- 
End-of-path arrival time (ps)           34048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell53  14746  34048  587442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 587442p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34048
-------------------------------------   ----- 
End-of-path arrival time (ps)           34048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell68  14746  34048  587442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 587442p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34048
-------------------------------------   ----- 
End-of-path arrival time (ps)           34048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell80  14746  34048  587442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 587442p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34048
-------------------------------------   ----- 
End-of-path arrival time (ps)           34048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11    2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11    3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell101  14746  34048  587442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 587961p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33529
-------------------------------------   ----- 
End-of-path arrival time (ps)           33529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell56  14227  33529  587961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 587961p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33529
-------------------------------------   ----- 
End-of-path arrival time (ps)           33529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell65  14227  33529  587961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 587999p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33491
-------------------------------------   ----- 
End-of-path arrival time (ps)           33491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell57  14190  33491  587999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 587999p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33491
-------------------------------------   ----- 
End-of-path arrival time (ps)           33491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell91  14190  33491  587999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 588867p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32623
-------------------------------------   ----- 
End-of-path arrival time (ps)           32623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11    2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11    3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell102  13321  32623  588867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 589428p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32062
-------------------------------------   ----- 
End-of-path arrival time (ps)           32062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell61  12761  32062  589428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 589428p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32062
-------------------------------------   ----- 
End-of-path arrival time (ps)           32062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell67  12761  32062  589428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 589428p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32062
-------------------------------------   ----- 
End-of-path arrival time (ps)           32062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell86  12761  32062  589428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 589884p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31606
-------------------------------------   ----- 
End-of-path arrival time (ps)           31606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell62  12304  31606  589884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 589884p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31606
-------------------------------------   ----- 
End-of-path arrival time (ps)           31606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell79  12304  31606  589884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 589884p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31606
-------------------------------------   ----- 
End-of-path arrival time (ps)           31606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell83  12304  31606  589884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 591474p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30016
-------------------------------------   ----- 
End-of-path arrival time (ps)           30016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell66  10714  30016  591474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 591474p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30016
-------------------------------------   ----- 
End-of-path arrival time (ps)           30016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell81  10714  30016  591474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 591474p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30016
-------------------------------------   ----- 
End-of-path arrival time (ps)           30016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11    2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11    3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell106  10714  30016  591474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 591474p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30016
-------------------------------------   ----- 
End-of-path arrival time (ps)           30016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11    2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11    3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell108  10714  30016  591474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 591492p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29998
-------------------------------------   ----- 
End-of-path arrival time (ps)           29998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell47  10696  29998  591492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 591492p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29998
-------------------------------------   ----- 
End-of-path arrival time (ps)           29998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell71  10696  29998  591492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 591492p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29998
-------------------------------------   ----- 
End-of-path arrival time (ps)           29998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell72  10696  29998  591492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 591492p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29998
-------------------------------------   ----- 
End-of-path arrival time (ps)           29998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11    2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11    3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell103  10696  29998  591492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 591505p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29985
-------------------------------------   ----- 
End-of-path arrival time (ps)           29985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell46  10684  29985  591505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 591505p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29985
-------------------------------------   ----- 
End-of-path arrival time (ps)           29985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell63  10684  29985  591505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 591505p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29985
-------------------------------------   ----- 
End-of-path arrival time (ps)           29985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell78  10684  29985  591505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 591505p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29985
-------------------------------------   ----- 
End-of-path arrival time (ps)           29985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell88  10684  29985  591505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 592022p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29468
-------------------------------------   ----- 
End-of-path arrival time (ps)           29468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell59  10167  29468  592022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 592022p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29468
-------------------------------------   ----- 
End-of-path arrival time (ps)           29468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell76  10167  29468  592022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 592022p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29468
-------------------------------------   ----- 
End-of-path arrival time (ps)           29468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell97  10167  29468  592022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 592589p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28901
-------------------------------------   ----- 
End-of-path arrival time (ps)           28901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell82   9599  28901  592589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 592589p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28901
-------------------------------------   ----- 
End-of-path arrival time (ps)           28901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell84   9599  28901  592589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 592592p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28898
-------------------------------------   ----- 
End-of-path arrival time (ps)           28898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell48   9597  28898  592592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 592592p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28898
-------------------------------------   ----- 
End-of-path arrival time (ps)           28898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell77   9597  28898  592592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 592592p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28898
-------------------------------------   ----- 
End-of-path arrival time (ps)           28898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell89   9597  28898  592592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 592719p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28771
-------------------------------------   ----- 
End-of-path arrival time (ps)           28771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell60   9470  28771  592719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 592733p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28757
-------------------------------------   ----- 
End-of-path arrival time (ps)           28757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell87   9455  28757  592733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 592733p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28757
-------------------------------------   ----- 
End-of-path arrival time (ps)           28757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell98   9455  28757  592733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 593707p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27783
-------------------------------------   ----- 
End-of-path arrival time (ps)           27783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell92   8481  27783  593707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 593897p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27593
-------------------------------------   ----- 
End-of-path arrival time (ps)           27593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell51   8292  27593  593897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 593897p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27593
-------------------------------------   ----- 
End-of-path arrival time (ps)           27593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell73   8292  27593  593897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 593897p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27593
-------------------------------------   ----- 
End-of-path arrival time (ps)           27593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell94   8292  27593  593897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 594273p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27217
-------------------------------------   ----- 
End-of-path arrival time (ps)           27217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11    2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11    3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell107   7915  27217  594273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 594464p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27026
-------------------------------------   ----- 
End-of-path arrival time (ps)           27026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell85   7724  27026  594464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 594909p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26581
-------------------------------------   ----- 
End-of-path arrival time (ps)           26581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell55   7280  26581  594909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 594909p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26581
-------------------------------------   ----- 
End-of-path arrival time (ps)           26581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell64   7280  26581  594909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 594909p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26581
-------------------------------------   ----- 
End-of-path arrival time (ps)           26581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name    delay     AT   slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11    2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11    3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell109   7280  26581  594909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 596607p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24883
-------------------------------------   ----- 
End-of-path arrival time (ps)           24883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell49  23633  24883  596607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 596607p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24883
-------------------------------------   ----- 
End-of-path arrival time (ps)           24883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell70  23633  24883  596607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 597275p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24215
-------------------------------------   ----- 
End-of-path arrival time (ps)           24215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell93   4914  24215  597275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 597294p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24196
-------------------------------------   ----- 
End-of-path arrival time (ps)           24196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell69   4895  24196  597294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 597294p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24196
-------------------------------------   ----- 
End-of-path arrival time (ps)           24196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell90   4895  24196  597294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 597294p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24196
-------------------------------------   ----- 
End-of-path arrival time (ps)           24196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell99   4895  24196  597294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 597475p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24015
-------------------------------------   ----- 
End-of-path arrival time (ps)           24015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell60  22765  24015  597475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 597478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24012
-------------------------------------   ----- 
End-of-path arrival time (ps)           24012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell87  22762  24012  597478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 597478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24012
-------------------------------------   ----- 
End-of-path arrival time (ps)           24012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell98  22762  24012  597478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 597493p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23997
-------------------------------------   ----- 
End-of-path arrival time (ps)           23997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell48  22747  23997  597493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 597493p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23997
-------------------------------------   ----- 
End-of-path arrival time (ps)           23997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell77  22747  23997  597493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 597493p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23997
-------------------------------------   ----- 
End-of-path arrival time (ps)           23997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell89  22747  23997  597493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 597497p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23993
-------------------------------------   ----- 
End-of-path arrival time (ps)           23993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell82  22743  23993  597497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 597497p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23993
-------------------------------------   ----- 
End-of-path arrival time (ps)           23993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell84  22743  23993  597497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 598250p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23240
-------------------------------------   ----- 
End-of-path arrival time (ps)           23240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT   slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q               macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9066  10316  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  13666  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8         macrocell11   2285  15951  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q              macrocell11   3350  19301  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell75   3939  23240  598250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 598885p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22605
-------------------------------------   ----- 
End-of-path arrival time (ps)           22605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell46  21355  22605  598885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 598885p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22605
-------------------------------------   ----- 
End-of-path arrival time (ps)           22605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell63  21355  22605  598885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 598885p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22605
-------------------------------------   ----- 
End-of-path arrival time (ps)           22605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell78  21355  22605  598885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 598885p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22605
-------------------------------------   ----- 
End-of-path arrival time (ps)           22605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell88  21355  22605  598885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 598898p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22592
-------------------------------------   ----- 
End-of-path arrival time (ps)           22592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell47  21342  22592  598898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 598898p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22592
-------------------------------------   ----- 
End-of-path arrival time (ps)           22592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell71  21342  22592  598898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 598898p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22592
-------------------------------------   ----- 
End-of-path arrival time (ps)           22592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell72  21342  22592  598898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 598898p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22592
-------------------------------------   ----- 
End-of-path arrival time (ps)           22592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell103  21342  22592  598898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 599435p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22055
-------------------------------------   ----- 
End-of-path arrival time (ps)           22055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell102  20805  22055  599435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 599487p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22003
-------------------------------------   ----- 
End-of-path arrival time (ps)           22003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell52  20753  22003  599487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 599487p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22003
-------------------------------------   ----- 
End-of-path arrival time (ps)           22003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell74  20753  22003  599487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 599487p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22003
-------------------------------------   ----- 
End-of-path arrival time (ps)           22003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell95  20753  22003  599487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 599958p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21532
-------------------------------------   ----- 
End-of-path arrival time (ps)           21532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell62  20282  21532  599958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 599958p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21532
-------------------------------------   ----- 
End-of-path arrival time (ps)           21532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell79  20282  21532  599958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 599958p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21532
-------------------------------------   ----- 
End-of-path arrival time (ps)           21532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell83  20282  21532  599958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 599972p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21518
-------------------------------------   ----- 
End-of-path arrival time (ps)           21518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell61  20268  21518  599972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 599972p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21518
-------------------------------------   ----- 
End-of-path arrival time (ps)           21518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell67  20268  21518  599972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 599972p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21518
-------------------------------------   ----- 
End-of-path arrival time (ps)           21518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell86  20268  21518  599972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 600166p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21324
-------------------------------------   ----- 
End-of-path arrival time (ps)           21324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell54  20074  21324  600166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 600166p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21324
-------------------------------------   ----- 
End-of-path arrival time (ps)           21324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell104  20074  21324  600166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 600166p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21324
-------------------------------------   ----- 
End-of-path arrival time (ps)           21324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell105  20074  21324  600166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 600187p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21303
-------------------------------------   ----- 
End-of-path arrival time (ps)           21303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell58  20053  21303  600187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 600187p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21303
-------------------------------------   ----- 
End-of-path arrival time (ps)           21303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell96  20053  21303  600187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 600187p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21303
-------------------------------------   ----- 
End-of-path arrival time (ps)           21303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell100  20053  21303  600187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 600583p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20907
-------------------------------------   ----- 
End-of-path arrival time (ps)           20907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell50  19657  20907  600583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 600781p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20709
-------------------------------------   ----- 
End-of-path arrival time (ps)           20709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell53  19459  20709  600781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 600781p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20709
-------------------------------------   ----- 
End-of-path arrival time (ps)           20709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell68  19459  20709  600781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 600781p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20709
-------------------------------------   ----- 
End-of-path arrival time (ps)           20709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell80  19459  20709  600781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 600781p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20709
-------------------------------------   ----- 
End-of-path arrival time (ps)           20709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell101  19459  20709  600781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 601034p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20456
-------------------------------------   ----- 
End-of-path arrival time (ps)           20456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell57  19206  20456  601034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 601034p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20456
-------------------------------------   ----- 
End-of-path arrival time (ps)           20456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell91  19206  20456  601034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 601042p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20448
-------------------------------------   ----- 
End-of-path arrival time (ps)           20448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell50  19198  20448  601042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 601043p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20447
-------------------------------------   ----- 
End-of-path arrival time (ps)           20447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell52  19197  20447  601043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 601043p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20447
-------------------------------------   ----- 
End-of-path arrival time (ps)           20447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell74  19197  20447  601043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 601043p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20447
-------------------------------------   ----- 
End-of-path arrival time (ps)           20447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell95  19197  20447  601043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 601047p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20443
-------------------------------------   ----- 
End-of-path arrival time (ps)           20443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell56  19193  20443  601047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 601047p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20443
-------------------------------------   ----- 
End-of-path arrival time (ps)           20443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell65  19193  20443  601047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 601071p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20419
-------------------------------------   ----- 
End-of-path arrival time (ps)           20419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell85  19169  20419  601071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 601977p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19513
-------------------------------------   ----- 
End-of-path arrival time (ps)           19513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell66  18263  19513  601977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 601977p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19513
-------------------------------------   ----- 
End-of-path arrival time (ps)           19513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell81  18263  19513  601977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 601977p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19513
-------------------------------------   ----- 
End-of-path arrival time (ps)           19513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell106  18263  19513  601977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 601977p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19513
-------------------------------------   ----- 
End-of-path arrival time (ps)           19513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell108  18263  19513  601977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 601978p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19512
-------------------------------------   ----- 
End-of-path arrival time (ps)           19512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell59  18262  19512  601978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 601978p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19512
-------------------------------------   ----- 
End-of-path arrival time (ps)           19512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell76  18262  19512  601978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 601978p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19512
-------------------------------------   ----- 
End-of-path arrival time (ps)           19512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell97  18262  19512  601978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 603037p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18453
-------------------------------------   ----- 
End-of-path arrival time (ps)           18453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell54  17203  18453  603037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 603037p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18453
-------------------------------------   ----- 
End-of-path arrival time (ps)           18453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell104  17203  18453  603037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 603037p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18453
-------------------------------------   ----- 
End-of-path arrival time (ps)           18453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell105  17203  18453  603037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 603597p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17893
-------------------------------------   ----- 
End-of-path arrival time (ps)           17893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell58  16643  17893  603597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 603597p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17893
-------------------------------------   ----- 
End-of-path arrival time (ps)           17893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell96  16643  17893  603597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 603597p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17893
-------------------------------------   ----- 
End-of-path arrival time (ps)           17893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell100  16643  17893  603597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 603637p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17853
-------------------------------------   ----- 
End-of-path arrival time (ps)           17853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell58  16603  17853  603637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 603637p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17853
-------------------------------------   ----- 
End-of-path arrival time (ps)           17853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell96  16603  17853  603637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 603637p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17853
-------------------------------------   ----- 
End-of-path arrival time (ps)           17853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell100  16603  17853  603637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 603648p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17842
-------------------------------------   ----- 
End-of-path arrival time (ps)           17842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell54  16592  17842  603648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 603648p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17842
-------------------------------------   ----- 
End-of-path arrival time (ps)           17842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell104  16592  17842  603648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 603648p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17842
-------------------------------------   ----- 
End-of-path arrival time (ps)           17842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell105  16592  17842  603648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 603751p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17739
-------------------------------------   ----- 
End-of-path arrival time (ps)           17739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell49  16489  17739  603751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 603751p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17739
-------------------------------------   ----- 
End-of-path arrival time (ps)           17739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell70  16489  17739  603751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 604739p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16751
-------------------------------------   ----- 
End-of-path arrival time (ps)           16751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell49  15501  16751  604739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 604739p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16751
-------------------------------------   ----- 
End-of-path arrival time (ps)           16751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell70  15501  16751  604739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 605135p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16355
-------------------------------------   ----- 
End-of-path arrival time (ps)           16355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell102  15105  16355  605135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 605153p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16337
-------------------------------------   ----- 
End-of-path arrival time (ps)           16337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell59  15087  16337  605153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 605153p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16337
-------------------------------------   ----- 
End-of-path arrival time (ps)           16337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell76  15087  16337  605153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 605153p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16337
-------------------------------------   ----- 
End-of-path arrival time (ps)           16337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell97  15087  16337  605153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 605301p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16189
-------------------------------------   ----- 
End-of-path arrival time (ps)           16189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell49  14939  16189  605301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 605301p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16189
-------------------------------------   ----- 
End-of-path arrival time (ps)           16189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell70  14939  16189  605301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 605345p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16145
-------------------------------------   ----- 
End-of-path arrival time (ps)           16145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell50  14895  16145  605345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 605366p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16124
-------------------------------------   ----- 
End-of-path arrival time (ps)           16124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell52  14874  16124  605366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 605366p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16124
-------------------------------------   ----- 
End-of-path arrival time (ps)           16124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell74  14874  16124  605366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 605366p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16124
-------------------------------------   ----- 
End-of-path arrival time (ps)           16124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell95  14874  16124  605366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 605426p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16064
-------------------------------------   ----- 
End-of-path arrival time (ps)           16064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell66  14814  16064  605426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 605426p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16064
-------------------------------------   ----- 
End-of-path arrival time (ps)           16064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell81  14814  16064  605426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 605426p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16064
-------------------------------------   ----- 
End-of-path arrival time (ps)           16064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell106  14814  16064  605426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 605426p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16064
-------------------------------------   ----- 
End-of-path arrival time (ps)           16064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell108  14814  16064  605426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 605871p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15619
-------------------------------------   ----- 
End-of-path arrival time (ps)           15619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell56  14369  15619  605871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 605871p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15619
-------------------------------------   ----- 
End-of-path arrival time (ps)           15619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell65  14369  15619  605871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 605881p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15609
-------------------------------------   ----- 
End-of-path arrival time (ps)           15609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell57  14359  15609  605881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 605881p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15609
-------------------------------------   ----- 
End-of-path arrival time (ps)           15609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell91  14359  15609  605881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 605965p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15525
-------------------------------------   ----- 
End-of-path arrival time (ps)           15525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell62  14275  15525  605965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 605965p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15525
-------------------------------------   ----- 
End-of-path arrival time (ps)           15525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell79  14275  15525  605965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 605965p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15525
-------------------------------------   ----- 
End-of-path arrival time (ps)           15525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell83  14275  15525  605965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 606204p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15286
-------------------------------------   ----- 
End-of-path arrival time (ps)           15286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell102  14036  15286  606204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 606469p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15021
-------------------------------------   ----- 
End-of-path arrival time (ps)           15021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell56  13771  15021  606469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 606469p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15021
-------------------------------------   ----- 
End-of-path arrival time (ps)           15021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell65  13771  15021  606469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 606628p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14862
-------------------------------------   ----- 
End-of-path arrival time (ps)           14862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell85  13612  14862  606628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 606644p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14846
-------------------------------------   ----- 
End-of-path arrival time (ps)           14846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell55  13596  14846  606644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606644p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14846
-------------------------------------   ----- 
End-of-path arrival time (ps)           14846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell64  13596  14846  606644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 606644p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14846
-------------------------------------   ----- 
End-of-path arrival time (ps)           14846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell109  13596  14846  606644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 606743p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14747
-------------------------------------   ----- 
End-of-path arrival time (ps)           14747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell53  13497  14747  606743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606743p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14747
-------------------------------------   ----- 
End-of-path arrival time (ps)           14747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell68  13497  14747  606743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 606743p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14747
-------------------------------------   ----- 
End-of-path arrival time (ps)           14747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell80  13497  14747  606743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606743p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14747
-------------------------------------   ----- 
End-of-path arrival time (ps)           14747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell101  13497  14747  606743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 606772p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14718
-------------------------------------   ----- 
End-of-path arrival time (ps)           14718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell57  13468  14718  606772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 606772p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14718
-------------------------------------   ----- 
End-of-path arrival time (ps)           14718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell91  13468  14718  606772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 606877p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -4060
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14063
-------------------------------------   ----- 
End-of-path arrival time (ps)           14063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1      controlcell5   1210   1210  606877  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\/main_1      macrocell12    4399   5609  606877  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\/q           macrocell12    3350   8959  606877  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/enable  count7cell     5104  14063  606877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 606975p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14515
-------------------------------------   ----- 
End-of-path arrival time (ps)           14515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell102  13265  14515  606975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607003p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14487
-------------------------------------   ----- 
End-of-path arrival time (ps)           14487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell53  13237  14487  607003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607003p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14487
-------------------------------------   ----- 
End-of-path arrival time (ps)           14487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell68  13237  14487  607003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607003p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14487
-------------------------------------   ----- 
End-of-path arrival time (ps)           14487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell80  13237  14487  607003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607003p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14487
-------------------------------------   ----- 
End-of-path arrival time (ps)           14487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell101  13237  14487  607003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607068p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14422
-------------------------------------   ----- 
End-of-path arrival time (ps)           14422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell61  13172  14422  607068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607068p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14422
-------------------------------------   ----- 
End-of-path arrival time (ps)           14422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell67  13172  14422  607068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607068p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14422
-------------------------------------   ----- 
End-of-path arrival time (ps)           14422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell86  13172  14422  607068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607078p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14412
-------------------------------------   ----- 
End-of-path arrival time (ps)           14412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell62  13162  14412  607078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607078p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14412
-------------------------------------   ----- 
End-of-path arrival time (ps)           14412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell79  13162  14412  607078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607078p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14412
-------------------------------------   ----- 
End-of-path arrival time (ps)           14412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell83  13162  14412  607078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607241p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14249
-------------------------------------   ----- 
End-of-path arrival time (ps)           14249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell50  12999  14249  607241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607244p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14246
-------------------------------------   ----- 
End-of-path arrival time (ps)           14246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell52  12996  14246  607244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607244p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14246
-------------------------------------   ----- 
End-of-path arrival time (ps)           14246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell74  12996  14246  607244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 607244p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14246
-------------------------------------   ----- 
End-of-path arrival time (ps)           14246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell95  12996  14246  607244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607307p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14183
-------------------------------------   ----- 
End-of-path arrival time (ps)           14183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell51  12933  14183  607307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607307p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14183
-------------------------------------   ----- 
End-of-path arrival time (ps)           14183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell73  12933  14183  607307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607307p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14183
-------------------------------------   ----- 
End-of-path arrival time (ps)           14183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell94  12933  14183  607307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607524p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13966
-------------------------------------   ----- 
End-of-path arrival time (ps)           13966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell62  12716  13966  607524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607524p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13966
-------------------------------------   ----- 
End-of-path arrival time (ps)           13966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell79  12716  13966  607524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607524p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13966
-------------------------------------   ----- 
End-of-path arrival time (ps)           13966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell83  12716  13966  607524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 607532p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13958
-------------------------------------   ----- 
End-of-path arrival time (ps)           13958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell46  12708  13958  607532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 607532p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13958
-------------------------------------   ----- 
End-of-path arrival time (ps)           13958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell63  12708  13958  607532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607532p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13958
-------------------------------------   ----- 
End-of-path arrival time (ps)           13958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell78  12708  13958  607532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607532p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13958
-------------------------------------   ----- 
End-of-path arrival time (ps)           13958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell88  12708  13958  607532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 607779p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13711
-------------------------------------   ----- 
End-of-path arrival time (ps)           13711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell57  12461  13711  607779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607779p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13711
-------------------------------------   ----- 
End-of-path arrival time (ps)           13711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell91  12461  13711  607779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607785p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13705
-------------------------------------   ----- 
End-of-path arrival time (ps)           13705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell53  12455  13705  607785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607785p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13705
-------------------------------------   ----- 
End-of-path arrival time (ps)           13705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell68  12455  13705  607785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607785p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13705
-------------------------------------   ----- 
End-of-path arrival time (ps)           13705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell80  12455  13705  607785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607785p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13705
-------------------------------------   ----- 
End-of-path arrival time (ps)           13705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell101  12455  13705  607785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607803p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13687
-------------------------------------   ----- 
End-of-path arrival time (ps)           13687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell56  12437  13687  607803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 607803p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13687
-------------------------------------   ----- 
End-of-path arrival time (ps)           13687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell65  12437  13687  607803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607929p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13561
-------------------------------------   ----- 
End-of-path arrival time (ps)           13561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell61  12311  13561  607929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607929p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13561
-------------------------------------   ----- 
End-of-path arrival time (ps)           13561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell67  12311  13561  607929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607929p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13561
-------------------------------------   ----- 
End-of-path arrival time (ps)           13561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell86  12311  13561  607929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607956p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13534
-------------------------------------   ----- 
End-of-path arrival time (ps)           13534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell50  12284  13534  607956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607965p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13525
-------------------------------------   ----- 
End-of-path arrival time (ps)           13525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell52  12275  13525  607965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607965p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13525
-------------------------------------   ----- 
End-of-path arrival time (ps)           13525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell74  12275  13525  607965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 607965p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13525
-------------------------------------   ----- 
End-of-path arrival time (ps)           13525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell95  12275  13525  607965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608165p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13325
-------------------------------------   ----- 
End-of-path arrival time (ps)           13325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell47  12075  13325  608165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608165p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13325
-------------------------------------   ----- 
End-of-path arrival time (ps)           13325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell71  12075  13325  608165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608165p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13325
-------------------------------------   ----- 
End-of-path arrival time (ps)           13325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell72  12075  13325  608165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608165p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13325
-------------------------------------   ----- 
End-of-path arrival time (ps)           13325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell103  12075  13325  608165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608682p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12808
-------------------------------------   ----- 
End-of-path arrival time (ps)           12808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell49  11558  12808  608682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608682p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12808
-------------------------------------   ----- 
End-of-path arrival time (ps)           12808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell70  11558  12808  608682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609078p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12412
-------------------------------------   ----- 
End-of-path arrival time (ps)           12412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell48  11162  12412  609078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609078p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12412
-------------------------------------   ----- 
End-of-path arrival time (ps)           12412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell77  11162  12412  609078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609078p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12412
-------------------------------------   ----- 
End-of-path arrival time (ps)           12412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell89  11162  12412  609078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609083p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12407
-------------------------------------   ----- 
End-of-path arrival time (ps)           12407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell87  11157  12407  609083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609083p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12407
-------------------------------------   ----- 
End-of-path arrival time (ps)           12407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell98  11157  12407  609083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609091p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12399
-------------------------------------   ----- 
End-of-path arrival time (ps)           12399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell82  11149  12399  609091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609091p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12399
-------------------------------------   ----- 
End-of-path arrival time (ps)           12399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell84  11149  12399  609091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609102p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12388
-------------------------------------   ----- 
End-of-path arrival time (ps)           12388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell60  11138  12388  609102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609106p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12384
-------------------------------------   ----- 
End-of-path arrival time (ps)           12384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell58  11134  12384  609106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609106p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12384
-------------------------------------   ----- 
End-of-path arrival time (ps)           12384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell96  11134  12384  609106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609106p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12384
-------------------------------------   ----- 
End-of-path arrival time (ps)           12384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell100  11134  12384  609106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609115p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12375
-------------------------------------   ----- 
End-of-path arrival time (ps)           12375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell54  11125  12375  609115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609115p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12375
-------------------------------------   ----- 
End-of-path arrival time (ps)           12375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell104  11125  12375  609115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609115p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12375
-------------------------------------   ----- 
End-of-path arrival time (ps)           12375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell105  11125  12375  609115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609302p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12188
-------------------------------------   ----- 
End-of-path arrival time (ps)           12188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell56  10938  12188  609302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609302p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12188
-------------------------------------   ----- 
End-of-path arrival time (ps)           12188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell65  10938  12188  609302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell53  10937  12187  609303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell68  10937  12187  609303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell80  10937  12187  609303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell101  10937  12187  609303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609418p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell61  10822  12072  609418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609418p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell67  10822  12072  609418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609418p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell86  10822  12072  609418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609720p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11770
-------------------------------------   ----- 
End-of-path arrival time (ps)           11770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell49  10520  11770  609720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell49         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609720p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11770
-------------------------------------   ----- 
End-of-path arrival time (ps)           11770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell70  10520  11770  609720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell70         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609813p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11677
-------------------------------------   ----- 
End-of-path arrival time (ps)           11677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell58  10427  11677  609813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609813p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11677
-------------------------------------   ----- 
End-of-path arrival time (ps)           11677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell96  10427  11677  609813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609813p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11677
-------------------------------------   ----- 
End-of-path arrival time (ps)           11677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell100  10427  11677  609813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609825p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11665
-------------------------------------   ----- 
End-of-path arrival time (ps)           11665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell54  10415  11665  609825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609825p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11665
-------------------------------------   ----- 
End-of-path arrival time (ps)           11665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell104  10415  11665  609825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609825p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11665
-------------------------------------   ----- 
End-of-path arrival time (ps)           11665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell105  10415  11665  609825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609952p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11538
-------------------------------------   ----- 
End-of-path arrival time (ps)           11538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell47  10288  11538  609952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609952p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11538
-------------------------------------   ----- 
End-of-path arrival time (ps)           11538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell71  10288  11538  609952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609952p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11538
-------------------------------------   ----- 
End-of-path arrival time (ps)           11538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell72  10288  11538  609952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609952p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11538
-------------------------------------   ----- 
End-of-path arrival time (ps)           11538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell103  10288  11538  609952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610112p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11378
-------------------------------------   ----- 
End-of-path arrival time (ps)           11378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell107  10128  11378  610112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610118p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11372
-------------------------------------   ----- 
End-of-path arrival time (ps)           11372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell92  10122  11372  610118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610204p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell66  10036  11286  610204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610204p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell81  10036  11286  610204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610204p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell106  10036  11286  610204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610204p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell108  10036  11286  610204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610208p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11282
-------------------------------------   ----- 
End-of-path arrival time (ps)           11282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell59  10032  11282  610208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610208p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11282
-------------------------------------   ----- 
End-of-path arrival time (ps)           11282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell76  10032  11282  610208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610208p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11282
-------------------------------------   ----- 
End-of-path arrival time (ps)           11282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell97  10032  11282  610208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610254p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11236
-------------------------------------   ----- 
End-of-path arrival time (ps)           11236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell46   9986  11236  610254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610254p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11236
-------------------------------------   ----- 
End-of-path arrival time (ps)           11236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell63   9986  11236  610254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610254p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11236
-------------------------------------   ----- 
End-of-path arrival time (ps)           11236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell78   9986  11236  610254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610254p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11236
-------------------------------------   ----- 
End-of-path arrival time (ps)           11236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell88   9986  11236  610254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610347p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11143
-------------------------------------   ----- 
End-of-path arrival time (ps)           11143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell47   9893  11143  610347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610347p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11143
-------------------------------------   ----- 
End-of-path arrival time (ps)           11143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell71   9893  11143  610347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610347p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11143
-------------------------------------   ----- 
End-of-path arrival time (ps)           11143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell72   9893  11143  610347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610347p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11143
-------------------------------------   ----- 
End-of-path arrival time (ps)           11143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell103   9893  11143  610347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610358p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11132
-------------------------------------   ----- 
End-of-path arrival time (ps)           11132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell46   9882  11132  610358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610358p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11132
-------------------------------------   ----- 
End-of-path arrival time (ps)           11132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell63   9882  11132  610358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610358p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11132
-------------------------------------   ----- 
End-of-path arrival time (ps)           11132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell78   9882  11132  610358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610358p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11132
-------------------------------------   ----- 
End-of-path arrival time (ps)           11132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell88   9882  11132  610358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610410p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11080
-------------------------------------   ----- 
End-of-path arrival time (ps)           11080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell61   9830  11080  610410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610410p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11080
-------------------------------------   ----- 
End-of-path arrival time (ps)           11080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell67   9830  11080  610410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610410p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11080
-------------------------------------   ----- 
End-of-path arrival time (ps)           11080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell86   9830  11080  610410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610815p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10675
-------------------------------------   ----- 
End-of-path arrival time (ps)           10675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell56   9425  10675  610815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell56         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610815p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10675
-------------------------------------   ----- 
End-of-path arrival time (ps)           10675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell65   9425  10675  610815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell65         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610818p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10672
-------------------------------------   ----- 
End-of-path arrival time (ps)           10672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell53   9422  10672  610818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell53         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610818p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10672
-------------------------------------   ----- 
End-of-path arrival time (ps)           10672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell68   9422  10672  610818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell68         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610818p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10672
-------------------------------------   ----- 
End-of-path arrival time (ps)           10672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell80   9422  10672  610818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell80         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610818p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10672
-------------------------------------   ----- 
End-of-path arrival time (ps)           10672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell101   9422  10672  610818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell101        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610840p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10650
-------------------------------------   ----- 
End-of-path arrival time (ps)           10650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell57   9400  10650  610840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610840p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10650
-------------------------------------   ----- 
End-of-path arrival time (ps)           10650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell91   9400  10650  610840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610956p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell57   9284  10534  610956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell57         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610956p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell91   9284  10534  610956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell91         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610975p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10515
-------------------------------------   ----- 
End-of-path arrival time (ps)           10515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell102   9265  10515  610975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611112p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10378
-------------------------------------   ----- 
End-of-path arrival time (ps)           10378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell61   9128  10378  611112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell61         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611112p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10378
-------------------------------------   ----- 
End-of-path arrival time (ps)           10378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell67   9128  10378  611112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell67         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611112p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10378
-------------------------------------   ----- 
End-of-path arrival time (ps)           10378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell86   9128  10378  611112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell86         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611174p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10316
-------------------------------------   ----- 
End-of-path arrival time (ps)           10316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell93   9066  10316  611174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611179p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10311
-------------------------------------   ----- 
End-of-path arrival time (ps)           10311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell75   9061  10311  611179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611179p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10311
-------------------------------------   ----- 
End-of-path arrival time (ps)           10311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell69   9061  10311  611179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611179p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10311
-------------------------------------   ----- 
End-of-path arrival time (ps)           10311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell90   9061  10311  611179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611179p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10311
-------------------------------------   ----- 
End-of-path arrival time (ps)           10311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell99   9061  10311  611179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611259p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10231
-------------------------------------   ----- 
End-of-path arrival time (ps)           10231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell48   8981  10231  611259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611259p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10231
-------------------------------------   ----- 
End-of-path arrival time (ps)           10231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell77   8981  10231  611259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611259p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10231
-------------------------------------   ----- 
End-of-path arrival time (ps)           10231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell89   8981  10231  611259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611260p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10230
-------------------------------------   ----- 
End-of-path arrival time (ps)           10230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell82   8980  10230  611260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611260p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10230
-------------------------------------   ----- 
End-of-path arrival time (ps)           10230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell84   8980  10230  611260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611277p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10213
-------------------------------------   ----- 
End-of-path arrival time (ps)           10213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell87   8963  10213  611277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611277p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10213
-------------------------------------   ----- 
End-of-path arrival time (ps)           10213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell98   8963  10213  611277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611414p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10076
-------------------------------------   ----- 
End-of-path arrival time (ps)           10076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell87   8826  10076  611414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611414p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10076
-------------------------------------   ----- 
End-of-path arrival time (ps)           10076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell98   8826  10076  611414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611419p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10071
-------------------------------------   ----- 
End-of-path arrival time (ps)           10071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell60   8821  10071  611419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611438p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10052
-------------------------------------   ----- 
End-of-path arrival time (ps)           10052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell66   8802  10052  611438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611438p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10052
-------------------------------------   ----- 
End-of-path arrival time (ps)           10052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell81   8802  10052  611438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611438p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10052
-------------------------------------   ----- 
End-of-path arrival time (ps)           10052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell106   8802  10052  611438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611438p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10052
-------------------------------------   ----- 
End-of-path arrival time (ps)           10052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell108   8802  10052  611438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611485p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell48   8755  10005  611485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611485p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell77   8755  10005  611485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611485p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell89   8755  10005  611485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611487p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10003
-------------------------------------   ----- 
End-of-path arrival time (ps)           10003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell82   8753  10003  611487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611487p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10003
-------------------------------------   ----- 
End-of-path arrival time (ps)           10003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell84   8753  10003  611487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611513p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9977
-------------------------------------   ---- 
End-of-path arrival time (ps)           9977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell52   8727   9977  611513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell52         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611513p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9977
-------------------------------------   ---- 
End-of-path arrival time (ps)           9977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell74   8727   9977  611513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell74         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611513p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9977
-------------------------------------   ---- 
End-of-path arrival time (ps)           9977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell95   8727   9977  611513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell95         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611579p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell60   8661   9911  611579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611621p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9869
-------------------------------------   ---- 
End-of-path arrival time (ps)           9869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell69   8619   9869  611621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611621p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9869
-------------------------------------   ---- 
End-of-path arrival time (ps)           9869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell90   8619   9869  611621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611621p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9869
-------------------------------------   ---- 
End-of-path arrival time (ps)           9869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell99   8619   9869  611621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611629p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell87   8611   9861  611629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611629p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell98   8611   9861  611629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611634p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell93   8606   9856  611634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611641p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9849
-------------------------------------   ---- 
End-of-path arrival time (ps)           9849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell82   8599   9849  611641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611641p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9849
-------------------------------------   ---- 
End-of-path arrival time (ps)           9849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell84   8599   9849  611641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611645p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9845
-------------------------------------   ---- 
End-of-path arrival time (ps)           9845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell48   8595   9845  611645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611645p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9845
-------------------------------------   ---- 
End-of-path arrival time (ps)           9845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell77   8595   9845  611645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611645p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9845
-------------------------------------   ---- 
End-of-path arrival time (ps)           9845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell89   8595   9845  611645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611696p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9794
-------------------------------------   ---- 
End-of-path arrival time (ps)           9794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell102   8544   9794  611696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell102        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611727p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9763
-------------------------------------   ---- 
End-of-path arrival time (ps)           9763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell51   8513   9763  611727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611727p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9763
-------------------------------------   ---- 
End-of-path arrival time (ps)           9763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell73   8513   9763  611727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611727p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9763
-------------------------------------   ---- 
End-of-path arrival time (ps)           9763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell94   8513   9763  611727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611874p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell62   8366   9616  611874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611874p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell79   8366   9616  611874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611874p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell83   8366   9616  611874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611915p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9575
-------------------------------------   ---- 
End-of-path arrival time (ps)           9575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell60   8325   9575  611915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612015p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9475
-------------------------------------   ---- 
End-of-path arrival time (ps)           9475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell59   8225   9475  612015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612015p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9475
-------------------------------------   ---- 
End-of-path arrival time (ps)           9475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell76   8225   9475  612015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612015p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9475
-------------------------------------   ---- 
End-of-path arrival time (ps)           9475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell97   8225   9475  612015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612042p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9448
-------------------------------------   ---- 
End-of-path arrival time (ps)           9448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell50   8198   9448  612042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell50         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612102p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9388
-------------------------------------   ---- 
End-of-path arrival time (ps)           9388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell62   8138   9388  612102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell62         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612102p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9388
-------------------------------------   ---- 
End-of-path arrival time (ps)           9388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell79   8138   9388  612102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell79         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612102p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9388
-------------------------------------   ---- 
End-of-path arrival time (ps)           9388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell83   8138   9388  612102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell83         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612315p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9175
-------------------------------------   ---- 
End-of-path arrival time (ps)           9175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell85   7925   9175  612315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612688p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8802
-------------------------------------   ---- 
End-of-path arrival time (ps)           8802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell92   7552   8802  612688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612789p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell46   7451   8701  612789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612789p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell63   7451   8701  612789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612789p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell78   7451   8701  612789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612789p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell88   7451   8701  612789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612822p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8668
-------------------------------------   ---- 
End-of-path arrival time (ps)           8668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell47   7418   8668  612822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612822p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8668
-------------------------------------   ---- 
End-of-path arrival time (ps)           8668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell71   7418   8668  612822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612822p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8668
-------------------------------------   ---- 
End-of-path arrival time (ps)           8668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell72   7418   8668  612822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612822p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8668
-------------------------------------   ---- 
End-of-path arrival time (ps)           8668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell103   7418   8668  612822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612849p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell55   7391   8641  612849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612849p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell64   7391   8641  612849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612849p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell109   7391   8641  612849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 613181p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  584483  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell45   6369   8309  613181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613318p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell93   6922   8172  613318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613384p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell75   6856   8106  613384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell54   6743   7993  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell54         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell104   6743   7993  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell104        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell105   6743   7993  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell105        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613574p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7916
-------------------------------------   ---- 
End-of-path arrival time (ps)           7916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell75   6666   7916  613574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613576p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell69   6664   7914  613576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613576p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell90   6664   7914  613576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613576p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell99   6664   7914  613576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613597p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell93   6643   7893  613597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613709p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7781
-------------------------------------   ---- 
End-of-path arrival time (ps)           7781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell47   6531   7781  613709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell47         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613709p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7781
-------------------------------------   ---- 
End-of-path arrival time (ps)           7781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell71   6531   7781  613709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell71         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613709p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7781
-------------------------------------   ---- 
End-of-path arrival time (ps)           7781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell72   6531   7781  613709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell72         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613709p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7781
-------------------------------------   ---- 
End-of-path arrival time (ps)           7781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45    1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell103   6531   7781  613709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell103        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613724p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell46   6516   7766  613724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell46         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613724p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell63   6516   7766  613724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell63         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613724p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell78   6516   7766  613724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell78         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 613724p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell88   6516   7766  613724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell88         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613829p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell82   6411   7661  613829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell82         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613829p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell84   6411   7661  613829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell84         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613870p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7620
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell75   6370   7620  613870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613922p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell66   6318   7568  613922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613922p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell81   6318   7568  613922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613922p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell106   6318   7568  613922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613922p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell108   6318   7568  613922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613923p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell59   6317   7567  613923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613923p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell76   6317   7567  613923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613923p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell97   6317   7567  613923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614050p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell58   6190   7440  614050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell58         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614050p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell96   6190   7440  614050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell96         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614050p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell100   6190   7440  614050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell100        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614128p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7362
-------------------------------------   ---- 
End-of-path arrival time (ps)           7362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell107   6112   7362  614128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614282p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7208
-------------------------------------   ---- 
End-of-path arrival time (ps)           7208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell69   5958   7208  614282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614282p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7208
-------------------------------------   ---- 
End-of-path arrival time (ps)           7208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell90   5958   7208  614282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614282p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7208
-------------------------------------   ---- 
End-of-path arrival time (ps)           7208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell99   5958   7208  614282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614295p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7195
-------------------------------------   ---- 
End-of-path arrival time (ps)           7195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell92   5945   7195  614295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614394p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell87   5846   7096  614394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell87         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614394p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell98   5846   7096  614394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell98         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 614586p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6904
-------------------------------------   ---- 
End-of-path arrival time (ps)           6904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell93   5654   6904  614586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614798p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell60   5442   6692  614798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell60         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock
Path slack     : 614819p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  614819  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clk_en      statuscell1    6871   8081  614819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock                    statuscell1         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_2005/clk_en
Capture Clock  : Net_2005/clock_0
Path slack     : 614819p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  614819  RISE       1
Net_2005/clk_en                               macrocell110   6871   8081  614819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2005/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 614819p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell5   1210   1210  614819  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clk_en     macrocell112   6871   8081  614819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 614861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  584026  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell43   4689   6629  614861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615028p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6462
-------------------------------------   ---- 
End-of-path arrival time (ps)           6462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell85   5212   6462  615028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615048p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell55   5192   6442  615048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615048p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell64   5192   6442  615048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615048p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell109   5192   6442  615048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615050p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell51   5190   6440  615050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615050p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell73   5190   6440  615050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615050p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell94   5190   6440  615050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615180p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell51   5060   6310  615180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615180p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell73   5060   6310  615180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615180p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell94   5060   6310  615180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615319p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell107   4921   6171  615319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615507p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -5360
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1    controlcell5   1210   1210  606877  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/load  count7cell     2923   4133  615507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615580p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell51   4660   5910  615580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615580p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell73   4660   5910  615580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615580p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell94   4660   5910  615580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615722p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell55   4518   5768  615722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615722p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell64   4518   5768  615722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615722p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell109   4518   5768  615722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615911p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43    1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell107   4329   5579  615911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615922p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell92   4318   5568  615922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615933p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell59   4307   5557  615933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell59         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615933p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell76   4307   5557  615933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell76         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615933p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell97   4307   5557  615933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell97         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616013p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell55   4227   5477  616013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616013p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell64   4227   5477  616013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 616013p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44    1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell109   4227   5477  616013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 616024p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell48   4216   5466  616024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell48         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616024p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell77   4216   5466  616024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell77         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616024p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell45   1250   1250  579781  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell89   4216   5466  616024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell89         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616107p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42   1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell92   4133   5383  616107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616125p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40   1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell85   4115   5365  616125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616135p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell42    1250   1250  582947  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell107   4105   5355  616135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616177p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell66   4063   5313  616177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell66         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616177p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell81   4063   5313  616177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell81         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616177p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell106   4063   5313  616177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell106        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616177p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell108   4063   5313  616177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell108        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 616289p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  584046  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell41   3261   5201  616289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616540p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell75   3700   4950  616540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616546p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell69   3694   4944  616546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616546p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell90   3694   4944  616546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616546p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell99   3694   4944  616546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616858p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell85   3382   4632  616858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell85         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell55   3379   4629  616861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell55         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell64   3379   4629  616861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell64         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 616861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41    1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell109   3379   4629  616861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell109        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616873p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  584759  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell44   2677   4617  616873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 616959p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell51   3281   4531  616959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell51         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616959p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell73   3281   4531  616959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell73         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616959p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell41   1250   1250  580956  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell94   3281   4531  616959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell94         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 617004p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell75   3236   4486  617004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell75         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 617018p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell69   3222   4472  617018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell69         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 617018p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell90   3222   4472  617018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell90         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 617018p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell99   3222   4472  617018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell99         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 617026p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell43   1250   1250  585616  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell93   3214   4464  617026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell93         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 617230p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  584076  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell40   2320   4260  617230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 617240p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  584817  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell42   2310   4250  617240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell42         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 617249p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5651
-------------------------------------   ---- 
End-of-path arrival time (ps)           5651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0      controlcell5   1210   1210  614819  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4441   5651  617249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 617616p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell40    1250   1250  583025  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell107   2624   3874  617616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell107        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 617623p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell44   1250   1250  583758  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell92   2617   3867  617623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell92         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/q
Path End       : Net_2005/main_1
Capture Clock  : Net_2005/clock_0
Path slack     : 617942p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/q  macrocell112   1250   1250  617942  RISE       1
Net_2005/main_1                       macrocell110   2298   3548  617942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2005/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2005/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock
Path slack     : 618795p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                       -500
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2005/clock_0                                           macrocell110        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_2005/q                                  macrocell110   1250   1250  618795  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/status_0  statuscell1    4455   5705  618795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock                    statuscell1         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 2143381p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17925
-------------------------------------   ----- 
End-of-path arrival time (ps)           17925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q     macrocell23   1250   1250  2143381  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_0  macrocell7    6342   7592  2143381  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell7    3350  10942  2143381  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    6983  17925  2143381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149420p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11056
-------------------------------------   ----- 
End-of-path arrival time (ps)           11056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                      macrocell20     1250   1250  2149420  RISE       1
\UART_LOG:BUART:counter_load_not\/main_1           macrocell4      4214   5464  2149420  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell4      3350   8814  2149420  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2242  11056  2149420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2150513p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q          macrocell28     1250   1250  2150513  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   8894  10144  2150513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151301p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9355
-------------------------------------   ---- 
End-of-path arrival time (ps)           9355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q         macrocell23     1250   1250  2143381  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   8105   9355  2151301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 2152467p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10690
-------------------------------------   ----- 
End-of-path arrival time (ps)           10690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  2150513  RISE       1
\UART_LOG:BUART:rx_status_3\/main_2  macrocell32   9440  10690  2152467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 2153252p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9905
-------------------------------------   ---- 
End-of-path arrival time (ps)           9905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2143381  RISE       1
\UART_LOG:BUART:rx_status_3\/main_0   macrocell32   8655   9905  2153252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LOG:BUART:sTX:TxSts\/clock
Path slack     : 2153618p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12549
-------------------------------------   ----- 
End-of-path arrival time (ps)           12549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153618  RISE       1
\UART_LOG:BUART:tx_status_0\/main_3                 macrocell5      3367   6947  2153618  RISE       1
\UART_LOG:BUART:tx_status_0\/q                      macrocell5      3350  10297  2153618  RISE       1
\UART_LOG:BUART:sTX:TxSts\/status_0                 statusicell1    2252  12549  2153618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 2153652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2153652  RISE       1
\UART_LOG:BUART:pollcount_0\/main_1        macrocell31   7565   9505  2153652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 2153734p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9422
-------------------------------------   ---- 
End-of-path arrival time (ps)           9422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2153734  RISE       1
\UART_LOG:BUART:pollcount_0\/main_0        macrocell31   7482   9422  2153734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 2154028p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12139
-------------------------------------   ----- 
End-of-path arrival time (ps)           12139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2154028  RISE       1
\UART_LOG:BUART:rx_status_4\/main_1                 macrocell9      2892   6472  2154028  RISE       1
\UART_LOG:BUART:rx_status_4\/q                      macrocell9      3350   9822  2154028  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_4                 statusicell2    2317  12139  2154028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 2154123p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154123  RISE       1
\UART_LOG:BUART:rx_state_0\/main_5         macrocell24   7094   9034  2154123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 2154123p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154123  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_5       macrocell25   7094   9034  2154123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 2154137p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9019
-------------------------------------   ---- 
End-of-path arrival time (ps)           9019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154123  RISE       1
\UART_LOG:BUART:rx_state_3\/main_5         macrocell26   7079   9019  2154137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 2154248p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8908
-------------------------------------   ---- 
End-of-path arrival time (ps)           8908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154123  RISE       1
\UART_LOG:BUART:rx_state_2\/main_5         macrocell27   6968   8908  2154248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 2154353p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8803
-------------------------------------   ---- 
End-of-path arrival time (ps)           8803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2154353  RISE       1
\UART_LOG:BUART:rx_state_3\/main_7         macrocell26   6863   8803  2154353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 2154357p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2153652  RISE       1
\UART_LOG:BUART:pollcount_1\/main_1        macrocell30   6860   8800  2154357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 2154363p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2154363  RISE       1
\UART_LOG:BUART:rx_state_3\/main_6         macrocell26   6854   8794  2154363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 2154367p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2154353  RISE       1
\UART_LOG:BUART:rx_state_0\/main_7         macrocell24   6850   8790  2154367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 2154367p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2154353  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_7       macrocell25   6850   8790  2154367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 2154369p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8788
-------------------------------------   ---- 
End-of-path arrival time (ps)           8788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2154353  RISE       1
\UART_LOG:BUART:rx_state_2\/main_7         macrocell27   6848   8788  2154369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 2154375p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8782
-------------------------------------   ---- 
End-of-path arrival time (ps)           8782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2154363  RISE       1
\UART_LOG:BUART:rx_state_0\/main_6         macrocell24   6842   8782  2154375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 2154375p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8782
-------------------------------------   ---- 
End-of-path arrival time (ps)           8782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2154363  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_6       macrocell25   6842   8782  2154375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 2154377p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2154363  RISE       1
\UART_LOG:BUART:rx_state_2\/main_6         macrocell27   6839   8779  2154377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154517p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                macrocell20     1250   1250  2149420  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4890   6140  2154517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154549p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                macrocell19     1250   1250  2149446  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4858   6108  2154549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 2154596p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2153734  RISE       1
\UART_LOG:BUART:pollcount_1\/main_0        macrocell30   6620   8560  2154596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154717p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q                macrocell24     1250   1250  2144120  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4689   5939  2154717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 2154875p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8282
-------------------------------------   ---- 
End-of-path arrival time (ps)           8282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  2150513  RISE       1
\UART_LOG:BUART:rx_state_0\/main_2   macrocell24   7032   8282  2154875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 2154875p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8282
-------------------------------------   ---- 
End-of-path arrival time (ps)           8282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q   macrocell28   1250   1250  2150513  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_2  macrocell25   7032   8282  2154875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 2154881p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  2150513  RISE       1
\UART_LOG:BUART:rx_state_2\/main_2   macrocell27   7026   8276  2154881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 2155043p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  2150513  RISE       1
\UART_LOG:BUART:rx_state_3\/main_2   macrocell26   6864   8114  2155043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 2156210p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153618  RISE       1
\UART_LOG:BUART:tx_state_0\/main_3                  macrocell20     3367   6947  2156210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LOG:BUART:txn\/main_3
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 2156531p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6626
-------------------------------------   ---- 
End-of-path arrival time (ps)           6626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156531  RISE       1
\UART_LOG:BUART:txn\/main_3                macrocell18     2256   6626  2156531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 2156637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6520
-------------------------------------   ---- 
End-of-path arrival time (ps)           6520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell24   1250   1250  2144120  RISE       1
\UART_LOG:BUART:rx_state_2\/main_1  macrocell27   5270   6520  2156637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:txn\/main_2
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 2157009p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q  macrocell20   1250   1250  2149420  RISE       1
\UART_LOG:BUART:txn\/main_2    macrocell18   4898   6148  2157009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 2157009p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell20   1250   1250  2149420  RISE       1
\UART_LOG:BUART:tx_state_1\/main_1  macrocell19   4898   6148  2157009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:txn\/main_1
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 2157047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q  macrocell19   1250   1250  2149446  RISE       1
\UART_LOG:BUART:txn\/main_1    macrocell18   4860   6110  2157047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 2157047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell19   1250   1250  2149446  RISE       1
\UART_LOG:BUART:tx_state_1\/main_0  macrocell19   4860   6110  2157047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2157174p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151697  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3293   3483  2157174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 2157194p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell24   1250   1250  2144120  RISE       1
\UART_LOG:BUART:rx_state_0\/main_1  macrocell24   4713   5963  2157194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 2157194p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q         macrocell24   1250   1250  2144120  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_1  macrocell25   4713   5963  2157194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 2157210p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell31   1250   1250  2154008  RISE       1
\UART_LOG:BUART:pollcount_1\/main_3  macrocell30   4697   5947  2157210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 2157222p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q        macrocell24   1250   1250  2144120  RISE       1
\UART_LOG:BUART:rx_status_3\/main_1  macrocell32   4685   5935  2157222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157374p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2153734  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_0   macrocell28   3843   5783  2157374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157416p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2153652  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_1   macrocell28   3801   5741  2157416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 2157616p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell24   1250   1250  2144120  RISE       1
\UART_LOG:BUART:rx_state_3\/main_1  macrocell26   4290   5540  2157616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 2157621p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q        macrocell27   1250   1250  2144523  RISE       1
\UART_LOG:BUART:rx_status_3\/main_4  macrocell32   4286   5536  2157621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 2157692p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell20   1250   1250  2149420  RISE       1
\UART_LOG:BUART:tx_state_2\/main_1  macrocell21   4214   5464  2157692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 2157718p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell19   1250   1250  2149446  RISE       1
\UART_LOG:BUART:tx_state_2\/main_0  macrocell21   4189   5439  2157718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 2157764p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q        macrocell26   1250   1250  2144667  RISE       1
\UART_LOG:BUART:rx_status_3\/main_3  macrocell32   4143   5393  2157764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 2157773p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q      macrocell31   1250   1250  2154008  RISE       1
\UART_LOG:BUART:rx_state_0\/main_9  macrocell24   4133   5383  2157773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158153p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q               macrocell24   1250   1250  2144120  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell29   3753   5003  2158153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 2158211p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell30   1250   1250  2152611  RISE       1
\UART_LOG:BUART:rx_status_3\/main_5  macrocell32   3696   4946  2158211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:txn\/q
Path End       : \UART_LOG:BUART:txn\/main_0
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 2158220p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:txn\/q       macrocell18   1250   1250  2158220  RISE       1
\UART_LOG:BUART:txn\/main_0  macrocell18   3687   4937  2158220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 2158224p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell20   1250   1250  2149420  RISE       1
\UART_LOG:BUART:tx_state_0\/main_1  macrocell20   3682   4932  2158224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 2158224p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q      macrocell20   1250   1250  2149420  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_1  macrocell22   3682   4932  2158224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 2158250p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell19   1250   1250  2149446  RISE       1
\UART_LOG:BUART:tx_state_0\/main_0  macrocell20   3656   4906  2158250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 2158250p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q      macrocell19   1250   1250  2149446  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_0  macrocell22   3656   4906  2158250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158535p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q        macrocell23   1250   1250  2143381  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell29   3371   4621  2158535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 2158536p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell27   1250   1250  2144523  RISE       1
\UART_LOG:BUART:rx_state_0\/main_4  macrocell24   3371   4621  2158536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158536p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q         macrocell27   1250   1250  2144523  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_4  macrocell25   3371   4621  2158536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158536p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q               macrocell27   1250   1250  2144523  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell29   3370   4620  2158536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 2158537p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2143381  RISE       1
\UART_LOG:BUART:rx_state_3\/main_0    macrocell26   3370   4620  2158537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 2158537p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2143381  RISE       1
\UART_LOG:BUART:rx_state_2\/main_0    macrocell27   3370   4620  2158537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 2158538p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell27   1250   1250  2144523  RISE       1
\UART_LOG:BUART:rx_state_2\/main_4  macrocell27   3369   4619  2158538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 2158668p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell26   1250   1250  2144667  RISE       1
\UART_LOG:BUART:rx_state_2\/main_3  macrocell27   3238   4488  2158668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 2158677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell26   1250   1250  2144667  RISE       1
\UART_LOG:BUART:rx_state_3\/main_3  macrocell26   3230   4480  2158677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 2158677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell26   1250   1250  2144667  RISE       1
\UART_LOG:BUART:rx_state_0\/main_3  macrocell24   3229   4479  2158677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158677p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q         macrocell26   1250   1250  2144667  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_3  macrocell25   3229   4479  2158677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158679p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q               macrocell26   1250   1250  2144667  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell29   3228   4478  2158679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell29         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 2158811p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell27   1250   1250  2144523  RISE       1
\UART_LOG:BUART:rx_state_3\/main_4  macrocell26   3095   4345  2158811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 2158813p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2143381  RISE       1
\UART_LOG:BUART:rx_state_0\/main_0    macrocell24   3094   4344  2158813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158813p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2143381  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_0  macrocell25   3094   4344  2158813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158891p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158891  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_2   macrocell28   2326   4266  2158891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 2158922p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell21   1250   1250  2150652  RISE       1
\UART_LOG:BUART:tx_state_0\/main_4  macrocell20   2985   4235  2158922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 2158922p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q      macrocell21   1250   1250  2150652  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_3  macrocell22   2985   4235  2158922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 2158924p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell21   1250   1250  2150652  RISE       1
\UART_LOG:BUART:tx_state_2\/main_3  macrocell21   2983   4233  2158924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 2158935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell22   1250   1250  2158935  RISE       1
\UART_LOG:BUART:tx_state_2\/main_5  macrocell21   2972   4222  2158935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:txn\/main_6
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 2158940p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q  macrocell22   1250   1250  2158935  RISE       1
\UART_LOG:BUART:txn\/main_6   macrocell18   2967   4217  2158940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 2158940p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell22   1250   1250  2158935  RISE       1
\UART_LOG:BUART:tx_state_1\/main_5  macrocell19   2967   4217  2158940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:txn\/main_4
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 2159052p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q  macrocell21   1250   1250  2150652  RISE       1
\UART_LOG:BUART:txn\/main_4    macrocell18   2855   4105  2159052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 2159052p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell21   1250   1250  2150652  RISE       1
\UART_LOG:BUART:tx_state_1\/main_3  macrocell19   2855   4105  2159052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 2159065p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell22   1250   1250  2158935  RISE       1
\UART_LOG:BUART:tx_state_0\/main_5  macrocell20   2842   4092  2159065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 2159115p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell30   1250   1250  2152611  RISE       1
\UART_LOG:BUART:pollcount_1\/main_2  macrocell30   2791   4041  2159115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 2159124p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q      macrocell30   1250   1250  2152611  RISE       1
\UART_LOG:BUART:rx_state_0\/main_8  macrocell24   2783   4033  2159124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159351p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_load_fifo\/q            macrocell25     1250   1250  2155420  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2936   4186  2159351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 2159598p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_last\/q          macrocell33   1250   1250  2159598  RISE       1
\UART_LOG:BUART:rx_state_2\/main_8  macrocell27   2309   3559  2159598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell31   1250   1250  2154008  RISE       1
\UART_LOG:BUART:pollcount_0\/main_2  macrocell31   2299   3549  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell31   1250   1250  2154008  RISE       1
\UART_LOG:BUART:rx_status_3\/main_6  macrocell32   2299   3549  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 2159651p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151697  RISE       1
\UART_LOG:BUART:tx_state_1\/main_2               macrocell19     3316   3506  2159651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 2159652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151697  RISE       1
\UART_LOG:BUART:tx_state_0\/main_2               macrocell20     3315   3505  2159652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 2159652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151697  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_2                macrocell22     3315   3505  2159652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 2159969p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3188
-------------------------------------   ---- 
End-of-path arrival time (ps)           3188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151697  RISE       1
\UART_LOG:BUART:tx_state_2\/main_2               macrocell21     2998   3188  2159969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:txn\/main_5
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 2160422p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2734
-------------------------------------   ---- 
End-of-path arrival time (ps)           2734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160422  RISE       1
\UART_LOG:BUART:txn\/main_5                      macrocell18     2544   2734  2160422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell18         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 2160422p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2734
-------------------------------------   ---- 
End-of-path arrival time (ps)           2734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160422  RISE       1
\UART_LOG:BUART:tx_state_1\/main_4               macrocell19     2544   2734  2160422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 2160430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2727
-------------------------------------   ---- 
End-of-path arrival time (ps)           2727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160422  RISE       1
\UART_LOG:BUART:tx_state_2\/main_4               macrocell21     2537   2727  2160430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_status_3\/q
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 2161985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_status_3\/q       macrocell32    1250   1250  2161985  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_3  statusicell2   2932   4182  2161985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

