{
  "module_name": "dce_8_0_d.h",
  "hash_id": "09a8d6f87e7436b551c374f194042ba50c0b3071522fff30cdc7ac79841b3282",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/dce/dce_8_0_d.h",
  "human_readable_source": " \n\n#ifndef DCE_8_0_D_H\n#define DCE_8_0_D_H\n\n#define mmPIPE0_PG_CONFIG                                                       0x1760\n#define mmPIPE0_PG_ENABLE                                                       0x1761\n#define mmPIPE0_PG_STATUS                                                       0x1762\n#define mmPIPE1_PG_CONFIG                                                       0x1764\n#define mmPIPE1_PG_ENABLE                                                       0x1765\n#define mmPIPE1_PG_STATUS                                                       0x1766\n#define mmPIPE2_PG_CONFIG                                                       0x1768\n#define mmPIPE2_PG_ENABLE                                                       0x1769\n#define mmPIPE2_PG_STATUS                                                       0x176a\n#define mmPIPE3_PG_CONFIG                                                       0x176c\n#define mmPIPE3_PG_ENABLE                                                       0x176d\n#define mmPIPE3_PG_STATUS                                                       0x176e\n#define mmPIPE4_PG_CONFIG                                                       0x1770\n#define mmPIPE4_PG_ENABLE                                                       0x1771\n#define mmPIPE4_PG_STATUS                                                       0x1772\n#define mmPIPE5_PG_CONFIG                                                       0x1774\n#define mmPIPE5_PG_ENABLE                                                       0x1775\n#define mmPIPE5_PG_STATUS                                                       0x1776\n#define mmDC_IP_REQUEST_CNTL                                                    0x1778\n#define mmDC_PGFSM_CONFIG_REG                                                   0x177c\n#define mmDC_PGFSM_WRITE_REG                                                    0x177d\n#define mmDC_PGCNTL_STATUS_REG                                                  0x177e\n#define mmDCPG_TEST_DEBUG_INDEX                                                 0x1779\n#define mmDCPG_TEST_DEBUG_DATA                                                  0x177b\n#define mmBL1_PWM_AMBIENT_LIGHT_LEVEL                                           0x1628\n#define mmBL1_PWM_USER_LEVEL                                                    0x1629\n#define mmBL1_PWM_TARGET_ABM_LEVEL                                              0x162a\n#define mmBL1_PWM_CURRENT_ABM_LEVEL                                             0x162b\n#define mmBL1_PWM_FINAL_DUTY_CYCLE                                              0x162c\n#define mmBL1_PWM_MINIMUM_DUTY_CYCLE                                            0x162d\n#define mmBL1_PWM_ABM_CNTL                                                      0x162e\n#define mmBL1_PWM_BL_UPDATE_SAMPLE_RATE                                         0x162f\n#define mmBL1_PWM_GRP2_REG_LOCK                                                 0x1630\n#define mmDC_ABM1_CNTL                                                          0x1638\n#define mmDC_ABM1_IPCSC_COEFF_SEL                                               0x1639\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_0                                            0x163a\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_1                                            0x163b\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_2                                            0x163c\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_3                                            0x163d\n#define mmDC_ABM1_ACE_OFFSET_SLOPE_4                                            0x163e\n#define mmDC_ABM1_ACE_THRES_12                                                  0x163f\n#define mmDC_ABM1_ACE_THRES_34                                                  0x1640\n#define mmDC_ABM1_ACE_CNTL_MISC                                                 0x1641\n#define mmDC_ABM1_DEBUG_MISC                                                    0x1649\n#define mmDC_ABM1_HGLS_REG_READ_PROGRESS                                        0x164a\n#define mmDC_ABM1_HG_MISC_CTRL                                                  0x164b\n#define mmDC_ABM1_LS_SUM_OF_LUMA                                                0x164c\n#define mmDC_ABM1_LS_MIN_MAX_LUMA                                               0x164d\n#define mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA                                      0x164e\n#define mmDC_ABM1_LS_PIXEL_COUNT                                                0x164f\n#define mmDC_ABM1_LS_OVR_SCAN_BIN                                               0x1650\n#define mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES                                  0x1651\n#define mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT                                      0x1652\n#define mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT                                      0x1653\n#define mmDC_ABM1_HG_SAMPLE_RATE                                                0x1654\n#define mmDC_ABM1_LS_SAMPLE_RATE                                                0x1655\n#define mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG                                        0x1656\n#define mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX                                        0x1657\n#define mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX                                       0x1658\n#define mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX                                      0x1659\n#define mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX                                      0x165a\n#define mmDC_ABM1_HG_RESULT_1                                                   0x165b\n#define mmDC_ABM1_HG_RESULT_2                                                   0x165c\n#define mmDC_ABM1_HG_RESULT_3                                                   0x165d\n#define mmDC_ABM1_HG_RESULT_4                                                   0x165e\n#define mmDC_ABM1_HG_RESULT_5                                                   0x165f\n#define mmDC_ABM1_HG_RESULT_6                                                   0x1660\n#define mmDC_ABM1_HG_RESULT_7                                                   0x1661\n#define mmDC_ABM1_HG_RESULT_8                                                   0x1662\n#define mmDC_ABM1_HG_RESULT_9                                                   0x1663\n#define mmDC_ABM1_HG_RESULT_10                                                  0x1664\n#define mmDC_ABM1_HG_RESULT_11                                                  0x1665\n#define mmDC_ABM1_HG_RESULT_12                                                  0x1666\n#define mmDC_ABM1_HG_RESULT_13                                                  0x1667\n#define mmDC_ABM1_HG_RESULT_14                                                  0x1668\n#define mmDC_ABM1_HG_RESULT_15                                                  0x1669\n#define mmDC_ABM1_HG_RESULT_16                                                  0x166a\n#define mmDC_ABM1_HG_RESULT_17                                                  0x166b\n#define mmDC_ABM1_HG_RESULT_18                                                  0x166c\n#define mmDC_ABM1_HG_RESULT_19                                                  0x166d\n#define mmDC_ABM1_HG_RESULT_20                                                  0x166e\n#define mmDC_ABM1_HG_RESULT_21                                                  0x166f\n#define mmDC_ABM1_HG_RESULT_22                                                  0x1670\n#define mmDC_ABM1_HG_RESULT_23                                                  0x1671\n#define mmDC_ABM1_HG_RESULT_24                                                  0x1672\n#define mmDC_ABM1_OVERSCAN_PIXEL_VALUE                                          0x169b\n#define mmDC_ABM1_BL_MASTER_LOCK                                                0x169c\n#define mmABM_TEST_DEBUG_INDEX                                                  0x169e\n#define mmABM_TEST_DEBUG_DATA                                                   0x169f\n#define mmCRTC_DCFE_CLOCK_CONTROL                                               0x1b7c\n#define mmCRTC0_CRTC_DCFE_CLOCK_CONTROL                                         0x1b7c\n#define mmCRTC1_CRTC_DCFE_CLOCK_CONTROL                                         0x1e7c\n#define mmCRTC2_CRTC_DCFE_CLOCK_CONTROL                                         0x417c\n#define mmCRTC3_CRTC_DCFE_CLOCK_CONTROL                                         0x447c\n#define mmCRTC4_CRTC_DCFE_CLOCK_CONTROL                                         0x477c\n#define mmCRTC5_CRTC_DCFE_CLOCK_CONTROL                                         0x4a7c\n#define mmCRTC_H_BLANK_EARLY_NUM                                                0x1b7d\n#define mmCRTC0_CRTC_H_BLANK_EARLY_NUM                                          0x1b7d\n#define mmCRTC1_CRTC_H_BLANK_EARLY_NUM                                          0x1e7d\n#define mmCRTC2_CRTC_H_BLANK_EARLY_NUM                                          0x417d\n#define mmCRTC3_CRTC_H_BLANK_EARLY_NUM                                          0x447d\n#define mmCRTC4_CRTC_H_BLANK_EARLY_NUM                                          0x477d\n#define mmCRTC5_CRTC_H_BLANK_EARLY_NUM                                          0x4a7d\n#define mmDCFE_DBG_SEL                                                          0x1b7e\n#define mmCRTC0_DCFE_DBG_SEL                                                    0x1b7e\n#define mmCRTC1_DCFE_DBG_SEL                                                    0x1e7e\n#define mmCRTC2_DCFE_DBG_SEL                                                    0x417e\n#define mmCRTC3_DCFE_DBG_SEL                                                    0x447e\n#define mmCRTC4_DCFE_DBG_SEL                                                    0x477e\n#define mmCRTC5_DCFE_DBG_SEL                                                    0x4a7e\n#define mmDCFE_MEM_LIGHT_SLEEP_CNTL                                             0x1b7f\n#define mmCRTC0_DCFE_MEM_LIGHT_SLEEP_CNTL                                       0x1b7f\n#define mmCRTC1_DCFE_MEM_LIGHT_SLEEP_CNTL                                       0x1e7f\n#define mmCRTC2_DCFE_MEM_LIGHT_SLEEP_CNTL                                       0x417f\n#define mmCRTC3_DCFE_MEM_LIGHT_SLEEP_CNTL                                       0x447f\n#define mmCRTC4_DCFE_MEM_LIGHT_SLEEP_CNTL                                       0x477f\n#define mmCRTC5_DCFE_MEM_LIGHT_SLEEP_CNTL                                       0x4a7f\n#define mmCRTC_H_TOTAL                                                          0x1b80\n#define mmCRTC0_CRTC_H_TOTAL                                                    0x1b80\n#define mmCRTC1_CRTC_H_TOTAL                                                    0x1e80\n#define mmCRTC2_CRTC_H_TOTAL                                                    0x4180\n#define mmCRTC3_CRTC_H_TOTAL                                                    0x4480\n#define mmCRTC4_CRTC_H_TOTAL                                                    0x4780\n#define mmCRTC5_CRTC_H_TOTAL                                                    0x4a80\n#define mmCRTC_H_BLANK_START_END                                                0x1b81\n#define mmCRTC0_CRTC_H_BLANK_START_END                                          0x1b81\n#define mmCRTC1_CRTC_H_BLANK_START_END                                          0x1e81\n#define mmCRTC2_CRTC_H_BLANK_START_END                                          0x4181\n#define mmCRTC3_CRTC_H_BLANK_START_END                                          0x4481\n#define mmCRTC4_CRTC_H_BLANK_START_END                                          0x4781\n#define mmCRTC5_CRTC_H_BLANK_START_END                                          0x4a81\n#define mmCRTC_H_SYNC_A                                                         0x1b82\n#define mmCRTC0_CRTC_H_SYNC_A                                                   0x1b82\n#define mmCRTC1_CRTC_H_SYNC_A                                                   0x1e82\n#define mmCRTC2_CRTC_H_SYNC_A                                                   0x4182\n#define mmCRTC3_CRTC_H_SYNC_A                                                   0x4482\n#define mmCRTC4_CRTC_H_SYNC_A                                                   0x4782\n#define mmCRTC5_CRTC_H_SYNC_A                                                   0x4a82\n#define mmCRTC_H_SYNC_A_CNTL                                                    0x1b83\n#define mmCRTC0_CRTC_H_SYNC_A_CNTL                                              0x1b83\n#define mmCRTC1_CRTC_H_SYNC_A_CNTL                                              0x1e83\n#define mmCRTC2_CRTC_H_SYNC_A_CNTL                                              0x4183\n#define mmCRTC3_CRTC_H_SYNC_A_CNTL                                              0x4483\n#define mmCRTC4_CRTC_H_SYNC_A_CNTL                                              0x4783\n#define mmCRTC5_CRTC_H_SYNC_A_CNTL                                              0x4a83\n#define mmCRTC_H_SYNC_B                                                         0x1b84\n#define mmCRTC0_CRTC_H_SYNC_B                                                   0x1b84\n#define mmCRTC1_CRTC_H_SYNC_B                                                   0x1e84\n#define mmCRTC2_CRTC_H_SYNC_B                                                   0x4184\n#define mmCRTC3_CRTC_H_SYNC_B                                                   0x4484\n#define mmCRTC4_CRTC_H_SYNC_B                                                   0x4784\n#define mmCRTC5_CRTC_H_SYNC_B                                                   0x4a84\n#define mmCRTC_H_SYNC_B_CNTL                                                    0x1b85\n#define mmCRTC0_CRTC_H_SYNC_B_CNTL                                              0x1b85\n#define mmCRTC1_CRTC_H_SYNC_B_CNTL                                              0x1e85\n#define mmCRTC2_CRTC_H_SYNC_B_CNTL                                              0x4185\n#define mmCRTC3_CRTC_H_SYNC_B_CNTL                                              0x4485\n#define mmCRTC4_CRTC_H_SYNC_B_CNTL                                              0x4785\n#define mmCRTC5_CRTC_H_SYNC_B_CNTL                                              0x4a85\n#define mmCRTC_VBI_END                                                          0x1b86\n#define mmCRTC0_CRTC_VBI_END                                                    0x1b86\n#define mmCRTC1_CRTC_VBI_END                                                    0x1e86\n#define mmCRTC2_CRTC_VBI_END                                                    0x4186\n#define mmCRTC3_CRTC_VBI_END                                                    0x4486\n#define mmCRTC4_CRTC_VBI_END                                                    0x4786\n#define mmCRTC5_CRTC_VBI_END                                                    0x4a86\n#define mmCRTC_V_TOTAL                                                          0x1b87\n#define mmCRTC0_CRTC_V_TOTAL                                                    0x1b87\n#define mmCRTC1_CRTC_V_TOTAL                                                    0x1e87\n#define mmCRTC2_CRTC_V_TOTAL                                                    0x4187\n#define mmCRTC3_CRTC_V_TOTAL                                                    0x4487\n#define mmCRTC4_CRTC_V_TOTAL                                                    0x4787\n#define mmCRTC5_CRTC_V_TOTAL                                                    0x4a87\n#define mmCRTC_V_TOTAL_MIN                                                      0x1b88\n#define mmCRTC0_CRTC_V_TOTAL_MIN                                                0x1b88\n#define mmCRTC1_CRTC_V_TOTAL_MIN                                                0x1e88\n#define mmCRTC2_CRTC_V_TOTAL_MIN                                                0x4188\n#define mmCRTC3_CRTC_V_TOTAL_MIN                                                0x4488\n#define mmCRTC4_CRTC_V_TOTAL_MIN                                                0x4788\n#define mmCRTC5_CRTC_V_TOTAL_MIN                                                0x4a88\n#define mmCRTC_V_TOTAL_MAX                                                      0x1b89\n#define mmCRTC0_CRTC_V_TOTAL_MAX                                                0x1b89\n#define mmCRTC1_CRTC_V_TOTAL_MAX                                                0x1e89\n#define mmCRTC2_CRTC_V_TOTAL_MAX                                                0x4189\n#define mmCRTC3_CRTC_V_TOTAL_MAX                                                0x4489\n#define mmCRTC4_CRTC_V_TOTAL_MAX                                                0x4789\n#define mmCRTC5_CRTC_V_TOTAL_MAX                                                0x4a89\n#define mmCRTC_V_TOTAL_CONTROL                                                  0x1b8a\n#define mmCRTC0_CRTC_V_TOTAL_CONTROL                                            0x1b8a\n#define mmCRTC1_CRTC_V_TOTAL_CONTROL                                            0x1e8a\n#define mmCRTC2_CRTC_V_TOTAL_CONTROL                                            0x418a\n#define mmCRTC3_CRTC_V_TOTAL_CONTROL                                            0x448a\n#define mmCRTC4_CRTC_V_TOTAL_CONTROL                                            0x478a\n#define mmCRTC5_CRTC_V_TOTAL_CONTROL                                            0x4a8a\n#define mmCRTC_V_TOTAL_INT_STATUS                                               0x1b8b\n#define mmCRTC0_CRTC_V_TOTAL_INT_STATUS                                         0x1b8b\n#define mmCRTC1_CRTC_V_TOTAL_INT_STATUS                                         0x1e8b\n#define mmCRTC2_CRTC_V_TOTAL_INT_STATUS                                         0x418b\n#define mmCRTC3_CRTC_V_TOTAL_INT_STATUS                                         0x448b\n#define mmCRTC4_CRTC_V_TOTAL_INT_STATUS                                         0x478b\n#define mmCRTC5_CRTC_V_TOTAL_INT_STATUS                                         0x4a8b\n#define mmCRTC_VSYNC_NOM_INT_STATUS                                             0x1b8c\n#define mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS                                       0x1b8c\n#define mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS                                       0x1e8c\n#define mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS                                       0x418c\n#define mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS                                       0x448c\n#define mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS                                       0x478c\n#define mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS                                       0x4a8c\n#define mmCRTC_V_BLANK_START_END                                                0x1b8d\n#define mmCRTC0_CRTC_V_BLANK_START_END                                          0x1b8d\n#define mmCRTC1_CRTC_V_BLANK_START_END                                          0x1e8d\n#define mmCRTC2_CRTC_V_BLANK_START_END                                          0x418d\n#define mmCRTC3_CRTC_V_BLANK_START_END                                          0x448d\n#define mmCRTC4_CRTC_V_BLANK_START_END                                          0x478d\n#define mmCRTC5_CRTC_V_BLANK_START_END                                          0x4a8d\n#define mmCRTC_V_SYNC_A                                                         0x1b8e\n#define mmCRTC0_CRTC_V_SYNC_A                                                   0x1b8e\n#define mmCRTC1_CRTC_V_SYNC_A                                                   0x1e8e\n#define mmCRTC2_CRTC_V_SYNC_A                                                   0x418e\n#define mmCRTC3_CRTC_V_SYNC_A                                                   0x448e\n#define mmCRTC4_CRTC_V_SYNC_A                                                   0x478e\n#define mmCRTC5_CRTC_V_SYNC_A                                                   0x4a8e\n#define mmCRTC_V_SYNC_A_CNTL                                                    0x1b8f\n#define mmCRTC0_CRTC_V_SYNC_A_CNTL                                              0x1b8f\n#define mmCRTC1_CRTC_V_SYNC_A_CNTL                                              0x1e8f\n#define mmCRTC2_CRTC_V_SYNC_A_CNTL                                              0x418f\n#define mmCRTC3_CRTC_V_SYNC_A_CNTL                                              0x448f\n#define mmCRTC4_CRTC_V_SYNC_A_CNTL                                              0x478f\n#define mmCRTC5_CRTC_V_SYNC_A_CNTL                                              0x4a8f\n#define mmCRTC_V_SYNC_B                                                         0x1b90\n#define mmCRTC0_CRTC_V_SYNC_B                                                   0x1b90\n#define mmCRTC1_CRTC_V_SYNC_B                                                   0x1e90\n#define mmCRTC2_CRTC_V_SYNC_B                                                   0x4190\n#define mmCRTC3_CRTC_V_SYNC_B                                                   0x4490\n#define mmCRTC4_CRTC_V_SYNC_B                                                   0x4790\n#define mmCRTC5_CRTC_V_SYNC_B                                                   0x4a90\n#define mmCRTC_V_SYNC_B_CNTL                                                    0x1b91\n#define mmCRTC0_CRTC_V_SYNC_B_CNTL                                              0x1b91\n#define mmCRTC1_CRTC_V_SYNC_B_CNTL                                              0x1e91\n#define mmCRTC2_CRTC_V_SYNC_B_CNTL                                              0x4191\n#define mmCRTC3_CRTC_V_SYNC_B_CNTL                                              0x4491\n#define mmCRTC4_CRTC_V_SYNC_B_CNTL                                              0x4791\n#define mmCRTC5_CRTC_V_SYNC_B_CNTL                                              0x4a91\n#define mmCRTC_DTMTEST_CNTL                                                     0x1b92\n#define mmCRTC0_CRTC_DTMTEST_CNTL                                               0x1b92\n#define mmCRTC1_CRTC_DTMTEST_CNTL                                               0x1e92\n#define mmCRTC2_CRTC_DTMTEST_CNTL                                               0x4192\n#define mmCRTC3_CRTC_DTMTEST_CNTL                                               0x4492\n#define mmCRTC4_CRTC_DTMTEST_CNTL                                               0x4792\n#define mmCRTC5_CRTC_DTMTEST_CNTL                                               0x4a92\n#define mmCRTC_DTMTEST_STATUS_POSITION                                          0x1b93\n#define mmCRTC0_CRTC_DTMTEST_STATUS_POSITION                                    0x1b93\n#define mmCRTC1_CRTC_DTMTEST_STATUS_POSITION                                    0x1e93\n#define mmCRTC2_CRTC_DTMTEST_STATUS_POSITION                                    0x4193\n#define mmCRTC3_CRTC_DTMTEST_STATUS_POSITION                                    0x4493\n#define mmCRTC4_CRTC_DTMTEST_STATUS_POSITION                                    0x4793\n#define mmCRTC5_CRTC_DTMTEST_STATUS_POSITION                                    0x4a93\n#define mmCRTC_TRIGA_CNTL                                                       0x1b94\n#define mmCRTC0_CRTC_TRIGA_CNTL                                                 0x1b94\n#define mmCRTC1_CRTC_TRIGA_CNTL                                                 0x1e94\n#define mmCRTC2_CRTC_TRIGA_CNTL                                                 0x4194\n#define mmCRTC3_CRTC_TRIGA_CNTL                                                 0x4494\n#define mmCRTC4_CRTC_TRIGA_CNTL                                                 0x4794\n#define mmCRTC5_CRTC_TRIGA_CNTL                                                 0x4a94\n#define mmCRTC_TRIGA_MANUAL_TRIG                                                0x1b95\n#define mmCRTC0_CRTC_TRIGA_MANUAL_TRIG                                          0x1b95\n#define mmCRTC1_CRTC_TRIGA_MANUAL_TRIG                                          0x1e95\n#define mmCRTC2_CRTC_TRIGA_MANUAL_TRIG                                          0x4195\n#define mmCRTC3_CRTC_TRIGA_MANUAL_TRIG                                          0x4495\n#define mmCRTC4_CRTC_TRIGA_MANUAL_TRIG                                          0x4795\n#define mmCRTC5_CRTC_TRIGA_MANUAL_TRIG                                          0x4a95\n#define mmCRTC_TRIGB_CNTL                                                       0x1b96\n#define mmCRTC0_CRTC_TRIGB_CNTL                                                 0x1b96\n#define mmCRTC1_CRTC_TRIGB_CNTL                                                 0x1e96\n#define mmCRTC2_CRTC_TRIGB_CNTL                                                 0x4196\n#define mmCRTC3_CRTC_TRIGB_CNTL                                                 0x4496\n#define mmCRTC4_CRTC_TRIGB_CNTL                                                 0x4796\n#define mmCRTC5_CRTC_TRIGB_CNTL                                                 0x4a96\n#define mmCRTC_TRIGB_MANUAL_TRIG                                                0x1b97\n#define mmCRTC0_CRTC_TRIGB_MANUAL_TRIG                                          0x1b97\n#define mmCRTC1_CRTC_TRIGB_MANUAL_TRIG                                          0x1e97\n#define mmCRTC2_CRTC_TRIGB_MANUAL_TRIG                                          0x4197\n#define mmCRTC3_CRTC_TRIGB_MANUAL_TRIG                                          0x4497\n#define mmCRTC4_CRTC_TRIGB_MANUAL_TRIG                                          0x4797\n#define mmCRTC5_CRTC_TRIGB_MANUAL_TRIG                                          0x4a97\n#define mmCRTC_FORCE_COUNT_NOW_CNTL                                             0x1b98\n#define mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL                                       0x1b98\n#define mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL                                       0x1e98\n#define mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL                                       0x4198\n#define mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL                                       0x4498\n#define mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL                                       0x4798\n#define mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL                                       0x4a98\n#define mmCRTC_FLOW_CONTROL                                                     0x1b99\n#define mmCRTC0_CRTC_FLOW_CONTROL                                               0x1b99\n#define mmCRTC1_CRTC_FLOW_CONTROL                                               0x1e99\n#define mmCRTC2_CRTC_FLOW_CONTROL                                               0x4199\n#define mmCRTC3_CRTC_FLOW_CONTROL                                               0x4499\n#define mmCRTC4_CRTC_FLOW_CONTROL                                               0x4799\n#define mmCRTC5_CRTC_FLOW_CONTROL                                               0x4a99\n#define mmCRTC_STEREO_FORCE_NEXT_EYE                                            0x1b9b\n#define mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE                                      0x1b9b\n#define mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE                                      0x1e9b\n#define mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE                                      0x419b\n#define mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE                                      0x449b\n#define mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE                                      0x479b\n#define mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE                                      0x4a9b\n#define mmCRTC_CONTROL                                                          0x1b9c\n#define mmCRTC0_CRTC_CONTROL                                                    0x1b9c\n#define mmCRTC1_CRTC_CONTROL                                                    0x1e9c\n#define mmCRTC2_CRTC_CONTROL                                                    0x419c\n#define mmCRTC3_CRTC_CONTROL                                                    0x449c\n#define mmCRTC4_CRTC_CONTROL                                                    0x479c\n#define mmCRTC5_CRTC_CONTROL                                                    0x4a9c\n#define mmCRTC_BLANK_CONTROL                                                    0x1b9d\n#define mmCRTC0_CRTC_BLANK_CONTROL                                              0x1b9d\n#define mmCRTC1_CRTC_BLANK_CONTROL                                              0x1e9d\n#define mmCRTC2_CRTC_BLANK_CONTROL                                              0x419d\n#define mmCRTC3_CRTC_BLANK_CONTROL                                              0x449d\n#define mmCRTC4_CRTC_BLANK_CONTROL                                              0x479d\n#define mmCRTC5_CRTC_BLANK_CONTROL                                              0x4a9d\n#define mmCRTC_INTERLACE_CONTROL                                                0x1b9e\n#define mmCRTC0_CRTC_INTERLACE_CONTROL                                          0x1b9e\n#define mmCRTC1_CRTC_INTERLACE_CONTROL                                          0x1e9e\n#define mmCRTC2_CRTC_INTERLACE_CONTROL                                          0x419e\n#define mmCRTC3_CRTC_INTERLACE_CONTROL                                          0x449e\n#define mmCRTC4_CRTC_INTERLACE_CONTROL                                          0x479e\n#define mmCRTC5_CRTC_INTERLACE_CONTROL                                          0x4a9e\n#define mmCRTC_INTERLACE_STATUS                                                 0x1b9f\n#define mmCRTC0_CRTC_INTERLACE_STATUS                                           0x1b9f\n#define mmCRTC1_CRTC_INTERLACE_STATUS                                           0x1e9f\n#define mmCRTC2_CRTC_INTERLACE_STATUS                                           0x419f\n#define mmCRTC3_CRTC_INTERLACE_STATUS                                           0x449f\n#define mmCRTC4_CRTC_INTERLACE_STATUS                                           0x479f\n#define mmCRTC5_CRTC_INTERLACE_STATUS                                           0x4a9f\n#define mmCRTC_FIELD_INDICATION_CONTROL                                         0x1ba0\n#define mmCRTC0_CRTC_FIELD_INDICATION_CONTROL                                   0x1ba0\n#define mmCRTC1_CRTC_FIELD_INDICATION_CONTROL                                   0x1ea0\n#define mmCRTC2_CRTC_FIELD_INDICATION_CONTROL                                   0x41a0\n#define mmCRTC3_CRTC_FIELD_INDICATION_CONTROL                                   0x44a0\n#define mmCRTC4_CRTC_FIELD_INDICATION_CONTROL                                   0x47a0\n#define mmCRTC5_CRTC_FIELD_INDICATION_CONTROL                                   0x4aa0\n#define mmCRTC_PIXEL_DATA_READBACK0                                             0x1ba1\n#define mmCRTC0_CRTC_PIXEL_DATA_READBACK0                                       0x1ba1\n#define mmCRTC1_CRTC_PIXEL_DATA_READBACK0                                       0x1ea1\n#define mmCRTC2_CRTC_PIXEL_DATA_READBACK0                                       0x41a1\n#define mmCRTC3_CRTC_PIXEL_DATA_READBACK0                                       0x44a1\n#define mmCRTC4_CRTC_PIXEL_DATA_READBACK0                                       0x47a1\n#define mmCRTC5_CRTC_PIXEL_DATA_READBACK0                                       0x4aa1\n#define mmCRTC_PIXEL_DATA_READBACK1                                             0x1ba2\n#define mmCRTC0_CRTC_PIXEL_DATA_READBACK1                                       0x1ba2\n#define mmCRTC1_CRTC_PIXEL_DATA_READBACK1                                       0x1ea2\n#define mmCRTC2_CRTC_PIXEL_DATA_READBACK1                                       0x41a2\n#define mmCRTC3_CRTC_PIXEL_DATA_READBACK1                                       0x44a2\n#define mmCRTC4_CRTC_PIXEL_DATA_READBACK1                                       0x47a2\n#define mmCRTC5_CRTC_PIXEL_DATA_READBACK1                                       0x4aa2\n#define mmCRTC_STATUS                                                           0x1ba3\n#define mmCRTC0_CRTC_STATUS                                                     0x1ba3\n#define mmCRTC1_CRTC_STATUS                                                     0x1ea3\n#define mmCRTC2_CRTC_STATUS                                                     0x41a3\n#define mmCRTC3_CRTC_STATUS                                                     0x44a3\n#define mmCRTC4_CRTC_STATUS                                                     0x47a3\n#define mmCRTC5_CRTC_STATUS                                                     0x4aa3\n#define mmCRTC_STATUS_POSITION                                                  0x1ba4\n#define mmCRTC0_CRTC_STATUS_POSITION                                            0x1ba4\n#define mmCRTC1_CRTC_STATUS_POSITION                                            0x1ea4\n#define mmCRTC2_CRTC_STATUS_POSITION                                            0x41a4\n#define mmCRTC3_CRTC_STATUS_POSITION                                            0x44a4\n#define mmCRTC4_CRTC_STATUS_POSITION                                            0x47a4\n#define mmCRTC5_CRTC_STATUS_POSITION                                            0x4aa4\n#define mmCRTC_NOM_VERT_POSITION                                                0x1ba5\n#define mmCRTC0_CRTC_NOM_VERT_POSITION                                          0x1ba5\n#define mmCRTC1_CRTC_NOM_VERT_POSITION                                          0x1ea5\n#define mmCRTC2_CRTC_NOM_VERT_POSITION                                          0x41a5\n#define mmCRTC3_CRTC_NOM_VERT_POSITION                                          0x44a5\n#define mmCRTC4_CRTC_NOM_VERT_POSITION                                          0x47a5\n#define mmCRTC5_CRTC_NOM_VERT_POSITION                                          0x4aa5\n#define mmCRTC_STATUS_FRAME_COUNT                                               0x1ba6\n#define mmCRTC0_CRTC_STATUS_FRAME_COUNT                                         0x1ba6\n#define mmCRTC1_CRTC_STATUS_FRAME_COUNT                                         0x1ea6\n#define mmCRTC2_CRTC_STATUS_FRAME_COUNT                                         0x41a6\n#define mmCRTC3_CRTC_STATUS_FRAME_COUNT                                         0x44a6\n#define mmCRTC4_CRTC_STATUS_FRAME_COUNT                                         0x47a6\n#define mmCRTC5_CRTC_STATUS_FRAME_COUNT                                         0x4aa6\n#define mmCRTC_STATUS_VF_COUNT                                                  0x1ba7\n#define mmCRTC0_CRTC_STATUS_VF_COUNT                                            0x1ba7\n#define mmCRTC1_CRTC_STATUS_VF_COUNT                                            0x1ea7\n#define mmCRTC2_CRTC_STATUS_VF_COUNT                                            0x41a7\n#define mmCRTC3_CRTC_STATUS_VF_COUNT                                            0x44a7\n#define mmCRTC4_CRTC_STATUS_VF_COUNT                                            0x47a7\n#define mmCRTC5_CRTC_STATUS_VF_COUNT                                            0x4aa7\n#define mmCRTC_STATUS_HV_COUNT                                                  0x1ba8\n#define mmCRTC0_CRTC_STATUS_HV_COUNT                                            0x1ba8\n#define mmCRTC1_CRTC_STATUS_HV_COUNT                                            0x1ea8\n#define mmCRTC2_CRTC_STATUS_HV_COUNT                                            0x41a8\n#define mmCRTC3_CRTC_STATUS_HV_COUNT                                            0x44a8\n#define mmCRTC4_CRTC_STATUS_HV_COUNT                                            0x47a8\n#define mmCRTC5_CRTC_STATUS_HV_COUNT                                            0x4aa8\n#define mmCRTC_COUNT_CONTROL                                                    0x1ba9\n#define mmCRTC0_CRTC_COUNT_CONTROL                                              0x1ba9\n#define mmCRTC1_CRTC_COUNT_CONTROL                                              0x1ea9\n#define mmCRTC2_CRTC_COUNT_CONTROL                                              0x41a9\n#define mmCRTC3_CRTC_COUNT_CONTROL                                              0x44a9\n#define mmCRTC4_CRTC_COUNT_CONTROL                                              0x47a9\n#define mmCRTC5_CRTC_COUNT_CONTROL                                              0x4aa9\n#define mmCRTC_COUNT_RESET                                                      0x1baa\n#define mmCRTC0_CRTC_COUNT_RESET                                                0x1baa\n#define mmCRTC1_CRTC_COUNT_RESET                                                0x1eaa\n#define mmCRTC2_CRTC_COUNT_RESET                                                0x41aa\n#define mmCRTC3_CRTC_COUNT_RESET                                                0x44aa\n#define mmCRTC4_CRTC_COUNT_RESET                                                0x47aa\n#define mmCRTC5_CRTC_COUNT_RESET                                                0x4aaa\n#define mmCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                                     0x1bab\n#define mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                               0x1bab\n#define mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                               0x1eab\n#define mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                               0x41ab\n#define mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                               0x44ab\n#define mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                               0x47ab\n#define mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE                               0x4aab\n#define mmCRTC_VERT_SYNC_CONTROL                                                0x1bac\n#define mmCRTC0_CRTC_VERT_SYNC_CONTROL                                          0x1bac\n#define mmCRTC1_CRTC_VERT_SYNC_CONTROL                                          0x1eac\n#define mmCRTC2_CRTC_VERT_SYNC_CONTROL                                          0x41ac\n#define mmCRTC3_CRTC_VERT_SYNC_CONTROL                                          0x44ac\n#define mmCRTC4_CRTC_VERT_SYNC_CONTROL                                          0x47ac\n#define mmCRTC5_CRTC_VERT_SYNC_CONTROL                                          0x4aac\n#define mmCRTC_STEREO_STATUS                                                    0x1bad\n#define mmCRTC0_CRTC_STEREO_STATUS                                              0x1bad\n#define mmCRTC1_CRTC_STEREO_STATUS                                              0x1ead\n#define mmCRTC2_CRTC_STEREO_STATUS                                              0x41ad\n#define mmCRTC3_CRTC_STEREO_STATUS                                              0x44ad\n#define mmCRTC4_CRTC_STEREO_STATUS                                              0x47ad\n#define mmCRTC5_CRTC_STEREO_STATUS                                              0x4aad\n#define mmCRTC_STEREO_CONTROL                                                   0x1bae\n#define mmCRTC0_CRTC_STEREO_CONTROL                                             0x1bae\n#define mmCRTC1_CRTC_STEREO_CONTROL                                             0x1eae\n#define mmCRTC2_CRTC_STEREO_CONTROL                                             0x41ae\n#define mmCRTC3_CRTC_STEREO_CONTROL                                             0x44ae\n#define mmCRTC4_CRTC_STEREO_CONTROL                                             0x47ae\n#define mmCRTC5_CRTC_STEREO_CONTROL                                             0x4aae\n#define mmCRTC_SNAPSHOT_STATUS                                                  0x1baf\n#define mmCRTC0_CRTC_SNAPSHOT_STATUS                                            0x1baf\n#define mmCRTC1_CRTC_SNAPSHOT_STATUS                                            0x1eaf\n#define mmCRTC2_CRTC_SNAPSHOT_STATUS                                            0x41af\n#define mmCRTC3_CRTC_SNAPSHOT_STATUS                                            0x44af\n#define mmCRTC4_CRTC_SNAPSHOT_STATUS                                            0x47af\n#define mmCRTC5_CRTC_SNAPSHOT_STATUS                                            0x4aaf\n#define mmCRTC_SNAPSHOT_CONTROL                                                 0x1bb0\n#define mmCRTC0_CRTC_SNAPSHOT_CONTROL                                           0x1bb0\n#define mmCRTC1_CRTC_SNAPSHOT_CONTROL                                           0x1eb0\n#define mmCRTC2_CRTC_SNAPSHOT_CONTROL                                           0x41b0\n#define mmCRTC3_CRTC_SNAPSHOT_CONTROL                                           0x44b0\n#define mmCRTC4_CRTC_SNAPSHOT_CONTROL                                           0x47b0\n#define mmCRTC5_CRTC_SNAPSHOT_CONTROL                                           0x4ab0\n#define mmCRTC_SNAPSHOT_POSITION                                                0x1bb1\n#define mmCRTC0_CRTC_SNAPSHOT_POSITION                                          0x1bb1\n#define mmCRTC1_CRTC_SNAPSHOT_POSITION                                          0x1eb1\n#define mmCRTC2_CRTC_SNAPSHOT_POSITION                                          0x41b1\n#define mmCRTC3_CRTC_SNAPSHOT_POSITION                                          0x44b1\n#define mmCRTC4_CRTC_SNAPSHOT_POSITION                                          0x47b1\n#define mmCRTC5_CRTC_SNAPSHOT_POSITION                                          0x4ab1\n#define mmCRTC_SNAPSHOT_FRAME                                                   0x1bb2\n#define mmCRTC0_CRTC_SNAPSHOT_FRAME                                             0x1bb2\n#define mmCRTC1_CRTC_SNAPSHOT_FRAME                                             0x1eb2\n#define mmCRTC2_CRTC_SNAPSHOT_FRAME                                             0x41b2\n#define mmCRTC3_CRTC_SNAPSHOT_FRAME                                             0x44b2\n#define mmCRTC4_CRTC_SNAPSHOT_FRAME                                             0x47b2\n#define mmCRTC5_CRTC_SNAPSHOT_FRAME                                             0x4ab2\n#define mmCRTC_START_LINE_CONTROL                                               0x1bb3\n#define mmCRTC0_CRTC_START_LINE_CONTROL                                         0x1bb3\n#define mmCRTC1_CRTC_START_LINE_CONTROL                                         0x1eb3\n#define mmCRTC2_CRTC_START_LINE_CONTROL                                         0x41b3\n#define mmCRTC3_CRTC_START_LINE_CONTROL                                         0x44b3\n#define mmCRTC4_CRTC_START_LINE_CONTROL                                         0x47b3\n#define mmCRTC5_CRTC_START_LINE_CONTROL                                         0x4ab3\n#define mmCRTC_INTERRUPT_CONTROL                                                0x1bb4\n#define mmCRTC0_CRTC_INTERRUPT_CONTROL                                          0x1bb4\n#define mmCRTC1_CRTC_INTERRUPT_CONTROL                                          0x1eb4\n#define mmCRTC2_CRTC_INTERRUPT_CONTROL                                          0x41b4\n#define mmCRTC3_CRTC_INTERRUPT_CONTROL                                          0x44b4\n#define mmCRTC4_CRTC_INTERRUPT_CONTROL                                          0x47b4\n#define mmCRTC5_CRTC_INTERRUPT_CONTROL                                          0x4ab4\n#define mmCRTC_UPDATE_LOCK                                                      0x1bb5\n#define mmCRTC0_CRTC_UPDATE_LOCK                                                0x1bb5\n#define mmCRTC1_CRTC_UPDATE_LOCK                                                0x1eb5\n#define mmCRTC2_CRTC_UPDATE_LOCK                                                0x41b5\n#define mmCRTC3_CRTC_UPDATE_LOCK                                                0x44b5\n#define mmCRTC4_CRTC_UPDATE_LOCK                                                0x47b5\n#define mmCRTC5_CRTC_UPDATE_LOCK                                                0x4ab5\n#define mmCRTC_DOUBLE_BUFFER_CONTROL                                            0x1bb6\n#define mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL                                      0x1bb6\n#define mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL                                      0x1eb6\n#define mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL                                      0x41b6\n#define mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL                                      0x44b6\n#define mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL                                      0x47b6\n#define mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL                                      0x4ab6\n#define mmCRTC_VGA_PARAMETER_CAPTURE_MODE                                       0x1bb7\n#define mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE                                 0x1bb7\n#define mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE                                 0x1eb7\n#define mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE                                 0x41b7\n#define mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE                                 0x44b7\n#define mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE                                 0x47b7\n#define mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE                                 0x4ab7\n#define mmCRTC_TEST_PATTERN_CONTROL                                             0x1bba\n#define mmCRTC0_CRTC_TEST_PATTERN_CONTROL                                       0x1bba\n#define mmCRTC1_CRTC_TEST_PATTERN_CONTROL                                       0x1eba\n#define mmCRTC2_CRTC_TEST_PATTERN_CONTROL                                       0x41ba\n#define mmCRTC3_CRTC_TEST_PATTERN_CONTROL                                       0x44ba\n#define mmCRTC4_CRTC_TEST_PATTERN_CONTROL                                       0x47ba\n#define mmCRTC5_CRTC_TEST_PATTERN_CONTROL                                       0x4aba\n#define mmCRTC_TEST_PATTERN_PARAMETERS                                          0x1bbb\n#define mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS                                    0x1bbb\n#define mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS                                    0x1ebb\n#define mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS                                    0x41bb\n#define mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS                                    0x44bb\n#define mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS                                    0x47bb\n#define mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS                                    0x4abb\n#define mmCRTC_TEST_PATTERN_COLOR                                               0x1bbc\n#define mmCRTC0_CRTC_TEST_PATTERN_COLOR                                         0x1bbc\n#define mmCRTC1_CRTC_TEST_PATTERN_COLOR                                         0x1ebc\n#define mmCRTC2_CRTC_TEST_PATTERN_COLOR                                         0x41bc\n#define mmCRTC3_CRTC_TEST_PATTERN_COLOR                                         0x44bc\n#define mmCRTC4_CRTC_TEST_PATTERN_COLOR                                         0x47bc\n#define mmCRTC5_CRTC_TEST_PATTERN_COLOR                                         0x4abc\n#define mmMASTER_UPDATE_LOCK                                                    0x1bbd\n#define mmCRTC0_MASTER_UPDATE_LOCK                                              0x1bbd\n#define mmCRTC1_MASTER_UPDATE_LOCK                                              0x1ebd\n#define mmCRTC2_MASTER_UPDATE_LOCK                                              0x41bd\n#define mmCRTC3_MASTER_UPDATE_LOCK                                              0x44bd\n#define mmCRTC4_MASTER_UPDATE_LOCK                                              0x47bd\n#define mmCRTC5_MASTER_UPDATE_LOCK                                              0x4abd\n#define mmMASTER_UPDATE_MODE                                                    0x1bbe\n#define mmCRTC0_MASTER_UPDATE_MODE                                              0x1bbe\n#define mmCRTC1_MASTER_UPDATE_MODE                                              0x1ebe\n#define mmCRTC2_MASTER_UPDATE_MODE                                              0x41be\n#define mmCRTC3_MASTER_UPDATE_MODE                                              0x44be\n#define mmCRTC4_MASTER_UPDATE_MODE                                              0x47be\n#define mmCRTC5_MASTER_UPDATE_MODE                                              0x4abe\n#define mmCRTC_MVP_INBAND_CNTL_INSERT                                           0x1bbf\n#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT                                     0x1bbf\n#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT                                     0x1ebf\n#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT                                     0x41bf\n#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT                                     0x44bf\n#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT                                     0x47bf\n#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT                                     0x4abf\n#define mmCRTC_MVP_INBAND_CNTL_INSERT_TIMER                                     0x1bc0\n#define mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                               0x1bc0\n#define mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                               0x1ec0\n#define mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                               0x41c0\n#define mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                               0x44c0\n#define mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                               0x47c0\n#define mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER                               0x4ac0\n#define mmCRTC_MVP_STATUS                                                       0x1bc1\n#define mmCRTC0_CRTC_MVP_STATUS                                                 0x1bc1\n#define mmCRTC1_CRTC_MVP_STATUS                                                 0x1ec1\n#define mmCRTC2_CRTC_MVP_STATUS                                                 0x41c1\n#define mmCRTC3_CRTC_MVP_STATUS                                                 0x44c1\n#define mmCRTC4_CRTC_MVP_STATUS                                                 0x47c1\n#define mmCRTC5_CRTC_MVP_STATUS                                                 0x4ac1\n#define mmCRTC_MASTER_EN                                                        0x1bc2\n#define mmCRTC0_CRTC_MASTER_EN                                                  0x1bc2\n#define mmCRTC1_CRTC_MASTER_EN                                                  0x1ec2\n#define mmCRTC2_CRTC_MASTER_EN                                                  0x41c2\n#define mmCRTC3_CRTC_MASTER_EN                                                  0x44c2\n#define mmCRTC4_CRTC_MASTER_EN                                                  0x47c2\n#define mmCRTC5_CRTC_MASTER_EN                                                  0x4ac2\n#define mmCRTC_ALLOW_STOP_OFF_V_CNT                                             0x1bc3\n#define mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT                                       0x1bc3\n#define mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT                                       0x1ec3\n#define mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT                                       0x41c3\n#define mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT                                       0x44c3\n#define mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT                                       0x47c3\n#define mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT                                       0x4ac3\n#define mmCRTC_V_UPDATE_INT_STATUS                                              0x1bc4\n#define mmCRTC0_CRTC_V_UPDATE_INT_STATUS                                        0x1bc4\n#define mmCRTC1_CRTC_V_UPDATE_INT_STATUS                                        0x1ec4\n#define mmCRTC2_CRTC_V_UPDATE_INT_STATUS                                        0x41c4\n#define mmCRTC3_CRTC_V_UPDATE_INT_STATUS                                        0x44c4\n#define mmCRTC4_CRTC_V_UPDATE_INT_STATUS                                        0x47c4\n#define mmCRTC5_CRTC_V_UPDATE_INT_STATUS                                        0x4ac4\n#define mmCRTC_OVERSCAN_COLOR                                                   0x1bc8\n#define mmCRTC0_CRTC_OVERSCAN_COLOR                                             0x1bc8\n#define mmCRTC1_CRTC_OVERSCAN_COLOR                                             0x1ec8\n#define mmCRTC2_CRTC_OVERSCAN_COLOR                                             0x41c8\n#define mmCRTC3_CRTC_OVERSCAN_COLOR                                             0x44c8\n#define mmCRTC4_CRTC_OVERSCAN_COLOR                                             0x47c8\n#define mmCRTC5_CRTC_OVERSCAN_COLOR                                             0x4ac8\n#define mmCRTC_OVERSCAN_COLOR_EXT                                               0x1bc9\n#define mmCRTC0_CRTC_OVERSCAN_COLOR_EXT                                         0x1bc9\n#define mmCRTC1_CRTC_OVERSCAN_COLOR_EXT                                         0x1ec9\n#define mmCRTC2_CRTC_OVERSCAN_COLOR_EXT                                         0x41c9\n#define mmCRTC3_CRTC_OVERSCAN_COLOR_EXT                                         0x44c9\n#define mmCRTC4_CRTC_OVERSCAN_COLOR_EXT                                         0x47c9\n#define mmCRTC5_CRTC_OVERSCAN_COLOR_EXT                                         0x4ac9\n#define mmCRTC_BLANK_DATA_COLOR                                                 0x1bca\n#define mmCRTC0_CRTC_BLANK_DATA_COLOR                                           0x1bca\n#define mmCRTC1_CRTC_BLANK_DATA_COLOR                                           0x1eca\n#define mmCRTC2_CRTC_BLANK_DATA_COLOR                                           0x41ca\n#define mmCRTC3_CRTC_BLANK_DATA_COLOR                                           0x44ca\n#define mmCRTC4_CRTC_BLANK_DATA_COLOR                                           0x47ca\n#define mmCRTC5_CRTC_BLANK_DATA_COLOR                                           0x4aca\n#define mmCRTC_BLANK_DATA_COLOR_EXT                                             0x1bcb\n#define mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT                                       0x1bcb\n#define mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT                                       0x1ecb\n#define mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT                                       0x41cb\n#define mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT                                       0x44cb\n#define mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT                                       0x47cb\n#define mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT                                       0x4acb\n#define mmCRTC_BLACK_COLOR                                                      0x1bcc\n#define mmCRTC0_CRTC_BLACK_COLOR                                                0x1bcc\n#define mmCRTC1_CRTC_BLACK_COLOR                                                0x1ecc\n#define mmCRTC2_CRTC_BLACK_COLOR                                                0x41cc\n#define mmCRTC3_CRTC_BLACK_COLOR                                                0x44cc\n#define mmCRTC4_CRTC_BLACK_COLOR                                                0x47cc\n#define mmCRTC5_CRTC_BLACK_COLOR                                                0x4acc\n#define mmCRTC_BLACK_COLOR_EXT                                                  0x1bcd\n#define mmCRTC0_CRTC_BLACK_COLOR_EXT                                            0x1bcd\n#define mmCRTC1_CRTC_BLACK_COLOR_EXT                                            0x1ecd\n#define mmCRTC2_CRTC_BLACK_COLOR_EXT                                            0x41cd\n#define mmCRTC3_CRTC_BLACK_COLOR_EXT                                            0x44cd\n#define mmCRTC4_CRTC_BLACK_COLOR_EXT                                            0x47cd\n#define mmCRTC5_CRTC_BLACK_COLOR_EXT                                            0x4acd\n#define mmCRTC_VERTICAL_INTERRUPT0_POSITION                                     0x1bce\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION                               0x1bce\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION                               0x1ece\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION                               0x41ce\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION                               0x44ce\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION                               0x47ce\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION                               0x4ace\n#define mmCRTC_VERTICAL_INTERRUPT0_CONTROL                                      0x1bcf\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL                                0x1bcf\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL                                0x1ecf\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL                                0x41cf\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL                                0x44cf\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL                                0x47cf\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL                                0x4acf\n#define mmCRTC_VERTICAL_INTERRUPT1_POSITION                                     0x1bd0\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION                               0x1bd0\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION                               0x1ed0\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION                               0x41d0\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION                               0x44d0\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION                               0x47d0\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION                               0x4ad0\n#define mmCRTC_VERTICAL_INTERRUPT1_CONTROL                                      0x1bd1\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL                                0x1bd1\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL                                0x1ed1\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL                                0x41d1\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL                                0x44d1\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL                                0x47d1\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL                                0x4ad1\n#define mmCRTC_VERTICAL_INTERRUPT2_POSITION                                     0x1bd2\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION                               0x1bd2\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION                               0x1ed2\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION                               0x41d2\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION                               0x44d2\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION                               0x47d2\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION                               0x4ad2\n#define mmCRTC_VERTICAL_INTERRUPT2_CONTROL                                      0x1bd3\n#define mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL                                0x1bd3\n#define mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL                                0x1ed3\n#define mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL                                0x41d3\n#define mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL                                0x44d3\n#define mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL                                0x47d3\n#define mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL                                0x4ad3\n#define mmCRTC_CRC_CNTL                                                         0x1bd4\n#define mmCRTC0_CRTC_CRC_CNTL                                                   0x1bd4\n#define mmCRTC1_CRTC_CRC_CNTL                                                   0x1ed4\n#define mmCRTC2_CRTC_CRC_CNTL                                                   0x41d4\n#define mmCRTC3_CRTC_CRC_CNTL                                                   0x44d4\n#define mmCRTC4_CRTC_CRC_CNTL                                                   0x47d4\n#define mmCRTC5_CRTC_CRC_CNTL                                                   0x4ad4\n#define mmCRTC_CRC0_WINDOWA_X_CONTROL                                           0x1bd5\n#define mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL                                     0x1bd5\n#define mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL                                     0x1ed5\n#define mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL                                     0x41d5\n#define mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL                                     0x44d5\n#define mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL                                     0x47d5\n#define mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL                                     0x4ad5\n#define mmCRTC_CRC0_WINDOWA_Y_CONTROL                                           0x1bd6\n#define mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL                                     0x1bd6\n#define mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL                                     0x1ed6\n#define mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL                                     0x41d6\n#define mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL                                     0x44d6\n#define mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL                                     0x47d6\n#define mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL                                     0x4ad6\n#define mmCRTC_CRC0_WINDOWB_X_CONTROL                                           0x1bd7\n#define mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL                                     0x1bd7\n#define mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL                                     0x1ed7\n#define mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL                                     0x41d7\n#define mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL                                     0x44d7\n#define mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL                                     0x47d7\n#define mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL                                     0x4ad7\n#define mmCRTC_CRC0_WINDOWB_Y_CONTROL                                           0x1bd8\n#define mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL                                     0x1bd8\n#define mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL                                     0x1ed8\n#define mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL                                     0x41d8\n#define mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL                                     0x44d8\n#define mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL                                     0x47d8\n#define mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL                                     0x4ad8\n#define mmCRTC_CRC0_DATA_RG                                                     0x1bd9\n#define mmCRTC0_CRTC_CRC0_DATA_RG                                               0x1bd9\n#define mmCRTC1_CRTC_CRC0_DATA_RG                                               0x1ed9\n#define mmCRTC2_CRTC_CRC0_DATA_RG                                               0x41d9\n#define mmCRTC3_CRTC_CRC0_DATA_RG                                               0x44d9\n#define mmCRTC4_CRTC_CRC0_DATA_RG                                               0x47d9\n#define mmCRTC5_CRTC_CRC0_DATA_RG                                               0x4ad9\n#define mmCRTC_CRC0_DATA_B                                                      0x1bda\n#define mmCRTC0_CRTC_CRC0_DATA_B                                                0x1bda\n#define mmCRTC1_CRTC_CRC0_DATA_B                                                0x1eda\n#define mmCRTC2_CRTC_CRC0_DATA_B                                                0x41da\n#define mmCRTC3_CRTC_CRC0_DATA_B                                                0x44da\n#define mmCRTC4_CRTC_CRC0_DATA_B                                                0x47da\n#define mmCRTC5_CRTC_CRC0_DATA_B                                                0x4ada\n#define mmCRTC_CRC1_WINDOWA_X_CONTROL                                           0x1bdb\n#define mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL                                     0x1bdb\n#define mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL                                     0x1edb\n#define mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL                                     0x41db\n#define mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL                                     0x44db\n#define mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL                                     0x47db\n#define mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL                                     0x4adb\n#define mmCRTC_CRC1_WINDOWA_Y_CONTROL                                           0x1bdc\n#define mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL                                     0x1bdc\n#define mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL                                     0x1edc\n#define mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL                                     0x41dc\n#define mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL                                     0x44dc\n#define mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL                                     0x47dc\n#define mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL                                     0x4adc\n#define mmCRTC_CRC1_WINDOWB_X_CONTROL                                           0x1bdd\n#define mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL                                     0x1bdd\n#define mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL                                     0x1edd\n#define mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL                                     0x41dd\n#define mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL                                     0x44dd\n#define mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL                                     0x47dd\n#define mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL                                     0x4add\n#define mmCRTC_CRC1_WINDOWB_Y_CONTROL                                           0x1bde\n#define mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL                                     0x1bde\n#define mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL                                     0x1ede\n#define mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL                                     0x41de\n#define mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL                                     0x44de\n#define mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL                                     0x47de\n#define mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL                                     0x4ade\n#define mmCRTC_CRC1_DATA_RG                                                     0x1bdf\n#define mmCRTC0_CRTC_CRC1_DATA_RG                                               0x1bdf\n#define mmCRTC1_CRTC_CRC1_DATA_RG                                               0x1edf\n#define mmCRTC2_CRTC_CRC1_DATA_RG                                               0x41df\n#define mmCRTC3_CRTC_CRC1_DATA_RG                                               0x44df\n#define mmCRTC4_CRTC_CRC1_DATA_RG                                               0x47df\n#define mmCRTC5_CRTC_CRC1_DATA_RG                                               0x4adf\n#define mmCRTC_CRC1_DATA_B                                                      0x1be0\n#define mmCRTC0_CRTC_CRC1_DATA_B                                                0x1be0\n#define mmCRTC1_CRTC_CRC1_DATA_B                                                0x1ee0\n#define mmCRTC2_CRTC_CRC1_DATA_B                                                0x41e0\n#define mmCRTC3_CRTC_CRC1_DATA_B                                                0x44e0\n#define mmCRTC4_CRTC_CRC1_DATA_B                                                0x47e0\n#define mmCRTC5_CRTC_CRC1_DATA_B                                                0x4ae0\n#define mmCRTC_EXT_TIMING_SYNC_CONTROL                                          0x1be1\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_CONTROL                                    0x1be1\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_CONTROL                                    0x1ee1\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_CONTROL                                    0x41e1\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_CONTROL                                    0x44e1\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_CONTROL                                    0x47e1\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_CONTROL                                    0x4ae1\n#define mmCRTC_EXT_TIMING_SYNC_WINDOW_START                                     0x1be2\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_START                               0x1be2\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_START                               0x1ee2\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_START                               0x41e2\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_START                               0x44e2\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_START                               0x47e2\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_START                               0x4ae2\n#define mmCRTC_EXT_TIMING_SYNC_WINDOW_END                                       0x1be3\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_END                                 0x1be3\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_END                                 0x1ee3\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_END                                 0x41e3\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_END                                 0x44e3\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_END                                 0x47e3\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_END                                 0x4ae3\n#define mmCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                           0x1be4\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                     0x1be4\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                     0x1ee4\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                     0x41e4\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                     0x44e4\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                     0x47e4\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL                     0x4ae4\n#define mmCRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                                0x1be5\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                          0x1be5\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                          0x1ee5\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                          0x41e5\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                          0x44e5\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                          0x47e5\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL                          0x4ae5\n#define mmCRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                         0x1be6\n#define mmCRTC0_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                   0x1be6\n#define mmCRTC1_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                   0x1ee6\n#define mmCRTC2_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                   0x41e6\n#define mmCRTC3_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                   0x44e6\n#define mmCRTC4_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                   0x47e6\n#define mmCRTC5_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL                   0x4ae6\n#define mmCRTC_STATIC_SCREEN_CONTROL                                            0x1be7\n#define mmCRTC0_CRTC_STATIC_SCREEN_CONTROL                                      0x1be7\n#define mmCRTC1_CRTC_STATIC_SCREEN_CONTROL                                      0x1ee7\n#define mmCRTC2_CRTC_STATIC_SCREEN_CONTROL                                      0x41e7\n#define mmCRTC3_CRTC_STATIC_SCREEN_CONTROL                                      0x44e7\n#define mmCRTC4_CRTC_STATIC_SCREEN_CONTROL                                      0x47e7\n#define mmCRTC5_CRTC_STATIC_SCREEN_CONTROL                                      0x4ae7\n#define mmCRTC_3D_STRUCTURE_CONTROL                                             0x1b78\n#define mmCRTC0_CRTC_3D_STRUCTURE_CONTROL                                       0x1b78\n#define mmCRTC1_CRTC_3D_STRUCTURE_CONTROL                                       0x1e78\n#define mmCRTC2_CRTC_3D_STRUCTURE_CONTROL                                       0x4178\n#define mmCRTC3_CRTC_3D_STRUCTURE_CONTROL                                       0x4478\n#define mmCRTC4_CRTC_3D_STRUCTURE_CONTROL                                       0x4778\n#define mmCRTC5_CRTC_3D_STRUCTURE_CONTROL                                       0x4a78\n#define mmCRTC_GSL_VSYNC_GAP                                                    0x1b79\n#define mmCRTC0_CRTC_GSL_VSYNC_GAP                                              0x1b79\n#define mmCRTC1_CRTC_GSL_VSYNC_GAP                                              0x1e79\n#define mmCRTC2_CRTC_GSL_VSYNC_GAP                                              0x4179\n#define mmCRTC3_CRTC_GSL_VSYNC_GAP                                              0x4479\n#define mmCRTC4_CRTC_GSL_VSYNC_GAP                                              0x4779\n#define mmCRTC5_CRTC_GSL_VSYNC_GAP                                              0x4a79\n#define mmCRTC_GSL_WINDOW                                                       0x1b7a\n#define mmCRTC0_CRTC_GSL_WINDOW                                                 0x1b7a\n#define mmCRTC1_CRTC_GSL_WINDOW                                                 0x1e7a\n#define mmCRTC2_CRTC_GSL_WINDOW                                                 0x417a\n#define mmCRTC3_CRTC_GSL_WINDOW                                                 0x447a\n#define mmCRTC4_CRTC_GSL_WINDOW                                                 0x477a\n#define mmCRTC5_CRTC_GSL_WINDOW                                                 0x4a7a\n#define mmCRTC_GSL_CONTROL                                                      0x1b7b\n#define mmCRTC0_CRTC_GSL_CONTROL                                                0x1b7b\n#define mmCRTC1_CRTC_GSL_CONTROL                                                0x1e7b\n#define mmCRTC2_CRTC_GSL_CONTROL                                                0x417b\n#define mmCRTC3_CRTC_GSL_CONTROL                                                0x447b\n#define mmCRTC4_CRTC_GSL_CONTROL                                                0x477b\n#define mmCRTC5_CRTC_GSL_CONTROL                                                0x4a7b\n#define mmCRTC_TEST_DEBUG_INDEX                                                 0x1bc6\n#define mmCRTC0_CRTC_TEST_DEBUG_INDEX                                           0x1bc6\n#define mmCRTC1_CRTC_TEST_DEBUG_INDEX                                           0x1ec6\n#define mmCRTC2_CRTC_TEST_DEBUG_INDEX                                           0x41c6\n#define mmCRTC3_CRTC_TEST_DEBUG_INDEX                                           0x44c6\n#define mmCRTC4_CRTC_TEST_DEBUG_INDEX                                           0x47c6\n#define mmCRTC5_CRTC_TEST_DEBUG_INDEX                                           0x4ac6\n#define mmCRTC_TEST_DEBUG_DATA                                                  0x1bc7\n#define mmCRTC0_CRTC_TEST_DEBUG_DATA                                            0x1bc7\n#define mmCRTC1_CRTC_TEST_DEBUG_DATA                                            0x1ec7\n#define mmCRTC2_CRTC_TEST_DEBUG_DATA                                            0x41c7\n#define mmCRTC3_CRTC_TEST_DEBUG_DATA                                            0x44c7\n#define mmCRTC4_CRTC_TEST_DEBUG_DATA                                            0x47c7\n#define mmCRTC5_CRTC_TEST_DEBUG_DATA                                            0x4ac7\n#define mmDAC_ENABLE                                                            0x19e4\n#define mmDAC_SOURCE_SELECT                                                     0x19e5\n#define mmDAC_CRC_EN                                                            0x19e6\n#define mmDAC_CRC_CONTROL                                                       0x19e7\n#define mmDAC_CRC_SIG_RGB_MASK                                                  0x19e8\n#define mmDAC_CRC_SIG_CONTROL_MASK                                              0x19e9\n#define mmDAC_CRC_SIG_RGB                                                       0x19ea\n#define mmDAC_CRC_SIG_CONTROL                                                   0x19eb\n#define mmDAC_SYNC_TRISTATE_CONTROL                                             0x19ec\n#define mmDAC_STEREOSYNC_SELECT                                                 0x19ed\n#define mmDAC_AUTODETECT_CONTROL                                                0x19ee\n#define mmDAC_AUTODETECT_CONTROL2                                               0x19ef\n#define mmDAC_AUTODETECT_CONTROL3                                               0x19f0\n#define mmDAC_AUTODETECT_STATUS                                                 0x19f1\n#define mmDAC_AUTODETECT_INT_CONTROL                                            0x19f2\n#define mmDAC_FORCE_OUTPUT_CNTL                                                 0x19f3\n#define mmDAC_FORCE_DATA                                                        0x19f4\n#define mmDAC_POWERDOWN                                                         0x19f5\n#define mmDAC_CONTROL                                                           0x19f6\n#define mmDAC_COMPARATOR_ENABLE                                                 0x19f7\n#define mmDAC_COMPARATOR_OUTPUT                                                 0x19f8\n#define mmDAC_PWR_CNTL                                                          0x19f9\n#define mmDAC_DFT_CONFIG                                                        0x19fa\n#define mmDAC_FIFO_STATUS                                                       0x19fb\n#define mmPERFCOUNTER_CNTL                                                      0x170\n#define mmDC_PERFMON0_PERFCOUNTER_CNTL                                          0x170\n#define mmDC_PERFMON1_PERFCOUNTER_CNTL                                          0x1870\n#define mmDC_PERFMON2_PERFCOUNTER_CNTL                                          0x1b24\n#define mmDC_PERFMON3_PERFCOUNTER_CNTL                                          0x1e24\n#define mmDC_PERFMON4_PERFCOUNTER_CNTL                                          0x4124\n#define mmDC_PERFMON5_PERFCOUNTER_CNTL                                          0x4424\n#define mmDC_PERFMON6_PERFCOUNTER_CNTL                                          0x4724\n#define mmDC_PERFMON7_PERFCOUNTER_CNTL                                          0x4a24\n#define mmDC_PERFMON8_PERFCOUNTER_CNTL                                          0x4c40\n#define mmDC_PERFMON9_PERFCOUNTER_CNTL                                          0x4d14\n#define mmPERFCOUNTER_STATE                                                     0x171\n#define mmDC_PERFMON0_PERFCOUNTER_STATE                                         0x171\n#define mmDC_PERFMON1_PERFCOUNTER_STATE                                         0x1871\n#define mmDC_PERFMON2_PERFCOUNTER_STATE                                         0x1b25\n#define mmDC_PERFMON3_PERFCOUNTER_STATE                                         0x1e25\n#define mmDC_PERFMON4_PERFCOUNTER_STATE                                         0x4125\n#define mmDC_PERFMON5_PERFCOUNTER_STATE                                         0x4425\n#define mmDC_PERFMON6_PERFCOUNTER_STATE                                         0x4725\n#define mmDC_PERFMON7_PERFCOUNTER_STATE                                         0x4a25\n#define mmDC_PERFMON8_PERFCOUNTER_STATE                                         0x4c41\n#define mmDC_PERFMON9_PERFCOUNTER_STATE                                         0x4d15\n#define mmPERFMON_CNTL                                                          0x173\n#define mmDC_PERFMON0_PERFMON_CNTL                                              0x173\n#define mmDC_PERFMON1_PERFMON_CNTL                                              0x1873\n#define mmDC_PERFMON2_PERFMON_CNTL                                              0x1b27\n#define mmDC_PERFMON3_PERFMON_CNTL                                              0x1e27\n#define mmDC_PERFMON4_PERFMON_CNTL                                              0x4127\n#define mmDC_PERFMON5_PERFMON_CNTL                                              0x4427\n#define mmDC_PERFMON6_PERFMON_CNTL                                              0x4727\n#define mmDC_PERFMON7_PERFMON_CNTL                                              0x4a27\n#define mmDC_PERFMON8_PERFMON_CNTL                                              0x4c43\n#define mmDC_PERFMON9_PERFMON_CNTL                                              0x4d17\n#define mmPERFMON_CVALUE_INT_MISC                                               0x172\n#define mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC                                   0x172\n#define mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC                                   0x1872\n#define mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC                                   0x1b26\n#define mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC                                   0x1e26\n#define mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC                                   0x4126\n#define mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC                                   0x4426\n#define mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC                                   0x4726\n#define mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC                                   0x4a26\n#define mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC                                   0x4c42\n#define mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC                                   0x4d16\n#define mmPERFMON_CVALUE_LOW                                                    0x174\n#define mmDC_PERFMON0_PERFMON_CVALUE_LOW                                        0x174\n#define mmDC_PERFMON1_PERFMON_CVALUE_LOW                                        0x1874\n#define mmDC_PERFMON2_PERFMON_CVALUE_LOW                                        0x1b28\n#define mmDC_PERFMON3_PERFMON_CVALUE_LOW                                        0x1e28\n#define mmDC_PERFMON4_PERFMON_CVALUE_LOW                                        0x4128\n#define mmDC_PERFMON5_PERFMON_CVALUE_LOW                                        0x4428\n#define mmDC_PERFMON6_PERFMON_CVALUE_LOW                                        0x4728\n#define mmDC_PERFMON7_PERFMON_CVALUE_LOW                                        0x4a28\n#define mmDC_PERFMON8_PERFMON_CVALUE_LOW                                        0x4c44\n#define mmDC_PERFMON9_PERFMON_CVALUE_LOW                                        0x4d18\n#define mmPERFMON_HI                                                            0x175\n#define mmDC_PERFMON0_PERFMON_HI                                                0x175\n#define mmDC_PERFMON1_PERFMON_HI                                                0x1875\n#define mmDC_PERFMON2_PERFMON_HI                                                0x1b29\n#define mmDC_PERFMON3_PERFMON_HI                                                0x1e29\n#define mmDC_PERFMON4_PERFMON_HI                                                0x4129\n#define mmDC_PERFMON5_PERFMON_HI                                                0x4429\n#define mmDC_PERFMON6_PERFMON_HI                                                0x4729\n#define mmDC_PERFMON7_PERFMON_HI                                                0x4a29\n#define mmDC_PERFMON8_PERFMON_HI                                                0x4c45\n#define mmDC_PERFMON9_PERFMON_HI                                                0x4d19\n#define mmPERFMON_LOW                                                           0x176\n#define mmDC_PERFMON0_PERFMON_LOW                                               0x176\n#define mmDC_PERFMON1_PERFMON_LOW                                               0x1876\n#define mmDC_PERFMON2_PERFMON_LOW                                               0x1b2a\n#define mmDC_PERFMON3_PERFMON_LOW                                               0x1e2a\n#define mmDC_PERFMON4_PERFMON_LOW                                               0x412a\n#define mmDC_PERFMON5_PERFMON_LOW                                               0x442a\n#define mmDC_PERFMON6_PERFMON_LOW                                               0x472a\n#define mmDC_PERFMON7_PERFMON_LOW                                               0x4a2a\n#define mmDC_PERFMON8_PERFMON_LOW                                               0x4c46\n#define mmDC_PERFMON9_PERFMON_LOW                                               0x4d1a\n#define mmPERFMON_TEST_DEBUG_INDEX                                              0x177\n#define mmDC_PERFMON0_PERFMON_TEST_DEBUG_INDEX                                  0x177\n#define mmDC_PERFMON1_PERFMON_TEST_DEBUG_INDEX                                  0x1877\n#define mmDC_PERFMON2_PERFMON_TEST_DEBUG_INDEX                                  0x1b2b\n#define mmDC_PERFMON3_PERFMON_TEST_DEBUG_INDEX                                  0x1e2b\n#define mmDC_PERFMON4_PERFMON_TEST_DEBUG_INDEX                                  0x412b\n#define mmDC_PERFMON5_PERFMON_TEST_DEBUG_INDEX                                  0x442b\n#define mmDC_PERFMON6_PERFMON_TEST_DEBUG_INDEX                                  0x472b\n#define mmDC_PERFMON7_PERFMON_TEST_DEBUG_INDEX                                  0x4a2b\n#define mmDC_PERFMON8_PERFMON_TEST_DEBUG_INDEX                                  0x4c47\n#define mmDC_PERFMON9_PERFMON_TEST_DEBUG_INDEX                                  0x4d1b\n#define mmPERFMON_TEST_DEBUG_DATA                                               0x178\n#define mmDC_PERFMON0_PERFMON_TEST_DEBUG_DATA                                   0x178\n#define mmDC_PERFMON1_PERFMON_TEST_DEBUG_DATA                                   0x1878\n#define mmDC_PERFMON2_PERFMON_TEST_DEBUG_DATA                                   0x1b2c\n#define mmDC_PERFMON3_PERFMON_TEST_DEBUG_DATA                                   0x1e2c\n#define mmDC_PERFMON4_PERFMON_TEST_DEBUG_DATA                                   0x412c\n#define mmDC_PERFMON5_PERFMON_TEST_DEBUG_DATA                                   0x442c\n#define mmDC_PERFMON6_PERFMON_TEST_DEBUG_DATA                                   0x472c\n#define mmDC_PERFMON7_PERFMON_TEST_DEBUG_DATA                                   0x4a2c\n#define mmDC_PERFMON8_PERFMON_TEST_DEBUG_DATA                                   0x4c48\n#define mmDC_PERFMON9_PERFMON_TEST_DEBUG_DATA                                   0x4d1c\n#define mmVGA25_PPLL_REF_DIV                                                    0xd8\n#define mmVGA28_PPLL_REF_DIV                                                    0xd9\n#define mmVGA41_PPLL_REF_DIV                                                    0xda\n#define mmVGA25_PPLL_FB_DIV                                                     0xdc\n#define mmVGA28_PPLL_FB_DIV                                                     0xdd\n#define mmVGA41_PPLL_FB_DIV                                                     0xde\n#define mmVGA25_PPLL_POST_DIV                                                   0xe0\n#define mmVGA28_PPLL_POST_DIV                                                   0xe1\n#define mmVGA41_PPLL_POST_DIV                                                   0xe2\n#define mmVGA25_PPLL_ANALOG                                                     0xe4\n#define mmVGA28_PPLL_ANALOG                                                     0xe5\n#define mmVGA41_PPLL_ANALOG                                                     0xe6\n#define mmDPREFCLK_CNTL                                                         0x118\n#define mmSCANIN_SOFT_RESET                                                     0x11e\n#define mmDCCG_GTC_CNTL                                                         0x120\n#define mmDCCG_GTC_DTO_INCR                                                     0x121\n#define mmDCCG_GTC_DTO_MODULO                                                   0x122\n#define mmDCCG_GTC_CURRENT                                                      0x123\n#define mmDCCG_DS_DTO_INCR                                                      0x113\n#define mmDCCG_DS_DTO_MODULO                                                    0x114\n#define mmDCCG_DS_CNTL                                                          0x115\n#define mmDCCG_DS_HW_CAL_INTERVAL                                               0x116\n#define mmDCCG_DS_DEBUG_CNTL                                                    0x112\n#define mmDMCU_SMU_INTERRUPT_CNTL                                               0x12c\n#define mmSMU_CONTROL                                                           0x12d\n#define mmSMU_INTERRUPT_CONTROL                                                 0x12e\n#define mmDAC_CLK_ENABLE                                                        0x128\n#define mmDVO_CLK_ENABLE                                                        0x129\n#define mmDCCG_GATE_DISABLE_CNTL                                                0x134\n#define mmDISPCLK_CGTT_BLK_CTRL_REG                                             0x135\n#define mmSCLK_CGTT_BLK_CTRL_REG                                                0x136\n#define mmDCCG_CAC_STATUS                                                       0x137\n#define mmPIXCLK1_RESYNC_CNTL                                                   0x138\n#define mmPIXCLK2_RESYNC_CNTL                                                   0x139\n#define mmPIXCLK0_RESYNC_CNTL                                                   0x13a\n#define mmMICROSECOND_TIME_BASE_DIV                                             0x13b\n#define mmDCCG_DISP_CNTL_REG                                                    0x13f\n#define mmDISPPLL_BG_CNTL                                                       0x13c\n#define mmDIG_SOFT_RESET                                                        0x13d\n#define mmMILLISECOND_TIME_BASE_DIV                                             0x130\n#define mmDISPCLK_FREQ_CHANGE_CNTL                                              0x131\n#define mmLIGHT_SLEEP_CNTL                                                      0x132\n#define mmDCCG_PERFMON_CNTL                                                     0x133\n#define mmCRTC0_PIXEL_RATE_CNTL                                                 0x140\n#define mmDP_DTO0_PHASE                                                         0x141\n#define mmDP_DTO0_MODULO                                                        0x142\n#define mmCRTC1_PIXEL_RATE_CNTL                                                 0x144\n#define mmDP_DTO1_PHASE                                                         0x145\n#define mmDP_DTO1_MODULO                                                        0x146\n#define mmCRTC2_PIXEL_RATE_CNTL                                                 0x148\n#define mmDP_DTO2_PHASE                                                         0x149\n#define mmDP_DTO2_MODULO                                                        0x14a\n#define mmCRTC3_PIXEL_RATE_CNTL                                                 0x14c\n#define mmDP_DTO3_PHASE                                                         0x14d\n#define mmDP_DTO3_MODULO                                                        0x14e\n#define mmCRTC4_PIXEL_RATE_CNTL                                                 0x150\n#define mmDP_DTO4_PHASE                                                         0x151\n#define mmDP_DTO4_MODULO                                                        0x152\n#define mmCRTC5_PIXEL_RATE_CNTL                                                 0x154\n#define mmDP_DTO5_PHASE                                                         0x155\n#define mmDP_DTO5_MODULO                                                        0x156\n#define mmDCFE0_SOFT_RESET                                                      0x158\n#define mmDCFE1_SOFT_RESET                                                      0x159\n#define mmDCFE2_SOFT_RESET                                                      0x15a\n#define mmDCFE3_SOFT_RESET                                                      0x15b\n#define mmDCFE4_SOFT_RESET                                                      0x15c\n#define mmDCFE5_SOFT_RESET                                                      0x15d\n#define mmDCI_SOFT_RESET                                                        0x15e\n#define mmDCCG_SOFT_RESET                                                       0x15f\n#define mmSYMCLKA_CLOCK_ENABLE                                                  0x160\n#define mmSYMCLKB_CLOCK_ENABLE                                                  0x161\n#define mmSYMCLKC_CLOCK_ENABLE                                                  0x162\n#define mmSYMCLKD_CLOCK_ENABLE                                                  0x163\n#define mmSYMCLKE_CLOCK_ENABLE                                                  0x164\n#define mmSYMCLKF_CLOCK_ENABLE                                                  0x165\n#define mmSYMCLKG_CLOCK_ENABLE                                                  0x117\n#define mmUNIPHY_SOFT_RESET                                                     0x166\n#define mmDCO_SOFT_RESET                                                        0x167\n#define mmDVOACLKD_CNTL                                                         0x168\n#define mmDVOACLKC_MVP_CNTL                                                     0x169\n#define mmDVOACLKC_CNTL                                                         0x16a\n#define mmDCCG_AUDIO_DTO_SOURCE                                                 0x16b\n#define mmDCCG_AUDIO_DTO0_PHASE                                                 0x16c\n#define mmDCCG_AUDIO_DTO0_MODULE                                                0x16d\n#define mmDCCG_AUDIO_DTO1_PHASE                                                 0x16e\n#define mmDCCG_AUDIO_DTO1_MODULE                                                0x16f\n#define mmDCCG_TEST_DEBUG_INDEX                                                 0x17c\n#define mmDCCG_TEST_DEBUG_DATA                                                  0x17d\n#define mmDCCG_TEST_CLK_SEL                                                     0x17e\n#define mmPLL_REF_DIV                                                           0x1700\n#define mmDCCG_PLL0_PLL_REF_DIV                                                 0x1700\n#define mmDCCG_PLL1_PLL_REF_DIV                                                 0x1714\n#define mmDCCG_PLL2_PLL_REF_DIV                                                 0x1728\n#define mmDCCG_PLL3_PLL_REF_DIV                                                 0x173c\n#define mmPLL_FB_DIV                                                            0x1701\n#define mmDCCG_PLL0_PLL_FB_DIV                                                  0x1701\n#define mmDCCG_PLL1_PLL_FB_DIV                                                  0x1715\n#define mmDCCG_PLL2_PLL_FB_DIV                                                  0x1729\n#define mmDCCG_PLL3_PLL_FB_DIV                                                  0x173d\n#define mmPLL_POST_DIV                                                          0x1702\n#define mmDCCG_PLL0_PLL_POST_DIV                                                0x1702\n#define mmDCCG_PLL1_PLL_POST_DIV                                                0x1716\n#define mmDCCG_PLL2_PLL_POST_DIV                                                0x172a\n#define mmDCCG_PLL3_PLL_POST_DIV                                                0x173e\n#define mmPLL_SS_AMOUNT_DSFRAC                                                  0x1703\n#define mmDCCG_PLL0_PLL_SS_AMOUNT_DSFRAC                                        0x1703\n#define mmDCCG_PLL1_PLL_SS_AMOUNT_DSFRAC                                        0x1717\n#define mmDCCG_PLL2_PLL_SS_AMOUNT_DSFRAC                                        0x172b\n#define mmDCCG_PLL3_PLL_SS_AMOUNT_DSFRAC                                        0x173f\n#define mmPLL_SS_CNTL                                                           0x1704\n#define mmDCCG_PLL0_PLL_SS_CNTL                                                 0x1704\n#define mmDCCG_PLL1_PLL_SS_CNTL                                                 0x1718\n#define mmDCCG_PLL2_PLL_SS_CNTL                                                 0x172c\n#define mmDCCG_PLL3_PLL_SS_CNTL                                                 0x1740\n#define mmPLL_DS_CNTL                                                           0x1705\n#define mmDCCG_PLL0_PLL_DS_CNTL                                                 0x1705\n#define mmDCCG_PLL1_PLL_DS_CNTL                                                 0x1719\n#define mmDCCG_PLL2_PLL_DS_CNTL                                                 0x172d\n#define mmDCCG_PLL3_PLL_DS_CNTL                                                 0x1741\n#define mmPLL_IDCLK_CNTL                                                        0x1706\n#define mmDCCG_PLL0_PLL_IDCLK_CNTL                                              0x1706\n#define mmDCCG_PLL1_PLL_IDCLK_CNTL                                              0x171a\n#define mmDCCG_PLL2_PLL_IDCLK_CNTL                                              0x172e\n#define mmDCCG_PLL3_PLL_IDCLK_CNTL                                              0x1742\n#define mmPLL_CNTL                                                              0x1707\n#define mmDCCG_PLL0_PLL_CNTL                                                    0x1707\n#define mmDCCG_PLL1_PLL_CNTL                                                    0x171b\n#define mmDCCG_PLL2_PLL_CNTL                                                    0x172f\n#define mmDCCG_PLL3_PLL_CNTL                                                    0x1743\n#define mmPLL_ANALOG                                                            0x1708\n#define mmDCCG_PLL0_PLL_ANALOG                                                  0x1708\n#define mmDCCG_PLL1_PLL_ANALOG                                                  0x171c\n#define mmDCCG_PLL2_PLL_ANALOG                                                  0x1730\n#define mmDCCG_PLL3_PLL_ANALOG                                                  0x1744\n#define mmPLL_ANALOG_CNTL                                                       0x1711\n#define mmDCCG_PLL0_PLL_ANALOG_CNTL                                             0x1711\n#define mmDCCG_PLL1_PLL_ANALOG_CNTL                                             0x1725\n#define mmDCCG_PLL2_PLL_ANALOG_CNTL                                             0x1739\n#define mmDCCG_PLL3_PLL_ANALOG_CNTL                                             0x174d\n#define mmPLL_VREG_CNTL                                                         0x1709\n#define mmDCCG_PLL0_PLL_VREG_CNTL                                               0x1709\n#define mmDCCG_PLL1_PLL_VREG_CNTL                                               0x171d\n#define mmDCCG_PLL2_PLL_VREG_CNTL                                               0x1731\n#define mmDCCG_PLL3_PLL_VREG_CNTL                                               0x1745\n#define mmPLL_XOR_LOCK                                                          0x1710\n#define mmDCCG_PLL0_PLL_XOR_LOCK                                                0x1710\n#define mmDCCG_PLL1_PLL_XOR_LOCK                                                0x1724\n#define mmDCCG_PLL2_PLL_XOR_LOCK                                                0x1738\n#define mmDCCG_PLL3_PLL_XOR_LOCK                                                0x174c\n#define mmPLL_UNLOCK_DETECT_CNTL                                                0x170a\n#define mmDCCG_PLL0_PLL_UNLOCK_DETECT_CNTL                                      0x170a\n#define mmDCCG_PLL1_PLL_UNLOCK_DETECT_CNTL                                      0x171e\n#define mmDCCG_PLL2_PLL_UNLOCK_DETECT_CNTL                                      0x1732\n#define mmDCCG_PLL3_PLL_UNLOCK_DETECT_CNTL                                      0x1746\n#define mmPLL_DEBUG_CNTL                                                        0x170b\n#define mmDCCG_PLL0_PLL_DEBUG_CNTL                                              0x170b\n#define mmDCCG_PLL1_PLL_DEBUG_CNTL                                              0x171f\n#define mmDCCG_PLL2_PLL_DEBUG_CNTL                                              0x1733\n#define mmDCCG_PLL3_PLL_DEBUG_CNTL                                              0x1747\n#define mmPLL_UPDATE_LOCK                                                       0x170c\n#define mmDCCG_PLL0_PLL_UPDATE_LOCK                                             0x170c\n#define mmDCCG_PLL1_PLL_UPDATE_LOCK                                             0x1720\n#define mmDCCG_PLL2_PLL_UPDATE_LOCK                                             0x1734\n#define mmDCCG_PLL3_PLL_UPDATE_LOCK                                             0x1748\n#define mmPLL_UPDATE_CNTL                                                       0x170d\n#define mmDCCG_PLL0_PLL_UPDATE_CNTL                                             0x170d\n#define mmDCCG_PLL1_PLL_UPDATE_CNTL                                             0x1721\n#define mmDCCG_PLL2_PLL_UPDATE_CNTL                                             0x1735\n#define mmDCCG_PLL3_PLL_UPDATE_CNTL                                             0x1749\n#define mmPLL_DISPCLK_DTO_CNTL                                                  0x170e\n#define mmDCCG_PLL0_PLL_DISPCLK_DTO_CNTL                                        0x170e\n#define mmDCCG_PLL1_PLL_DISPCLK_DTO_CNTL                                        0x1722\n#define mmDCCG_PLL2_PLL_DISPCLK_DTO_CNTL                                        0x1736\n#define mmDCCG_PLL3_PLL_DISPCLK_DTO_CNTL                                        0x174a\n#define mmPLL_DISPCLK_CURRENT_DTO_PHASE                                         0x170f\n#define mmDCCG_PLL0_PLL_DISPCLK_CURRENT_DTO_PHASE                               0x170f\n#define mmDCCG_PLL1_PLL_DISPCLK_CURRENT_DTO_PHASE                               0x1723\n#define mmDCCG_PLL2_PLL_DISPCLK_CURRENT_DTO_PHASE                               0x1737\n#define mmDCCG_PLL3_PLL_DISPCLK_CURRENT_DTO_PHASE                               0x174b\n#define mmDENTIST_DISPCLK_CNTL                                                  0x124\n#define mmDCDEBUG_BUS_CLK1_SEL                                                  0x1860\n#define mmDCDEBUG_BUS_CLK2_SEL                                                  0x1861\n#define mmDCDEBUG_BUS_CLK3_SEL                                                  0x1862\n#define mmDCDEBUG_BUS_CLK4_SEL                                                  0x1863\n#define mmDCDEBUG_OUT_PIN_OVERRIDE                                              0x186a\n#define mmDCDEBUG_OUT_CNTL                                                      0x186b\n#define mmDCDEBUG_OUT_DATA                                                      0x186e\n#define mmDMIF_ADDR_CONFIG                                                      0x2f5\n#define mmDMIF_CONTROL                                                          0x2f6\n#define mmDMIF_STATUS                                                           0x2f7\n#define mmDMIF_HW_DEBUG                                                         0x2f8\n#define mmDMIF_ARBITRATION_CONTROL                                              0x2f9\n#define mmPIPE0_ARBITRATION_CONTROL3                                            0x2fa\n#define mmPIPE1_ARBITRATION_CONTROL3                                            0x2fb\n#define mmPIPE2_ARBITRATION_CONTROL3                                            0x2fc\n#define mmPIPE3_ARBITRATION_CONTROL3                                            0x2fd\n#define mmPIPE4_ARBITRATION_CONTROL3                                            0x2fe\n#define mmPIPE5_ARBITRATION_CONTROL3                                            0x2ff\n#define mmDMIF_TEST_DEBUG_INDEX                                                 0x312\n#define mmDMIF_TEST_DEBUG_DATA                                                  0x313\n#define ixDMIF_DEBUG02_CORE0                                                    0x2\n#define ixDMIF_DEBUG02_CORE1                                                    0xa\n#define mmDMIF_ADDR_CALC                                                        0x300\n#define mmDMIF_STATUS2                                                          0x301\n#define mmPIPE0_MAX_REQUESTS                                                    0x302\n#define mmPIPE1_MAX_REQUESTS                                                    0x303\n#define mmPIPE2_MAX_REQUESTS                                                    0x304\n#define mmPIPE3_MAX_REQUESTS                                                    0x305\n#define mmPIPE4_MAX_REQUESTS                                                    0x306\n#define mmPIPE5_MAX_REQUESTS                                                    0x307\n#define mmLOW_POWER_TILING_CONTROL                                              0x325\n#define mmMCIF_CONTROL                                                          0x314\n#define mmMCIF_WRITE_COMBINE_CONTROL                                            0x315\n#define mmMCIF_TEST_DEBUG_INDEX                                                 0x316\n#define mmMCIF_TEST_DEBUG_DATA                                                  0x317\n#define ixIDDCCIF02_DBG_DCCIF_C                                                 0x9\n#define ixIDDCCIF04_DBG_DCCIF_E                                                 0xb\n#define ixIDDCCIF05_DBG_DCCIF_F                                                 0xc\n#define mmMCIF_VMID                                                             0x318\n#define mmMCIF_MEM_CONTROL                                                      0x319\n#define mmCC_DC_PIPE_DIS                                                        0x177f\n#define mmMC_DC_INTERFACE_NACK_STATUS                                           0x31c\n#define mmDC_RBBMIF_RDWR_CNTL1                                                  0x31a\n#define mmDC_RBBMIF_RDWR_CNTL2                                                  0x31d\n#define mmDC_RBBMIF_RDWR_CNTL3                                                  0x311\n#define mmDCI_MEM_PWR_STATE                                                     0x31b\n#define mmDCI_MEM_PWR_STATE2                                                    0x322\n#define mmDCI_CLK_CNTL                                                          0x31e\n#define mmDCCG_VPCLK_CNTL                                                       0x31f\n#define mmDCI_MEM_PWR_CNTL                                                      0x326\n#define mmDC_XDMA_INTERFACE_CNTL                                                0x327\n#define mmDCI_TEST_DEBUG_INDEX                                                  0x320\n#define mmDCI_TEST_DEBUG_DATA                                                   0x321\n#define mmDCI_DEBUG_CONFIG                                                      0x323\n#define mmPIPE0_DMIF_BUFFER_CONTROL                                             0x328\n#define mmPIPE1_DMIF_BUFFER_CONTROL                                             0x330\n#define mmPIPE2_DMIF_BUFFER_CONTROL                                             0x338\n#define mmPIPE3_DMIF_BUFFER_CONTROL                                             0x340\n#define mmPIPE4_DMIF_BUFFER_CONTROL                                             0x348\n#define mmPIPE5_DMIF_BUFFER_CONTROL                                             0x350\n#define mmMCIF_BUFMGR_SW_CONTROL                                                0x358\n#define mmMCIF_BUFMGR_STATUS                                                    0x35a\n#define mmMCIF_BUF_PITCH                                                        0x35b\n#define mmMCIF_BUF_1_ADDR_Y_LOW                                                 0x35c\n#define mmMCIF_BUF_2_ADDR_Y_LOW                                                 0x360\n#define mmMCIF_BUF_3_ADDR_Y_LOW                                                 0x364\n#define mmMCIF_BUF_4_ADDR_Y_LOW                                                 0x368\n#define mmMCIF_BUF_1_ADDR_UP                                                    0x35d\n#define mmMCIF_BUF_2_ADDR_UP                                                    0x361\n#define mmMCIF_BUF_3_ADDR_UP                                                    0x365\n#define mmMCIF_BUF_4_ADDR_UP                                                    0x369\n#define mmMCIF_BUF_1_ADDR_C_LOW                                                 0x35e\n#define mmMCIF_BUF_2_ADDR_C_LOW                                                 0x362\n#define mmMCIF_BUF_3_ADDR_C_LOW                                                 0x366\n#define mmMCIF_BUF_4_ADDR_C_LOW                                                 0x36a\n#define mmMCIF_BUF_1_STATUS                                                     0x35f\n#define mmMCIF_BUF_2_STATUS                                                     0x363\n#define mmMCIF_BUF_3_STATUS                                                     0x367\n#define mmMCIF_BUF_4_STATUS                                                     0x36b\n#define mmMCIF_SI_ARBITRATION_CONTROL                                           0x36c\n#define mmMCIF_URGENCY_WATERMARK                                                0x36d\n#define mmDC_GENERICA                                                           0x1900\n#define mmDC_GENERICB                                                           0x1901\n#define mmDC_PAD_EXTERN_SIG                                                     0x1902\n#define mmDC_REF_CLK_CNTL                                                       0x1903\n#define mmDC_GPIO_DEBUG                                                         0x1904\n#define mmDCO_MEM_POWER_STATE                                                   0x1906\n#define mmDCO_MEM_POWER_STATE_2                                                 0x193a\n#define mmDCO_LIGHT_SLEEP_DIS                                                   0x1907\n#define mmUNIPHY_IMPCAL_LINKA                                                   0x1908\n#define mmUNIPHY_IMPCAL_LINKB                                                   0x1909\n#define mmUNIPHY_IMPCAL_PERIOD                                                  0x190a\n#define mmAUXP_IMPCAL                                                           0x190b\n#define mmAUXN_IMPCAL                                                           0x190c\n#define mmDCIO_IMPCAL_CNTL_AB                                                   0x190d\n#define mmUNIPHY_IMPCAL_PSW_AB                                                  0x190e\n#define mmUNIPHY_IMPCAL_LINKC                                                   0x190f\n#define mmUNIPHY_IMPCAL_LINKD                                                   0x1910\n#define mmDCIO_IMPCAL_CNTL_CD                                                   0x1911\n#define mmUNIPHY_IMPCAL_PSW_CD                                                  0x1912\n#define mmUNIPHY_IMPCAL_LINKE                                                   0x1913\n#define mmUNIPHY_IMPCAL_LINKF                                                   0x1914\n#define mmDCIO_IMPCAL_CNTL_EF                                                   0x1915\n#define mmUNIPHY_IMPCAL_PSW_EF                                                  0x1916\n#define mmDC_PINSTRAPS                                                          0x1917\n#define mmDC_DVODATA_CONFIG                                                     0x1905\n#define mmLVTMA_PWRSEQ_CNTL                                                     0x1919\n#define mmLVTMA_PWRSEQ_STATE                                                    0x191a\n#define mmLVTMA_PWRSEQ_REF_DIV                                                  0x191b\n#define mmLVTMA_PWRSEQ_DELAY1                                                   0x191c\n#define mmLVTMA_PWRSEQ_DELAY2                                                   0x191d\n#define mmBL_PWM_CNTL                                                           0x191e\n#define mmBL_PWM_CNTL2                                                          0x191f\n#define mmBL_PWM_PERIOD_CNTL                                                    0x1920\n#define mmBL_PWM_GRP1_REG_LOCK                                                  0x1921\n#define mmDCIO_GSL_GENLK_PAD_CNTL                                               0x1922\n#define mmDCIO_GSL_SWAPLOCK_PAD_CNTL                                            0x1923\n#define mmDCIO_GSL0_CNTL                                                        0x1924\n#define mmDCIO_GSL1_CNTL                                                        0x1925\n#define mmDCIO_GSL2_CNTL                                                        0x1926\n#define mmDC_GPU_TIMER_START_POSITION_V_UPDATE                                  0x1927\n#define mmDC_GPU_TIMER_START_POSITION_P_FLIP                                    0x1928\n#define mmDC_GPU_TIMER_READ                                                     0x1929\n#define mmDC_GPU_TIMER_READ_CNTL                                                0x192a\n#define mmDCO_CLK_CNTL                                                          0x192b\n#define mmDCO_CLK_RAMP_CNTL                                                     0x192c\n#define mmDCIO_DEBUG                                                            0x192e\n#define mmDCO_DCFE_EXT_VSYNC_CNTL                                               0x1937\n#define mmDCIO_TEST_DEBUG_INDEX                                                 0x192f\n#define mmDCIO_TEST_DEBUG_DATA                                                  0x1930\n#define ixDCIO_DEBUG1                                                           0x1\n#define ixDCIO_DEBUG2                                                           0x2\n#define ixDCIO_DEBUG3                                                           0x3\n#define ixDCIO_DEBUG4                                                           0x4\n#define ixDCIO_DEBUG5                                                           0x5\n#define ixDCIO_DEBUG6                                                           0x6\n#define ixDCIO_DEBUG7                                                           0x7\n#define ixDCIO_DEBUG8                                                           0x8\n#define ixDCIO_DEBUG9                                                           0x9\n#define ixDCIO_DEBUGA                                                           0xa\n#define ixDCIO_DEBUGB                                                           0xb\n#define ixDCIO_DEBUGC                                                           0xc\n#define ixDCIO_DEBUGD                                                           0xd\n#define ixDCIO_DEBUGE                                                           0xe\n#define ixDCIO_DEBUGF                                                           0xf\n#define ixDCIO_DEBUG10                                                          0x10\n#define ixDCIO_DEBUG11                                                          0x11\n#define ixDCIO_DEBUG12                                                          0x12\n#define ixDCIO_DEBUG13                                                          0x13\n#define ixDCIO_DEBUG14                                                          0x14\n#define ixDCIO_DEBUG15                                                          0x15\n#define ixDCIO_DEBUG_ID                                                         0x0\n#define mmDC_GPIO_GENERIC_MASK                                                  0x1944\n#define mmDC_GPIO_GENERIC_A                                                     0x1945\n#define mmDC_GPIO_GENERIC_EN                                                    0x1946\n#define mmDC_GPIO_GENERIC_Y                                                     0x1947\n#define mmDC_GPIO_DVODATA_MASK                                                  0x1948\n#define mmDC_GPIO_DVODATA_A                                                     0x1949\n#define mmDC_GPIO_DVODATA_EN                                                    0x194a\n#define mmDC_GPIO_DVODATA_Y                                                     0x194b\n#define mmDC_GPIO_DDC1_MASK                                                     0x194c\n#define mmDC_GPIO_DDC1_A                                                        0x194d\n#define mmDC_GPIO_DDC1_EN                                                       0x194e\n#define mmDC_GPIO_DDC1_Y                                                        0x194f\n#define mmDC_GPIO_DDC2_MASK                                                     0x1950\n#define mmDC_GPIO_DDC2_A                                                        0x1951\n#define mmDC_GPIO_DDC2_EN                                                       0x1952\n#define mmDC_GPIO_DDC2_Y                                                        0x1953\n#define mmDC_GPIO_DDC3_MASK                                                     0x1954\n#define mmDC_GPIO_DDC3_A                                                        0x1955\n#define mmDC_GPIO_DDC3_EN                                                       0x1956\n#define mmDC_GPIO_DDC3_Y                                                        0x1957\n#define mmDC_GPIO_DDC4_MASK                                                     0x1958\n#define mmDC_GPIO_DDC4_A                                                        0x1959\n#define mmDC_GPIO_DDC4_EN                                                       0x195a\n#define mmDC_GPIO_DDC4_Y                                                        0x195b\n#define mmDC_GPIO_DDC5_MASK                                                     0x195c\n#define mmDC_GPIO_DDC5_A                                                        0x195d\n#define mmDC_GPIO_DDC5_EN                                                       0x195e\n#define mmDC_GPIO_DDC5_Y                                                        0x195f\n#define mmDC_GPIO_DDC6_MASK                                                     0x1960\n#define mmDC_GPIO_DDC6_A                                                        0x1961\n#define mmDC_GPIO_DDC6_EN                                                       0x1962\n#define mmDC_GPIO_DDC6_Y                                                        0x1963\n#define mmDC_GPIO_DDCVGA_MASK                                                   0x1970\n#define mmDC_GPIO_DDCVGA_A                                                      0x1971\n#define mmDC_GPIO_DDCVGA_EN                                                     0x1972\n#define mmDC_GPIO_DDCVGA_Y                                                      0x1973\n#define mmDC_GPIO_SYNCA_MASK                                                    0x1964\n#define mmDC_GPIO_SYNCA_A                                                       0x1965\n#define mmDC_GPIO_SYNCA_EN                                                      0x1966\n#define mmDC_GPIO_SYNCA_Y                                                       0x1967\n#define mmDC_GPIO_GENLK_MASK                                                    0x1968\n#define mmDC_GPIO_GENLK_A                                                       0x1969\n#define mmDC_GPIO_GENLK_EN                                                      0x196a\n#define mmDC_GPIO_GENLK_Y                                                       0x196b\n#define mmDC_GPIO_HPD_MASK                                                      0x196c\n#define mmDC_GPIO_HPD_A                                                         0x196d\n#define mmDC_GPIO_HPD_EN                                                        0x196e\n#define mmDC_GPIO_HPD_Y                                                         0x196f\n#define mmDC_GPIO_PWRSEQ_MASK                                                   0x1940\n#define mmDC_GPIO_PWRSEQ_A                                                      0x1941\n#define mmDC_GPIO_PWRSEQ_EN                                                     0x1942\n#define mmDC_GPIO_PWRSEQ_Y                                                      0x1943\n#define mmDC_GPIO_PAD_STRENGTH_1                                                0x1978\n#define mmDC_GPIO_PAD_STRENGTH_2                                                0x1979\n#define mmPHY_AUX_CNTL                                                          0x197f\n#define mmDC_GPIO_I2CPAD_MASK                                                   0x1974\n#define mmDC_GPIO_I2CPAD_A                                                      0x1975\n#define mmDC_GPIO_I2CPAD_EN                                                     0x1976\n#define mmDC_GPIO_I2CPAD_Y                                                      0x1977\n#define mmDC_GPIO_I2CPAD_STRENGTH                                               0x197a\n#define mmDVO_STRENGTH_CONTROL                                                  0x197b\n#define mmDVO_VREF_CONTROL                                                      0x197c\n#define mmDVO_SKEW_ADJUST                                                       0x197d\n#define mmUNIPHYAB_TPG_CONTROL                                                  0x1931\n#define mmUNIPHYAB_TPG_SEED                                                     0x1932\n#define mmUNIPHYCD_TPG_CONTROL                                                  0x1933\n#define mmUNIPHYCD_TPG_SEED                                                     0x1934\n#define mmUNIPHYEF_TPG_CONTROL                                                  0x1935\n#define mmUNIPHYEF_TPG_SEED                                                     0x1936\n#define mmUNIPHYGH_TPG_CONTROL                                                  0x1938\n#define mmUNIPHYGH_TPG_SEED                                                     0x1939\n#define mmDC_GPIO_I2S_SPDIF_MASK                                                0x193c\n#define mmDC_GPIO_I2S_SPDIF_A                                                   0x193d\n#define mmDC_GPIO_I2S_SPDIF_EN                                                  0x193e\n#define mmDC_GPIO_I2S_SPDIF_Y                                                   0x193f\n#define mmDC_GPIO_I2S_SPDIF_STRENGTH                                            0x193b\n#define mmDAC_MACRO_CNTL_RESERVED0                                              0x19fc\n#define mmDAC_MACRO_CNTL_RESERVED1                                              0x19fd\n#define mmDAC_MACRO_CNTL_RESERVED2                                              0x19fe\n#define mmDAC_MACRO_CNTL_RESERVED3                                              0x19ff\n#define mmUNIPHY_TX_CONTROL1                                                    0x1980\n#define mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL1                                       0x1980\n#define mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL1                                       0x1990\n#define mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL1                                       0x19a0\n#define mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL1                                       0x19b0\n#define mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL1                                       0x19c0\n#define mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL1                                       0x19d0\n#define mmDCIO_UNIPHY6_UNIPHY_TX_CONTROL1                                       0x4df0\n#define mmUNIPHY_TX_CONTROL2                                                    0x1981\n#define mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL2                                       0x1981\n#define mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL2                                       0x1991\n#define mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL2                                       0x19a1\n#define mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL2                                       0x19b1\n#define mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL2                                       0x19c1\n#define mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL2                                       0x19d1\n#define mmDCIO_UNIPHY6_UNIPHY_TX_CONTROL2                                       0x4df1\n#define mmUNIPHY_TX_CONTROL3                                                    0x1982\n#define mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL3                                       0x1982\n#define mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL3                                       0x1992\n#define mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL3                                       0x19a2\n#define mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL3                                       0x19b2\n#define mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL3                                       0x19c2\n#define mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL3                                       0x19d2\n#define mmDCIO_UNIPHY6_UNIPHY_TX_CONTROL3                                       0x4df2\n#define mmUNIPHY_TX_CONTROL4                                                    0x1983\n#define mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL4                                       0x1983\n#define mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL4                                       0x1993\n#define mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL4                                       0x19a3\n#define mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL4                                       0x19b3\n#define mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL4                                       0x19c3\n#define mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL4                                       0x19d3\n#define mmDCIO_UNIPHY6_UNIPHY_TX_CONTROL4                                       0x4df3\n#define mmUNIPHY_POWER_CONTROL                                                  0x1984\n#define mmDCIO_UNIPHY0_UNIPHY_POWER_CONTROL                                     0x1984\n#define mmDCIO_UNIPHY1_UNIPHY_POWER_CONTROL                                     0x1994\n#define mmDCIO_UNIPHY2_UNIPHY_POWER_CONTROL                                     0x19a4\n#define mmDCIO_UNIPHY3_UNIPHY_POWER_CONTROL                                     0x19b4\n#define mmDCIO_UNIPHY4_UNIPHY_POWER_CONTROL                                     0x19c4\n#define mmDCIO_UNIPHY5_UNIPHY_POWER_CONTROL                                     0x19d4\n#define mmDCIO_UNIPHY6_UNIPHY_POWER_CONTROL                                     0x4df4\n#define mmUNIPHY_PLL_FBDIV                                                      0x1985\n#define mmDCIO_UNIPHY0_UNIPHY_PLL_FBDIV                                         0x1985\n#define mmDCIO_UNIPHY1_UNIPHY_PLL_FBDIV                                         0x1995\n#define mmDCIO_UNIPHY2_UNIPHY_PLL_FBDIV                                         0x19a5\n#define mmDCIO_UNIPHY3_UNIPHY_PLL_FBDIV                                         0x19b5\n#define mmDCIO_UNIPHY4_UNIPHY_PLL_FBDIV                                         0x19c5\n#define mmDCIO_UNIPHY5_UNIPHY_PLL_FBDIV                                         0x19d5\n#define mmDCIO_UNIPHY6_UNIPHY_PLL_FBDIV                                         0x4df5\n#define mmUNIPHY_PLL_CONTROL1                                                   0x1986\n#define mmDCIO_UNIPHY0_UNIPHY_PLL_CONTROL1                                      0x1986\n#define mmDCIO_UNIPHY1_UNIPHY_PLL_CONTROL1                                      0x1996\n#define mmDCIO_UNIPHY2_UNIPHY_PLL_CONTROL1                                      0x19a6\n#define mmDCIO_UNIPHY3_UNIPHY_PLL_CONTROL1                                      0x19b6\n#define mmDCIO_UNIPHY4_UNIPHY_PLL_CONTROL1                                      0x19c6\n#define mmDCIO_UNIPHY5_UNIPHY_PLL_CONTROL1                                      0x19d6\n#define mmDCIO_UNIPHY6_UNIPHY_PLL_CONTROL1                                      0x4df6\n#define mmUNIPHY_PLL_CONTROL2                                                   0x1987\n#define mmDCIO_UNIPHY0_UNIPHY_PLL_CONTROL2                                      0x1987\n#define mmDCIO_UNIPHY1_UNIPHY_PLL_CONTROL2                                      0x1997\n#define mmDCIO_UNIPHY2_UNIPHY_PLL_CONTROL2                                      0x19a7\n#define mmDCIO_UNIPHY3_UNIPHY_PLL_CONTROL2                                      0x19b7\n#define mmDCIO_UNIPHY4_UNIPHY_PLL_CONTROL2                                      0x19c7\n#define mmDCIO_UNIPHY5_UNIPHY_PLL_CONTROL2                                      0x19d7\n#define mmDCIO_UNIPHY6_UNIPHY_PLL_CONTROL2                                      0x4df7\n#define mmUNIPHY_PLL_SS_STEP_SIZE                                               0x1988\n#define mmDCIO_UNIPHY0_UNIPHY_PLL_SS_STEP_SIZE                                  0x1988\n#define mmDCIO_UNIPHY1_UNIPHY_PLL_SS_STEP_SIZE                                  0x1998\n#define mmDCIO_UNIPHY2_UNIPHY_PLL_SS_STEP_SIZE                                  0x19a8\n#define mmDCIO_UNIPHY3_UNIPHY_PLL_SS_STEP_SIZE                                  0x19b8\n#define mmDCIO_UNIPHY4_UNIPHY_PLL_SS_STEP_SIZE                                  0x19c8\n#define mmDCIO_UNIPHY5_UNIPHY_PLL_SS_STEP_SIZE                                  0x19d8\n#define mmDCIO_UNIPHY6_UNIPHY_PLL_SS_STEP_SIZE                                  0x4df8\n#define mmUNIPHY_PLL_SS_CNTL                                                    0x1989\n#define mmDCIO_UNIPHY0_UNIPHY_PLL_SS_CNTL                                       0x1989\n#define mmDCIO_UNIPHY1_UNIPHY_PLL_SS_CNTL                                       0x1999\n#define mmDCIO_UNIPHY2_UNIPHY_PLL_SS_CNTL                                       0x19a9\n#define mmDCIO_UNIPHY3_UNIPHY_PLL_SS_CNTL                                       0x19b9\n#define mmDCIO_UNIPHY4_UNIPHY_PLL_SS_CNTL                                       0x19c9\n#define mmDCIO_UNIPHY5_UNIPHY_PLL_SS_CNTL                                       0x19d9\n#define mmDCIO_UNIPHY6_UNIPHY_PLL_SS_CNTL                                       0x4df9\n#define mmUNIPHY_DATA_SYNCHRONIZATION                                           0x198a\n#define mmDCIO_UNIPHY0_UNIPHY_DATA_SYNCHRONIZATION                              0x198a\n#define mmDCIO_UNIPHY1_UNIPHY_DATA_SYNCHRONIZATION                              0x199a\n#define mmDCIO_UNIPHY2_UNIPHY_DATA_SYNCHRONIZATION                              0x19aa\n#define mmDCIO_UNIPHY3_UNIPHY_DATA_SYNCHRONIZATION                              0x19ba\n#define mmDCIO_UNIPHY4_UNIPHY_DATA_SYNCHRONIZATION                              0x19ca\n#define mmDCIO_UNIPHY5_UNIPHY_DATA_SYNCHRONIZATION                              0x19da\n#define mmDCIO_UNIPHY6_UNIPHY_DATA_SYNCHRONIZATION                              0x4dfa\n#define mmUNIPHY_REG_TEST_OUTPUT                                                0x198b\n#define mmDCIO_UNIPHY0_UNIPHY_REG_TEST_OUTPUT                                   0x198b\n#define mmDCIO_UNIPHY1_UNIPHY_REG_TEST_OUTPUT                                   0x199b\n#define mmDCIO_UNIPHY2_UNIPHY_REG_TEST_OUTPUT                                   0x19ab\n#define mmDCIO_UNIPHY3_UNIPHY_REG_TEST_OUTPUT                                   0x19bb\n#define mmDCIO_UNIPHY4_UNIPHY_REG_TEST_OUTPUT                                   0x19cb\n#define mmDCIO_UNIPHY5_UNIPHY_REG_TEST_OUTPUT                                   0x19db\n#define mmDCIO_UNIPHY6_UNIPHY_REG_TEST_OUTPUT                                   0x4dfb\n#define mmUNIPHY_ANG_BIST_CNTL                                                  0x198c\n#define mmDCIO_UNIPHY0_UNIPHY_ANG_BIST_CNTL                                     0x198c\n#define mmDCIO_UNIPHY1_UNIPHY_ANG_BIST_CNTL                                     0x199c\n#define mmDCIO_UNIPHY2_UNIPHY_ANG_BIST_CNTL                                     0x19ac\n#define mmDCIO_UNIPHY3_UNIPHY_ANG_BIST_CNTL                                     0x19bc\n#define mmDCIO_UNIPHY4_UNIPHY_ANG_BIST_CNTL                                     0x19cc\n#define mmDCIO_UNIPHY5_UNIPHY_ANG_BIST_CNTL                                     0x19dc\n#define mmDCIO_UNIPHY6_UNIPHY_ANG_BIST_CNTL                                     0x4dfc\n#define mmUNIPHY_LINK_CNTL                                                      0x198d\n#define mmDCIO_UNIPHY0_UNIPHY_LINK_CNTL                                         0x198d\n#define mmDCIO_UNIPHY1_UNIPHY_LINK_CNTL                                         0x199d\n#define mmDCIO_UNIPHY2_UNIPHY_LINK_CNTL                                         0x19ad\n#define mmDCIO_UNIPHY3_UNIPHY_LINK_CNTL                                         0x19bd\n#define mmDCIO_UNIPHY4_UNIPHY_LINK_CNTL                                         0x19cd\n#define mmDCIO_UNIPHY5_UNIPHY_LINK_CNTL                                         0x19dd\n#define mmDCIO_UNIPHY6_UNIPHY_LINK_CNTL                                         0x4dfd\n#define mmUNIPHY_CHANNEL_XBAR_CNTL                                              0x198e\n#define mmDCIO_UNIPHY0_UNIPHY_CHANNEL_XBAR_CNTL                                 0x198e\n#define mmDCIO_UNIPHY1_UNIPHY_CHANNEL_XBAR_CNTL                                 0x199e\n#define mmDCIO_UNIPHY2_UNIPHY_CHANNEL_XBAR_CNTL                                 0x19ae\n#define mmDCIO_UNIPHY3_UNIPHY_CHANNEL_XBAR_CNTL                                 0x19be\n#define mmDCIO_UNIPHY4_UNIPHY_CHANNEL_XBAR_CNTL                                 0x19ce\n#define mmDCIO_UNIPHY5_UNIPHY_CHANNEL_XBAR_CNTL                                 0x19de\n#define mmDCIO_UNIPHY6_UNIPHY_CHANNEL_XBAR_CNTL                                 0x4dfe\n#define mmUNIPHY_REG_TEST_OUTPUT2                                               0x198f\n#define mmDCIO_UNIPHY0_UNIPHY_REG_TEST_OUTPUT2                                  0x198f\n#define mmDCIO_UNIPHY1_UNIPHY_REG_TEST_OUTPUT2                                  0x199f\n#define mmDCIO_UNIPHY2_UNIPHY_REG_TEST_OUTPUT2                                  0x19af\n#define mmDCIO_UNIPHY3_UNIPHY_REG_TEST_OUTPUT2                                  0x19bf\n#define mmDCIO_UNIPHY4_UNIPHY_REG_TEST_OUTPUT2                                  0x19cf\n#define mmDCIO_UNIPHY5_UNIPHY_REG_TEST_OUTPUT2                                  0x19df\n#define mmDCIO_UNIPHY6_UNIPHY_REG_TEST_OUTPUT2                                  0x4dff\n#define mmGRPH_ENABLE                                                           0x1a00\n#define mmDCP0_GRPH_ENABLE                                                      0x1a00\n#define mmDCP1_GRPH_ENABLE                                                      0x1d00\n#define mmDCP2_GRPH_ENABLE                                                      0x4000\n#define mmDCP3_GRPH_ENABLE                                                      0x4300\n#define mmDCP4_GRPH_ENABLE                                                      0x4600\n#define mmDCP5_GRPH_ENABLE                                                      0x4900\n#define mmGRPH_CONTROL                                                          0x1a01\n#define mmDCP0_GRPH_CONTROL                                                     0x1a01\n#define mmDCP1_GRPH_CONTROL                                                     0x1d01\n#define mmDCP2_GRPH_CONTROL                                                     0x4001\n#define mmDCP3_GRPH_CONTROL                                                     0x4301\n#define mmDCP4_GRPH_CONTROL                                                     0x4601\n#define mmDCP5_GRPH_CONTROL                                                     0x4901\n#define mmGRPH_LUT_10BIT_BYPASS                                                 0x1a02\n#define mmDCP0_GRPH_LUT_10BIT_BYPASS                                            0x1a02\n#define mmDCP1_GRPH_LUT_10BIT_BYPASS                                            0x1d02\n#define mmDCP2_GRPH_LUT_10BIT_BYPASS                                            0x4002\n#define mmDCP3_GRPH_LUT_10BIT_BYPASS                                            0x4302\n#define mmDCP4_GRPH_LUT_10BIT_BYPASS                                            0x4602\n#define mmDCP5_GRPH_LUT_10BIT_BYPASS                                            0x4902\n#define mmGRPH_SWAP_CNTL                                                        0x1a03\n#define mmDCP0_GRPH_SWAP_CNTL                                                   0x1a03\n#define mmDCP1_GRPH_SWAP_CNTL                                                   0x1d03\n#define mmDCP2_GRPH_SWAP_CNTL                                                   0x4003\n#define mmDCP3_GRPH_SWAP_CNTL                                                   0x4303\n#define mmDCP4_GRPH_SWAP_CNTL                                                   0x4603\n#define mmDCP5_GRPH_SWAP_CNTL                                                   0x4903\n#define mmGRPH_PRIMARY_SURFACE_ADDRESS                                          0x1a04\n#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS                                     0x1a04\n#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS                                     0x1d04\n#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS                                     0x4004\n#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS                                     0x4304\n#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS                                     0x4604\n#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS                                     0x4904\n#define mmGRPH_SECONDARY_SURFACE_ADDRESS                                        0x1a05\n#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS                                   0x1a05\n#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS                                   0x1d05\n#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS                                   0x4005\n#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS                                   0x4305\n#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS                                   0x4605\n#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS                                   0x4905\n#define mmGRPH_PITCH                                                            0x1a06\n#define mmDCP0_GRPH_PITCH                                                       0x1a06\n#define mmDCP1_GRPH_PITCH                                                       0x1d06\n#define mmDCP2_GRPH_PITCH                                                       0x4006\n#define mmDCP3_GRPH_PITCH                                                       0x4306\n#define mmDCP4_GRPH_PITCH                                                       0x4606\n#define mmDCP5_GRPH_PITCH                                                       0x4906\n#define mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                     0x1a07\n#define mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                0x1a07\n#define mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                0x1d07\n#define mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                0x4007\n#define mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                0x4307\n#define mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                0x4607\n#define mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                                0x4907\n#define mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH                                   0x1a08\n#define mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                              0x1a08\n#define mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                              0x1d08\n#define mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                              0x4008\n#define mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                              0x4308\n#define mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                              0x4608\n#define mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH                              0x4908\n#define mmGRPH_SURFACE_OFFSET_X                                                 0x1a09\n#define mmDCP0_GRPH_SURFACE_OFFSET_X                                            0x1a09\n#define mmDCP1_GRPH_SURFACE_OFFSET_X                                            0x1d09\n#define mmDCP2_GRPH_SURFACE_OFFSET_X                                            0x4009\n#define mmDCP3_GRPH_SURFACE_OFFSET_X                                            0x4309\n#define mmDCP4_GRPH_SURFACE_OFFSET_X                                            0x4609\n#define mmDCP5_GRPH_SURFACE_OFFSET_X                                            0x4909\n#define mmGRPH_SURFACE_OFFSET_Y                                                 0x1a0a\n#define mmDCP0_GRPH_SURFACE_OFFSET_Y                                            0x1a0a\n#define mmDCP1_GRPH_SURFACE_OFFSET_Y                                            0x1d0a\n#define mmDCP2_GRPH_SURFACE_OFFSET_Y                                            0x400a\n#define mmDCP3_GRPH_SURFACE_OFFSET_Y                                            0x430a\n#define mmDCP4_GRPH_SURFACE_OFFSET_Y                                            0x460a\n#define mmDCP5_GRPH_SURFACE_OFFSET_Y                                            0x490a\n#define mmGRPH_X_START                                                          0x1a0b\n#define mmDCP0_GRPH_X_START                                                     0x1a0b\n#define mmDCP1_GRPH_X_START                                                     0x1d0b\n#define mmDCP2_GRPH_X_START                                                     0x400b\n#define mmDCP3_GRPH_X_START                                                     0x430b\n#define mmDCP4_GRPH_X_START                                                     0x460b\n#define mmDCP5_GRPH_X_START                                                     0x490b\n#define mmGRPH_Y_START                                                          0x1a0c\n#define mmDCP0_GRPH_Y_START                                                     0x1a0c\n#define mmDCP1_GRPH_Y_START                                                     0x1d0c\n#define mmDCP2_GRPH_Y_START                                                     0x400c\n#define mmDCP3_GRPH_Y_START                                                     0x430c\n#define mmDCP4_GRPH_Y_START                                                     0x460c\n#define mmDCP5_GRPH_Y_START                                                     0x490c\n#define mmGRPH_X_END                                                            0x1a0d\n#define mmDCP0_GRPH_X_END                                                       0x1a0d\n#define mmDCP1_GRPH_X_END                                                       0x1d0d\n#define mmDCP2_GRPH_X_END                                                       0x400d\n#define mmDCP3_GRPH_X_END                                                       0x430d\n#define mmDCP4_GRPH_X_END                                                       0x460d\n#define mmDCP5_GRPH_X_END                                                       0x490d\n#define mmGRPH_Y_END                                                            0x1a0e\n#define mmDCP0_GRPH_Y_END                                                       0x1a0e\n#define mmDCP1_GRPH_Y_END                                                       0x1d0e\n#define mmDCP2_GRPH_Y_END                                                       0x400e\n#define mmDCP3_GRPH_Y_END                                                       0x430e\n#define mmDCP4_GRPH_Y_END                                                       0x460e\n#define mmDCP5_GRPH_Y_END                                                       0x490e\n#define mmINPUT_GAMMA_CONTROL                                                   0x1a10\n#define mmDCP0_INPUT_GAMMA_CONTROL                                              0x1a10\n#define mmDCP1_INPUT_GAMMA_CONTROL                                              0x1d10\n#define mmDCP2_INPUT_GAMMA_CONTROL                                              0x4010\n#define mmDCP3_INPUT_GAMMA_CONTROL                                              0x4310\n#define mmDCP4_INPUT_GAMMA_CONTROL                                              0x4610\n#define mmDCP5_INPUT_GAMMA_CONTROL                                              0x4910\n#define mmGRPH_UPDATE                                                           0x1a11\n#define mmDCP0_GRPH_UPDATE                                                      0x1a11\n#define mmDCP1_GRPH_UPDATE                                                      0x1d11\n#define mmDCP2_GRPH_UPDATE                                                      0x4011\n#define mmDCP3_GRPH_UPDATE                                                      0x4311\n#define mmDCP4_GRPH_UPDATE                                                      0x4611\n#define mmDCP5_GRPH_UPDATE                                                      0x4911\n#define mmGRPH_FLIP_CONTROL                                                     0x1a12\n#define mmDCP0_GRPH_FLIP_CONTROL                                                0x1a12\n#define mmDCP1_GRPH_FLIP_CONTROL                                                0x1d12\n#define mmDCP2_GRPH_FLIP_CONTROL                                                0x4012\n#define mmDCP3_GRPH_FLIP_CONTROL                                                0x4312\n#define mmDCP4_GRPH_FLIP_CONTROL                                                0x4612\n#define mmDCP5_GRPH_FLIP_CONTROL                                                0x4912\n#define mmGRPH_SURFACE_ADDRESS_INUSE                                            0x1a13\n#define mmDCP0_GRPH_SURFACE_ADDRESS_INUSE                                       0x1a13\n#define mmDCP1_GRPH_SURFACE_ADDRESS_INUSE                                       0x1d13\n#define mmDCP2_GRPH_SURFACE_ADDRESS_INUSE                                       0x4013\n#define mmDCP3_GRPH_SURFACE_ADDRESS_INUSE                                       0x4313\n#define mmDCP4_GRPH_SURFACE_ADDRESS_INUSE                                       0x4613\n#define mmDCP5_GRPH_SURFACE_ADDRESS_INUSE                                       0x4913\n#define mmGRPH_DFQ_CONTROL                                                      0x1a14\n#define mmDCP0_GRPH_DFQ_CONTROL                                                 0x1a14\n#define mmDCP1_GRPH_DFQ_CONTROL                                                 0x1d14\n#define mmDCP2_GRPH_DFQ_CONTROL                                                 0x4014\n#define mmDCP3_GRPH_DFQ_CONTROL                                                 0x4314\n#define mmDCP4_GRPH_DFQ_CONTROL                                                 0x4614\n#define mmDCP5_GRPH_DFQ_CONTROL                                                 0x4914\n#define mmGRPH_DFQ_STATUS                                                       0x1a15\n#define mmDCP0_GRPH_DFQ_STATUS                                                  0x1a15\n#define mmDCP1_GRPH_DFQ_STATUS                                                  0x1d15\n#define mmDCP2_GRPH_DFQ_STATUS                                                  0x4015\n#define mmDCP3_GRPH_DFQ_STATUS                                                  0x4315\n#define mmDCP4_GRPH_DFQ_STATUS                                                  0x4615\n#define mmDCP5_GRPH_DFQ_STATUS                                                  0x4915\n#define mmGRPH_INTERRUPT_STATUS                                                 0x1a16\n#define mmDCP0_GRPH_INTERRUPT_STATUS                                            0x1a16\n#define mmDCP1_GRPH_INTERRUPT_STATUS                                            0x1d16\n#define mmDCP2_GRPH_INTERRUPT_STATUS                                            0x4016\n#define mmDCP3_GRPH_INTERRUPT_STATUS                                            0x4316\n#define mmDCP4_GRPH_INTERRUPT_STATUS                                            0x4616\n#define mmDCP5_GRPH_INTERRUPT_STATUS                                            0x4916\n#define mmGRPH_INTERRUPT_CONTROL                                                0x1a17\n#define mmDCP0_GRPH_INTERRUPT_CONTROL                                           0x1a17\n#define mmDCP1_GRPH_INTERRUPT_CONTROL                                           0x1d17\n#define mmDCP2_GRPH_INTERRUPT_CONTROL                                           0x4017\n#define mmDCP3_GRPH_INTERRUPT_CONTROL                                           0x4317\n#define mmDCP4_GRPH_INTERRUPT_CONTROL                                           0x4617\n#define mmDCP5_GRPH_INTERRUPT_CONTROL                                           0x4917\n#define mmGRPH_SURFACE_ADDRESS_HIGH_INUSE                                       0x1a18\n#define mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                  0x1a18\n#define mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                  0x1d18\n#define mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                  0x4018\n#define mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                  0x4318\n#define mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                  0x4618\n#define mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE                                  0x4918\n#define mmGRPH_COMPRESS_SURFACE_ADDRESS                                         0x1a19\n#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS                                    0x1a19\n#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS                                    0x1d19\n#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS                                    0x4019\n#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS                                    0x4319\n#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS                                    0x4619\n#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS                                    0x4919\n#define mmGRPH_COMPRESS_PITCH                                                   0x1a1a\n#define mmDCP0_GRPH_COMPRESS_PITCH                                              0x1a1a\n#define mmDCP1_GRPH_COMPRESS_PITCH                                              0x1d1a\n#define mmDCP2_GRPH_COMPRESS_PITCH                                              0x401a\n#define mmDCP3_GRPH_COMPRESS_PITCH                                              0x431a\n#define mmDCP4_GRPH_COMPRESS_PITCH                                              0x461a\n#define mmDCP5_GRPH_COMPRESS_PITCH                                              0x491a\n#define mmGRPH_COMPRESS_SURFACE_ADDRESS_HIGH                                    0x1a1b\n#define mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                               0x1a1b\n#define mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                               0x1d1b\n#define mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                               0x401b\n#define mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                               0x431b\n#define mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                               0x461b\n#define mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH                               0x491b\n#define mmOVL_ENABLE                                                            0x1a1c\n#define mmDCP0_OVL_ENABLE                                                       0x1a1c\n#define mmDCP1_OVL_ENABLE                                                       0x1d1c\n#define mmDCP2_OVL_ENABLE                                                       0x401c\n#define mmDCP3_OVL_ENABLE                                                       0x431c\n#define mmDCP4_OVL_ENABLE                                                       0x461c\n#define mmDCP5_OVL_ENABLE                                                       0x491c\n#define mmOVL_CONTROL1                                                          0x1a1d\n#define mmDCP0_OVL_CONTROL1                                                     0x1a1d\n#define mmDCP1_OVL_CONTROL1                                                     0x1d1d\n#define mmDCP2_OVL_CONTROL1                                                     0x401d\n#define mmDCP3_OVL_CONTROL1                                                     0x431d\n#define mmDCP4_OVL_CONTROL1                                                     0x461d\n#define mmDCP5_OVL_CONTROL1                                                     0x491d\n#define mmOVL_CONTROL2                                                          0x1a1e\n#define mmDCP0_OVL_CONTROL2                                                     0x1a1e\n#define mmDCP1_OVL_CONTROL2                                                     0x1d1e\n#define mmDCP2_OVL_CONTROL2                                                     0x401e\n#define mmDCP3_OVL_CONTROL2                                                     0x431e\n#define mmDCP4_OVL_CONTROL2                                                     0x461e\n#define mmDCP5_OVL_CONTROL2                                                     0x491e\n#define mmOVL_SWAP_CNTL                                                         0x1a1f\n#define mmDCP0_OVL_SWAP_CNTL                                                    0x1a1f\n#define mmDCP1_OVL_SWAP_CNTL                                                    0x1d1f\n#define mmDCP2_OVL_SWAP_CNTL                                                    0x401f\n#define mmDCP3_OVL_SWAP_CNTL                                                    0x431f\n#define mmDCP4_OVL_SWAP_CNTL                                                    0x461f\n#define mmDCP5_OVL_SWAP_CNTL                                                    0x491f\n#define mmOVL_SURFACE_ADDRESS                                                   0x1a20\n#define mmDCP0_OVL_SURFACE_ADDRESS                                              0x1a20\n#define mmDCP1_OVL_SURFACE_ADDRESS                                              0x1d20\n#define mmDCP2_OVL_SURFACE_ADDRESS                                              0x4020\n#define mmDCP3_OVL_SURFACE_ADDRESS                                              0x4320\n#define mmDCP4_OVL_SURFACE_ADDRESS                                              0x4620\n#define mmDCP5_OVL_SURFACE_ADDRESS                                              0x4920\n#define mmOVL_PITCH                                                             0x1a21\n#define mmDCP0_OVL_PITCH                                                        0x1a21\n#define mmDCP1_OVL_PITCH                                                        0x1d21\n#define mmDCP2_OVL_PITCH                                                        0x4021\n#define mmDCP3_OVL_PITCH                                                        0x4321\n#define mmDCP4_OVL_PITCH                                                        0x4621\n#define mmDCP5_OVL_PITCH                                                        0x4921\n#define mmOVL_SURFACE_ADDRESS_HIGH                                              0x1a22\n#define mmDCP0_OVL_SURFACE_ADDRESS_HIGH                                         0x1a22\n#define mmDCP1_OVL_SURFACE_ADDRESS_HIGH                                         0x1d22\n#define mmDCP2_OVL_SURFACE_ADDRESS_HIGH                                         0x4022\n#define mmDCP3_OVL_SURFACE_ADDRESS_HIGH                                         0x4322\n#define mmDCP4_OVL_SURFACE_ADDRESS_HIGH                                         0x4622\n#define mmDCP5_OVL_SURFACE_ADDRESS_HIGH                                         0x4922\n#define mmOVL_SURFACE_OFFSET_X                                                  0x1a23\n#define mmDCP0_OVL_SURFACE_OFFSET_X                                             0x1a23\n#define mmDCP1_OVL_SURFACE_OFFSET_X                                             0x1d23\n#define mmDCP2_OVL_SURFACE_OFFSET_X                                             0x4023\n#define mmDCP3_OVL_SURFACE_OFFSET_X                                             0x4323\n#define mmDCP4_OVL_SURFACE_OFFSET_X                                             0x4623\n#define mmDCP5_OVL_SURFACE_OFFSET_X                                             0x4923\n#define mmOVL_SURFACE_OFFSET_Y                                                  0x1a24\n#define mmDCP0_OVL_SURFACE_OFFSET_Y                                             0x1a24\n#define mmDCP1_OVL_SURFACE_OFFSET_Y                                             0x1d24\n#define mmDCP2_OVL_SURFACE_OFFSET_Y                                             0x4024\n#define mmDCP3_OVL_SURFACE_OFFSET_Y                                             0x4324\n#define mmDCP4_OVL_SURFACE_OFFSET_Y                                             0x4624\n#define mmDCP5_OVL_SURFACE_OFFSET_Y                                             0x4924\n#define mmOVL_START                                                             0x1a25\n#define mmDCP0_OVL_START                                                        0x1a25\n#define mmDCP1_OVL_START                                                        0x1d25\n#define mmDCP2_OVL_START                                                        0x4025\n#define mmDCP3_OVL_START                                                        0x4325\n#define mmDCP4_OVL_START                                                        0x4625\n#define mmDCP5_OVL_START                                                        0x4925\n#define mmOVL_END                                                               0x1a26\n#define mmDCP0_OVL_END                                                          0x1a26\n#define mmDCP1_OVL_END                                                          0x1d26\n#define mmDCP2_OVL_END                                                          0x4026\n#define mmDCP3_OVL_END                                                          0x4326\n#define mmDCP4_OVL_END                                                          0x4626\n#define mmDCP5_OVL_END                                                          0x4926\n#define mmOVL_UPDATE                                                            0x1a27\n#define mmDCP0_OVL_UPDATE                                                       0x1a27\n#define mmDCP1_OVL_UPDATE                                                       0x1d27\n#define mmDCP2_OVL_UPDATE                                                       0x4027\n#define mmDCP3_OVL_UPDATE                                                       0x4327\n#define mmDCP4_OVL_UPDATE                                                       0x4627\n#define mmDCP5_OVL_UPDATE                                                       0x4927\n#define mmOVL_SURFACE_ADDRESS_INUSE                                             0x1a28\n#define mmDCP0_OVL_SURFACE_ADDRESS_INUSE                                        0x1a28\n#define mmDCP1_OVL_SURFACE_ADDRESS_INUSE                                        0x1d28\n#define mmDCP2_OVL_SURFACE_ADDRESS_INUSE                                        0x4028\n#define mmDCP3_OVL_SURFACE_ADDRESS_INUSE                                        0x4328\n#define mmDCP4_OVL_SURFACE_ADDRESS_INUSE                                        0x4628\n#define mmDCP5_OVL_SURFACE_ADDRESS_INUSE                                        0x4928\n#define mmOVL_DFQ_CONTROL                                                       0x1a29\n#define mmDCP0_OVL_DFQ_CONTROL                                                  0x1a29\n#define mmDCP1_OVL_DFQ_CONTROL                                                  0x1d29\n#define mmDCP2_OVL_DFQ_CONTROL                                                  0x4029\n#define mmDCP3_OVL_DFQ_CONTROL                                                  0x4329\n#define mmDCP4_OVL_DFQ_CONTROL                                                  0x4629\n#define mmDCP5_OVL_DFQ_CONTROL                                                  0x4929\n#define mmOVL_DFQ_STATUS                                                        0x1a2a\n#define mmDCP0_OVL_DFQ_STATUS                                                   0x1a2a\n#define mmDCP1_OVL_DFQ_STATUS                                                   0x1d2a\n#define mmDCP2_OVL_DFQ_STATUS                                                   0x402a\n#define mmDCP3_OVL_DFQ_STATUS                                                   0x432a\n#define mmDCP4_OVL_DFQ_STATUS                                                   0x462a\n#define mmDCP5_OVL_DFQ_STATUS                                                   0x492a\n#define mmOVL_SURFACE_ADDRESS_HIGH_INUSE                                        0x1a2b\n#define mmDCP0_OVL_SURFACE_ADDRESS_HIGH_INUSE                                   0x1a2b\n#define mmDCP1_OVL_SURFACE_ADDRESS_HIGH_INUSE                                   0x1d2b\n#define mmDCP2_OVL_SURFACE_ADDRESS_HIGH_INUSE                                   0x402b\n#define mmDCP3_OVL_SURFACE_ADDRESS_HIGH_INUSE                                   0x432b\n#define mmDCP4_OVL_SURFACE_ADDRESS_HIGH_INUSE                                   0x462b\n#define mmDCP5_OVL_SURFACE_ADDRESS_HIGH_INUSE                                   0x492b\n#define mmOVLSCL_EDGE_PIXEL_CNTL                                                0x1a2c\n#define mmDCP0_OVLSCL_EDGE_PIXEL_CNTL                                           0x1a2c\n#define mmDCP1_OVLSCL_EDGE_PIXEL_CNTL                                           0x1d2c\n#define mmDCP2_OVLSCL_EDGE_PIXEL_CNTL                                           0x402c\n#define mmDCP3_OVLSCL_EDGE_PIXEL_CNTL                                           0x432c\n#define mmDCP4_OVLSCL_EDGE_PIXEL_CNTL                                           0x462c\n#define mmDCP5_OVLSCL_EDGE_PIXEL_CNTL                                           0x492c\n#define mmPRESCALE_GRPH_CONTROL                                                 0x1a2d\n#define mmDCP0_PRESCALE_GRPH_CONTROL                                            0x1a2d\n#define mmDCP1_PRESCALE_GRPH_CONTROL                                            0x1d2d\n#define mmDCP2_PRESCALE_GRPH_CONTROL                                            0x402d\n#define mmDCP3_PRESCALE_GRPH_CONTROL                                            0x432d\n#define mmDCP4_PRESCALE_GRPH_CONTROL                                            0x462d\n#define mmDCP5_PRESCALE_GRPH_CONTROL                                            0x492d\n#define mmPRESCALE_VALUES_GRPH_R                                                0x1a2e\n#define mmDCP0_PRESCALE_VALUES_GRPH_R                                           0x1a2e\n#define mmDCP1_PRESCALE_VALUES_GRPH_R                                           0x1d2e\n#define mmDCP2_PRESCALE_VALUES_GRPH_R                                           0x402e\n#define mmDCP3_PRESCALE_VALUES_GRPH_R                                           0x432e\n#define mmDCP4_PRESCALE_VALUES_GRPH_R                                           0x462e\n#define mmDCP5_PRESCALE_VALUES_GRPH_R                                           0x492e\n#define mmPRESCALE_VALUES_GRPH_G                                                0x1a2f\n#define mmDCP0_PRESCALE_VALUES_GRPH_G                                           0x1a2f\n#define mmDCP1_PRESCALE_VALUES_GRPH_G                                           0x1d2f\n#define mmDCP2_PRESCALE_VALUES_GRPH_G                                           0x402f\n#define mmDCP3_PRESCALE_VALUES_GRPH_G                                           0x432f\n#define mmDCP4_PRESCALE_VALUES_GRPH_G                                           0x462f\n#define mmDCP5_PRESCALE_VALUES_GRPH_G                                           0x492f\n#define mmPRESCALE_VALUES_GRPH_B                                                0x1a30\n#define mmDCP0_PRESCALE_VALUES_GRPH_B                                           0x1a30\n#define mmDCP1_PRESCALE_VALUES_GRPH_B                                           0x1d30\n#define mmDCP2_PRESCALE_VALUES_GRPH_B                                           0x4030\n#define mmDCP3_PRESCALE_VALUES_GRPH_B                                           0x4330\n#define mmDCP4_PRESCALE_VALUES_GRPH_B                                           0x4630\n#define mmDCP5_PRESCALE_VALUES_GRPH_B                                           0x4930\n#define mmPRESCALE_OVL_CONTROL                                                  0x1a31\n#define mmDCP0_PRESCALE_OVL_CONTROL                                             0x1a31\n#define mmDCP1_PRESCALE_OVL_CONTROL                                             0x1d31\n#define mmDCP2_PRESCALE_OVL_CONTROL                                             0x4031\n#define mmDCP3_PRESCALE_OVL_CONTROL                                             0x4331\n#define mmDCP4_PRESCALE_OVL_CONTROL                                             0x4631\n#define mmDCP5_PRESCALE_OVL_CONTROL                                             0x4931\n#define mmPRESCALE_VALUES_OVL_CB                                                0x1a32\n#define mmDCP0_PRESCALE_VALUES_OVL_CB                                           0x1a32\n#define mmDCP1_PRESCALE_VALUES_OVL_CB                                           0x1d32\n#define mmDCP2_PRESCALE_VALUES_OVL_CB                                           0x4032\n#define mmDCP3_PRESCALE_VALUES_OVL_CB                                           0x4332\n#define mmDCP4_PRESCALE_VALUES_OVL_CB                                           0x4632\n#define mmDCP5_PRESCALE_VALUES_OVL_CB                                           0x4932\n#define mmPRESCALE_VALUES_OVL_Y                                                 0x1a33\n#define mmDCP0_PRESCALE_VALUES_OVL_Y                                            0x1a33\n#define mmDCP1_PRESCALE_VALUES_OVL_Y                                            0x1d33\n#define mmDCP2_PRESCALE_VALUES_OVL_Y                                            0x4033\n#define mmDCP3_PRESCALE_VALUES_OVL_Y                                            0x4333\n#define mmDCP4_PRESCALE_VALUES_OVL_Y                                            0x4633\n#define mmDCP5_PRESCALE_VALUES_OVL_Y                                            0x4933\n#define mmPRESCALE_VALUES_OVL_CR                                                0x1a34\n#define mmDCP0_PRESCALE_VALUES_OVL_CR                                           0x1a34\n#define mmDCP1_PRESCALE_VALUES_OVL_CR                                           0x1d34\n#define mmDCP2_PRESCALE_VALUES_OVL_CR                                           0x4034\n#define mmDCP3_PRESCALE_VALUES_OVL_CR                                           0x4334\n#define mmDCP4_PRESCALE_VALUES_OVL_CR                                           0x4634\n#define mmDCP5_PRESCALE_VALUES_OVL_CR                                           0x4934\n#define mmINPUT_CSC_CONTROL                                                     0x1a35\n#define mmDCP0_INPUT_CSC_CONTROL                                                0x1a35\n#define mmDCP1_INPUT_CSC_CONTROL                                                0x1d35\n#define mmDCP2_INPUT_CSC_CONTROL                                                0x4035\n#define mmDCP3_INPUT_CSC_CONTROL                                                0x4335\n#define mmDCP4_INPUT_CSC_CONTROL                                                0x4635\n#define mmDCP5_INPUT_CSC_CONTROL                                                0x4935\n#define mmINPUT_CSC_C11_C12                                                     0x1a36\n#define mmDCP0_INPUT_CSC_C11_C12                                                0x1a36\n#define mmDCP1_INPUT_CSC_C11_C12                                                0x1d36\n#define mmDCP2_INPUT_CSC_C11_C12                                                0x4036\n#define mmDCP3_INPUT_CSC_C11_C12                                                0x4336\n#define mmDCP4_INPUT_CSC_C11_C12                                                0x4636\n#define mmDCP5_INPUT_CSC_C11_C12                                                0x4936\n#define mmINPUT_CSC_C13_C14                                                     0x1a37\n#define mmDCP0_INPUT_CSC_C13_C14                                                0x1a37\n#define mmDCP1_INPUT_CSC_C13_C14                                                0x1d37\n#define mmDCP2_INPUT_CSC_C13_C14                                                0x4037\n#define mmDCP3_INPUT_CSC_C13_C14                                                0x4337\n#define mmDCP4_INPUT_CSC_C13_C14                                                0x4637\n#define mmDCP5_INPUT_CSC_C13_C14                                                0x4937\n#define mmINPUT_CSC_C21_C22                                                     0x1a38\n#define mmDCP0_INPUT_CSC_C21_C22                                                0x1a38\n#define mmDCP1_INPUT_CSC_C21_C22                                                0x1d38\n#define mmDCP2_INPUT_CSC_C21_C22                                                0x4038\n#define mmDCP3_INPUT_CSC_C21_C22                                                0x4338\n#define mmDCP4_INPUT_CSC_C21_C22                                                0x4638\n#define mmDCP5_INPUT_CSC_C21_C22                                                0x4938\n#define mmINPUT_CSC_C23_C24                                                     0x1a39\n#define mmDCP0_INPUT_CSC_C23_C24                                                0x1a39\n#define mmDCP1_INPUT_CSC_C23_C24                                                0x1d39\n#define mmDCP2_INPUT_CSC_C23_C24                                                0x4039\n#define mmDCP3_INPUT_CSC_C23_C24                                                0x4339\n#define mmDCP4_INPUT_CSC_C23_C24                                                0x4639\n#define mmDCP5_INPUT_CSC_C23_C24                                                0x4939\n#define mmINPUT_CSC_C31_C32                                                     0x1a3a\n#define mmDCP0_INPUT_CSC_C31_C32                                                0x1a3a\n#define mmDCP1_INPUT_CSC_C31_C32                                                0x1d3a\n#define mmDCP2_INPUT_CSC_C31_C32                                                0x403a\n#define mmDCP3_INPUT_CSC_C31_C32                                                0x433a\n#define mmDCP4_INPUT_CSC_C31_C32                                                0x463a\n#define mmDCP5_INPUT_CSC_C31_C32                                                0x493a\n#define mmINPUT_CSC_C33_C34                                                     0x1a3b\n#define mmDCP0_INPUT_CSC_C33_C34                                                0x1a3b\n#define mmDCP1_INPUT_CSC_C33_C34                                                0x1d3b\n#define mmDCP2_INPUT_CSC_C33_C34                                                0x403b\n#define mmDCP3_INPUT_CSC_C33_C34                                                0x433b\n#define mmDCP4_INPUT_CSC_C33_C34                                                0x463b\n#define mmDCP5_INPUT_CSC_C33_C34                                                0x493b\n#define mmOUTPUT_CSC_CONTROL                                                    0x1a3c\n#define mmDCP0_OUTPUT_CSC_CONTROL                                               0x1a3c\n#define mmDCP1_OUTPUT_CSC_CONTROL                                               0x1d3c\n#define mmDCP2_OUTPUT_CSC_CONTROL                                               0x403c\n#define mmDCP3_OUTPUT_CSC_CONTROL                                               0x433c\n#define mmDCP4_OUTPUT_CSC_CONTROL                                               0x463c\n#define mmDCP5_OUTPUT_CSC_CONTROL                                               0x493c\n#define mmOUTPUT_CSC_C11_C12                                                    0x1a3d\n#define mmDCP0_OUTPUT_CSC_C11_C12                                               0x1a3d\n#define mmDCP1_OUTPUT_CSC_C11_C12                                               0x1d3d\n#define mmDCP2_OUTPUT_CSC_C11_C12                                               0x403d\n#define mmDCP3_OUTPUT_CSC_C11_C12                                               0x433d\n#define mmDCP4_OUTPUT_CSC_C11_C12                                               0x463d\n#define mmDCP5_OUTPUT_CSC_C11_C12                                               0x493d\n#define mmOUTPUT_CSC_C13_C14                                                    0x1a3e\n#define mmDCP0_OUTPUT_CSC_C13_C14                                               0x1a3e\n#define mmDCP1_OUTPUT_CSC_C13_C14                                               0x1d3e\n#define mmDCP2_OUTPUT_CSC_C13_C14                                               0x403e\n#define mmDCP3_OUTPUT_CSC_C13_C14                                               0x433e\n#define mmDCP4_OUTPUT_CSC_C13_C14                                               0x463e\n#define mmDCP5_OUTPUT_CSC_C13_C14                                               0x493e\n#define mmOUTPUT_CSC_C21_C22                                                    0x1a3f\n#define mmDCP0_OUTPUT_CSC_C21_C22                                               0x1a3f\n#define mmDCP1_OUTPUT_CSC_C21_C22                                               0x1d3f\n#define mmDCP2_OUTPUT_CSC_C21_C22                                               0x403f\n#define mmDCP3_OUTPUT_CSC_C21_C22                                               0x433f\n#define mmDCP4_OUTPUT_CSC_C21_C22                                               0x463f\n#define mmDCP5_OUTPUT_CSC_C21_C22                                               0x493f\n#define mmOUTPUT_CSC_C23_C24                                                    0x1a40\n#define mmDCP0_OUTPUT_CSC_C23_C24                                               0x1a40\n#define mmDCP1_OUTPUT_CSC_C23_C24                                               0x1d40\n#define mmDCP2_OUTPUT_CSC_C23_C24                                               0x4040\n#define mmDCP3_OUTPUT_CSC_C23_C24                                               0x4340\n#define mmDCP4_OUTPUT_CSC_C23_C24                                               0x4640\n#define mmDCP5_OUTPUT_CSC_C23_C24                                               0x4940\n#define mmOUTPUT_CSC_C31_C32                                                    0x1a41\n#define mmDCP0_OUTPUT_CSC_C31_C32                                               0x1a41\n#define mmDCP1_OUTPUT_CSC_C31_C32                                               0x1d41\n#define mmDCP2_OUTPUT_CSC_C31_C32                                               0x4041\n#define mmDCP3_OUTPUT_CSC_C31_C32                                               0x4341\n#define mmDCP4_OUTPUT_CSC_C31_C32                                               0x4641\n#define mmDCP5_OUTPUT_CSC_C31_C32                                               0x4941\n#define mmOUTPUT_CSC_C33_C34                                                    0x1a42\n#define mmDCP0_OUTPUT_CSC_C33_C34                                               0x1a42\n#define mmDCP1_OUTPUT_CSC_C33_C34                                               0x1d42\n#define mmDCP2_OUTPUT_CSC_C33_C34                                               0x4042\n#define mmDCP3_OUTPUT_CSC_C33_C34                                               0x4342\n#define mmDCP4_OUTPUT_CSC_C33_C34                                               0x4642\n#define mmDCP5_OUTPUT_CSC_C33_C34                                               0x4942\n#define mmCOMM_MATRIXA_TRANS_C11_C12                                            0x1a43\n#define mmDCP0_COMM_MATRIXA_TRANS_C11_C12                                       0x1a43\n#define mmDCP1_COMM_MATRIXA_TRANS_C11_C12                                       0x1d43\n#define mmDCP2_COMM_MATRIXA_TRANS_C11_C12                                       0x4043\n#define mmDCP3_COMM_MATRIXA_TRANS_C11_C12                                       0x4343\n#define mmDCP4_COMM_MATRIXA_TRANS_C11_C12                                       0x4643\n#define mmDCP5_COMM_MATRIXA_TRANS_C11_C12                                       0x4943\n#define mmCOMM_MATRIXA_TRANS_C13_C14                                            0x1a44\n#define mmDCP0_COMM_MATRIXA_TRANS_C13_C14                                       0x1a44\n#define mmDCP1_COMM_MATRIXA_TRANS_C13_C14                                       0x1d44\n#define mmDCP2_COMM_MATRIXA_TRANS_C13_C14                                       0x4044\n#define mmDCP3_COMM_MATRIXA_TRANS_C13_C14                                       0x4344\n#define mmDCP4_COMM_MATRIXA_TRANS_C13_C14                                       0x4644\n#define mmDCP5_COMM_MATRIXA_TRANS_C13_C14                                       0x4944\n#define mmCOMM_MATRIXA_TRANS_C21_C22                                            0x1a45\n#define mmDCP0_COMM_MATRIXA_TRANS_C21_C22                                       0x1a45\n#define mmDCP1_COMM_MATRIXA_TRANS_C21_C22                                       0x1d45\n#define mmDCP2_COMM_MATRIXA_TRANS_C21_C22                                       0x4045\n#define mmDCP3_COMM_MATRIXA_TRANS_C21_C22                                       0x4345\n#define mmDCP4_COMM_MATRIXA_TRANS_C21_C22                                       0x4645\n#define mmDCP5_COMM_MATRIXA_TRANS_C21_C22                                       0x4945\n#define mmCOMM_MATRIXA_TRANS_C23_C24                                            0x1a46\n#define mmDCP0_COMM_MATRIXA_TRANS_C23_C24                                       0x1a46\n#define mmDCP1_COMM_MATRIXA_TRANS_C23_C24                                       0x1d46\n#define mmDCP2_COMM_MATRIXA_TRANS_C23_C24                                       0x4046\n#define mmDCP3_COMM_MATRIXA_TRANS_C23_C24                                       0x4346\n#define mmDCP4_COMM_MATRIXA_TRANS_C23_C24                                       0x4646\n#define mmDCP5_COMM_MATRIXA_TRANS_C23_C24                                       0x4946\n#define mmCOMM_MATRIXA_TRANS_C31_C32                                            0x1a47\n#define mmDCP0_COMM_MATRIXA_TRANS_C31_C32                                       0x1a47\n#define mmDCP1_COMM_MATRIXA_TRANS_C31_C32                                       0x1d47\n#define mmDCP2_COMM_MATRIXA_TRANS_C31_C32                                       0x4047\n#define mmDCP3_COMM_MATRIXA_TRANS_C31_C32                                       0x4347\n#define mmDCP4_COMM_MATRIXA_TRANS_C31_C32                                       0x4647\n#define mmDCP5_COMM_MATRIXA_TRANS_C31_C32                                       0x4947\n#define mmCOMM_MATRIXA_TRANS_C33_C34                                            0x1a48\n#define mmDCP0_COMM_MATRIXA_TRANS_C33_C34                                       0x1a48\n#define mmDCP1_COMM_MATRIXA_TRANS_C33_C34                                       0x1d48\n#define mmDCP2_COMM_MATRIXA_TRANS_C33_C34                                       0x4048\n#define mmDCP3_COMM_MATRIXA_TRANS_C33_C34                                       0x4348\n#define mmDCP4_COMM_MATRIXA_TRANS_C33_C34                                       0x4648\n#define mmDCP5_COMM_MATRIXA_TRANS_C33_C34                                       0x4948\n#define mmCOMM_MATRIXB_TRANS_C11_C12                                            0x1a49\n#define mmDCP0_COMM_MATRIXB_TRANS_C11_C12                                       0x1a49\n#define mmDCP1_COMM_MATRIXB_TRANS_C11_C12                                       0x1d49\n#define mmDCP2_COMM_MATRIXB_TRANS_C11_C12                                       0x4049\n#define mmDCP3_COMM_MATRIXB_TRANS_C11_C12                                       0x4349\n#define mmDCP4_COMM_MATRIXB_TRANS_C11_C12                                       0x4649\n#define mmDCP5_COMM_MATRIXB_TRANS_C11_C12                                       0x4949\n#define mmCOMM_MATRIXB_TRANS_C13_C14                                            0x1a4a\n#define mmDCP0_COMM_MATRIXB_TRANS_C13_C14                                       0x1a4a\n#define mmDCP1_COMM_MATRIXB_TRANS_C13_C14                                       0x1d4a\n#define mmDCP2_COMM_MATRIXB_TRANS_C13_C14                                       0x404a\n#define mmDCP3_COMM_MATRIXB_TRANS_C13_C14                                       0x434a\n#define mmDCP4_COMM_MATRIXB_TRANS_C13_C14                                       0x464a\n#define mmDCP5_COMM_MATRIXB_TRANS_C13_C14                                       0x494a\n#define mmCOMM_MATRIXB_TRANS_C21_C22                                            0x1a4b\n#define mmDCP0_COMM_MATRIXB_TRANS_C21_C22                                       0x1a4b\n#define mmDCP1_COMM_MATRIXB_TRANS_C21_C22                                       0x1d4b\n#define mmDCP2_COMM_MATRIXB_TRANS_C21_C22                                       0x404b\n#define mmDCP3_COMM_MATRIXB_TRANS_C21_C22                                       0x434b\n#define mmDCP4_COMM_MATRIXB_TRANS_C21_C22                                       0x464b\n#define mmDCP5_COMM_MATRIXB_TRANS_C21_C22                                       0x494b\n#define mmCOMM_MATRIXB_TRANS_C23_C24                                            0x1a4c\n#define mmDCP0_COMM_MATRIXB_TRANS_C23_C24                                       0x1a4c\n#define mmDCP1_COMM_MATRIXB_TRANS_C23_C24                                       0x1d4c\n#define mmDCP2_COMM_MATRIXB_TRANS_C23_C24                                       0x404c\n#define mmDCP3_COMM_MATRIXB_TRANS_C23_C24                                       0x434c\n#define mmDCP4_COMM_MATRIXB_TRANS_C23_C24                                       0x464c\n#define mmDCP5_COMM_MATRIXB_TRANS_C23_C24                                       0x494c\n#define mmCOMM_MATRIXB_TRANS_C31_C32                                            0x1a4d\n#define mmDCP0_COMM_MATRIXB_TRANS_C31_C32                                       0x1a4d\n#define mmDCP1_COMM_MATRIXB_TRANS_C31_C32                                       0x1d4d\n#define mmDCP2_COMM_MATRIXB_TRANS_C31_C32                                       0x404d\n#define mmDCP3_COMM_MATRIXB_TRANS_C31_C32                                       0x434d\n#define mmDCP4_COMM_MATRIXB_TRANS_C31_C32                                       0x464d\n#define mmDCP5_COMM_MATRIXB_TRANS_C31_C32                                       0x494d\n#define mmCOMM_MATRIXB_TRANS_C33_C34                                            0x1a4e\n#define mmDCP0_COMM_MATRIXB_TRANS_C33_C34                                       0x1a4e\n#define mmDCP1_COMM_MATRIXB_TRANS_C33_C34                                       0x1d4e\n#define mmDCP2_COMM_MATRIXB_TRANS_C33_C34                                       0x404e\n#define mmDCP3_COMM_MATRIXB_TRANS_C33_C34                                       0x434e\n#define mmDCP4_COMM_MATRIXB_TRANS_C33_C34                                       0x464e\n#define mmDCP5_COMM_MATRIXB_TRANS_C33_C34                                       0x494e\n#define mmDENORM_CONTROL                                                        0x1a50\n#define mmDCP0_DENORM_CONTROL                                                   0x1a50\n#define mmDCP1_DENORM_CONTROL                                                   0x1d50\n#define mmDCP2_DENORM_CONTROL                                                   0x4050\n#define mmDCP3_DENORM_CONTROL                                                   0x4350\n#define mmDCP4_DENORM_CONTROL                                                   0x4650\n#define mmDCP5_DENORM_CONTROL                                                   0x4950\n#define mmOUT_ROUND_CONTROL                                                     0x1a51\n#define mmDCP0_OUT_ROUND_CONTROL                                                0x1a51\n#define mmDCP1_OUT_ROUND_CONTROL                                                0x1d51\n#define mmDCP2_OUT_ROUND_CONTROL                                                0x4051\n#define mmDCP3_OUT_ROUND_CONTROL                                                0x4351\n#define mmDCP4_OUT_ROUND_CONTROL                                                0x4651\n#define mmDCP5_OUT_ROUND_CONTROL                                                0x4951\n#define mmOUT_CLAMP_CONTROL_R_CR                                                0x1a52\n#define mmDCP0_OUT_CLAMP_CONTROL_R_CR                                           0x1a52\n#define mmDCP1_OUT_CLAMP_CONTROL_R_CR                                           0x1d52\n#define mmDCP2_OUT_CLAMP_CONTROL_R_CR                                           0x4052\n#define mmDCP3_OUT_CLAMP_CONTROL_R_CR                                           0x4352\n#define mmDCP4_OUT_CLAMP_CONTROL_R_CR                                           0x4652\n#define mmDCP5_OUT_CLAMP_CONTROL_R_CR                                           0x4952\n#define mmOUT_CLAMP_CONTROL_G_Y                                                 0x1a9c\n#define mmDCP0_OUT_CLAMP_CONTROL_G_Y                                            0x1a9c\n#define mmDCP1_OUT_CLAMP_CONTROL_G_Y                                            0x1d9c\n#define mmDCP2_OUT_CLAMP_CONTROL_G_Y                                            0x409c\n#define mmDCP3_OUT_CLAMP_CONTROL_G_Y                                            0x439c\n#define mmDCP4_OUT_CLAMP_CONTROL_G_Y                                            0x469c\n#define mmDCP5_OUT_CLAMP_CONTROL_G_Y                                            0x499c\n#define mmOUT_CLAMP_CONTROL_B_CB                                                0x1a9d\n#define mmDCP0_OUT_CLAMP_CONTROL_B_CB                                           0x1a9d\n#define mmDCP1_OUT_CLAMP_CONTROL_B_CB                                           0x1d9d\n#define mmDCP2_OUT_CLAMP_CONTROL_B_CB                                           0x409d\n#define mmDCP3_OUT_CLAMP_CONTROL_B_CB                                           0x439d\n#define mmDCP4_OUT_CLAMP_CONTROL_B_CB                                           0x469d\n#define mmDCP5_OUT_CLAMP_CONTROL_B_CB                                           0x499d\n#define mmKEY_CONTROL                                                           0x1a53\n#define mmDCP0_KEY_CONTROL                                                      0x1a53\n#define mmDCP1_KEY_CONTROL                                                      0x1d53\n#define mmDCP2_KEY_CONTROL                                                      0x4053\n#define mmDCP3_KEY_CONTROL                                                      0x4353\n#define mmDCP4_KEY_CONTROL                                                      0x4653\n#define mmDCP5_KEY_CONTROL                                                      0x4953\n#define mmKEY_RANGE_ALPHA                                                       0x1a54\n#define mmDCP0_KEY_RANGE_ALPHA                                                  0x1a54\n#define mmDCP1_KEY_RANGE_ALPHA                                                  0x1d54\n#define mmDCP2_KEY_RANGE_ALPHA                                                  0x4054\n#define mmDCP3_KEY_RANGE_ALPHA                                                  0x4354\n#define mmDCP4_KEY_RANGE_ALPHA                                                  0x4654\n#define mmDCP5_KEY_RANGE_ALPHA                                                  0x4954\n#define mmKEY_RANGE_RED                                                         0x1a55\n#define mmDCP0_KEY_RANGE_RED                                                    0x1a55\n#define mmDCP1_KEY_RANGE_RED                                                    0x1d55\n#define mmDCP2_KEY_RANGE_RED                                                    0x4055\n#define mmDCP3_KEY_RANGE_RED                                                    0x4355\n#define mmDCP4_KEY_RANGE_RED                                                    0x4655\n#define mmDCP5_KEY_RANGE_RED                                                    0x4955\n#define mmKEY_RANGE_GREEN                                                       0x1a56\n#define mmDCP0_KEY_RANGE_GREEN                                                  0x1a56\n#define mmDCP1_KEY_RANGE_GREEN                                                  0x1d56\n#define mmDCP2_KEY_RANGE_GREEN                                                  0x4056\n#define mmDCP3_KEY_RANGE_GREEN                                                  0x4356\n#define mmDCP4_KEY_RANGE_GREEN                                                  0x4656\n#define mmDCP5_KEY_RANGE_GREEN                                                  0x4956\n#define mmKEY_RANGE_BLUE                                                        0x1a57\n#define mmDCP0_KEY_RANGE_BLUE                                                   0x1a57\n#define mmDCP1_KEY_RANGE_BLUE                                                   0x1d57\n#define mmDCP2_KEY_RANGE_BLUE                                                   0x4057\n#define mmDCP3_KEY_RANGE_BLUE                                                   0x4357\n#define mmDCP4_KEY_RANGE_BLUE                                                   0x4657\n#define mmDCP5_KEY_RANGE_BLUE                                                   0x4957\n#define mmDEGAMMA_CONTROL                                                       0x1a58\n#define mmDCP0_DEGAMMA_CONTROL                                                  0x1a58\n#define mmDCP1_DEGAMMA_CONTROL                                                  0x1d58\n#define mmDCP2_DEGAMMA_CONTROL                                                  0x4058\n#define mmDCP3_DEGAMMA_CONTROL                                                  0x4358\n#define mmDCP4_DEGAMMA_CONTROL                                                  0x4658\n#define mmDCP5_DEGAMMA_CONTROL                                                  0x4958\n#define mmGAMUT_REMAP_CONTROL                                                   0x1a59\n#define mmDCP0_GAMUT_REMAP_CONTROL                                              0x1a59\n#define mmDCP1_GAMUT_REMAP_CONTROL                                              0x1d59\n#define mmDCP2_GAMUT_REMAP_CONTROL                                              0x4059\n#define mmDCP3_GAMUT_REMAP_CONTROL                                              0x4359\n#define mmDCP4_GAMUT_REMAP_CONTROL                                              0x4659\n#define mmDCP5_GAMUT_REMAP_CONTROL                                              0x4959\n#define mmGAMUT_REMAP_C11_C12                                                   0x1a5a\n#define mmDCP0_GAMUT_REMAP_C11_C12                                              0x1a5a\n#define mmDCP1_GAMUT_REMAP_C11_C12                                              0x1d5a\n#define mmDCP2_GAMUT_REMAP_C11_C12                                              0x405a\n#define mmDCP3_GAMUT_REMAP_C11_C12                                              0x435a\n#define mmDCP4_GAMUT_REMAP_C11_C12                                              0x465a\n#define mmDCP5_GAMUT_REMAP_C11_C12                                              0x495a\n#define mmGAMUT_REMAP_C13_C14                                                   0x1a5b\n#define mmDCP0_GAMUT_REMAP_C13_C14                                              0x1a5b\n#define mmDCP1_GAMUT_REMAP_C13_C14                                              0x1d5b\n#define mmDCP2_GAMUT_REMAP_C13_C14                                              0x405b\n#define mmDCP3_GAMUT_REMAP_C13_C14                                              0x435b\n#define mmDCP4_GAMUT_REMAP_C13_C14                                              0x465b\n#define mmDCP5_GAMUT_REMAP_C13_C14                                              0x495b\n#define mmGAMUT_REMAP_C21_C22                                                   0x1a5c\n#define mmDCP0_GAMUT_REMAP_C21_C22                                              0x1a5c\n#define mmDCP1_GAMUT_REMAP_C21_C22                                              0x1d5c\n#define mmDCP2_GAMUT_REMAP_C21_C22                                              0x405c\n#define mmDCP3_GAMUT_REMAP_C21_C22                                              0x435c\n#define mmDCP4_GAMUT_REMAP_C21_C22                                              0x465c\n#define mmDCP5_GAMUT_REMAP_C21_C22                                              0x495c\n#define mmGAMUT_REMAP_C23_C24                                                   0x1a5d\n#define mmDCP0_GAMUT_REMAP_C23_C24                                              0x1a5d\n#define mmDCP1_GAMUT_REMAP_C23_C24                                              0x1d5d\n#define mmDCP2_GAMUT_REMAP_C23_C24                                              0x405d\n#define mmDCP3_GAMUT_REMAP_C23_C24                                              0x435d\n#define mmDCP4_GAMUT_REMAP_C23_C24                                              0x465d\n#define mmDCP5_GAMUT_REMAP_C23_C24                                              0x495d\n#define mmGAMUT_REMAP_C31_C32                                                   0x1a5e\n#define mmDCP0_GAMUT_REMAP_C31_C32                                              0x1a5e\n#define mmDCP1_GAMUT_REMAP_C31_C32                                              0x1d5e\n#define mmDCP2_GAMUT_REMAP_C31_C32                                              0x405e\n#define mmDCP3_GAMUT_REMAP_C31_C32                                              0x435e\n#define mmDCP4_GAMUT_REMAP_C31_C32                                              0x465e\n#define mmDCP5_GAMUT_REMAP_C31_C32                                              0x495e\n#define mmGAMUT_REMAP_C33_C34                                                   0x1a5f\n#define mmDCP0_GAMUT_REMAP_C33_C34                                              0x1a5f\n#define mmDCP1_GAMUT_REMAP_C33_C34                                              0x1d5f\n#define mmDCP2_GAMUT_REMAP_C33_C34                                              0x405f\n#define mmDCP3_GAMUT_REMAP_C33_C34                                              0x435f\n#define mmDCP4_GAMUT_REMAP_C33_C34                                              0x465f\n#define mmDCP5_GAMUT_REMAP_C33_C34                                              0x495f\n#define mmDCP_SPATIAL_DITHER_CNTL                                               0x1a60\n#define mmDCP0_DCP_SPATIAL_DITHER_CNTL                                          0x1a60\n#define mmDCP1_DCP_SPATIAL_DITHER_CNTL                                          0x1d60\n#define mmDCP2_DCP_SPATIAL_DITHER_CNTL                                          0x4060\n#define mmDCP3_DCP_SPATIAL_DITHER_CNTL                                          0x4360\n#define mmDCP4_DCP_SPATIAL_DITHER_CNTL                                          0x4660\n#define mmDCP5_DCP_SPATIAL_DITHER_CNTL                                          0x4960\n#define mmDCP_RANDOM_SEEDS                                                      0x1a61\n#define mmDCP0_DCP_RANDOM_SEEDS                                                 0x1a61\n#define mmDCP1_DCP_RANDOM_SEEDS                                                 0x1d61\n#define mmDCP2_DCP_RANDOM_SEEDS                                                 0x4061\n#define mmDCP3_DCP_RANDOM_SEEDS                                                 0x4361\n#define mmDCP4_DCP_RANDOM_SEEDS                                                 0x4661\n#define mmDCP5_DCP_RANDOM_SEEDS                                                 0x4961\n#define mmDCP_FP_CONVERTED_FIELD                                                0x1a65\n#define mmDCP0_DCP_FP_CONVERTED_FIELD                                           0x1a65\n#define mmDCP1_DCP_FP_CONVERTED_FIELD                                           0x1d65\n#define mmDCP2_DCP_FP_CONVERTED_FIELD                                           0x4065\n#define mmDCP3_DCP_FP_CONVERTED_FIELD                                           0x4365\n#define mmDCP4_DCP_FP_CONVERTED_FIELD                                           0x4665\n#define mmDCP5_DCP_FP_CONVERTED_FIELD                                           0x4965\n#define mmCUR_CONTROL                                                           0x1a66\n#define mmDCP0_CUR_CONTROL                                                      0x1a66\n#define mmDCP1_CUR_CONTROL                                                      0x1d66\n#define mmDCP2_CUR_CONTROL                                                      0x4066\n#define mmDCP3_CUR_CONTROL                                                      0x4366\n#define mmDCP4_CUR_CONTROL                                                      0x4666\n#define mmDCP5_CUR_CONTROL                                                      0x4966\n#define mmCUR_SURFACE_ADDRESS                                                   0x1a67\n#define mmDCP0_CUR_SURFACE_ADDRESS                                              0x1a67\n#define mmDCP1_CUR_SURFACE_ADDRESS                                              0x1d67\n#define mmDCP2_CUR_SURFACE_ADDRESS                                              0x4067\n#define mmDCP3_CUR_SURFACE_ADDRESS                                              0x4367\n#define mmDCP4_CUR_SURFACE_ADDRESS                                              0x4667\n#define mmDCP5_CUR_SURFACE_ADDRESS                                              0x4967\n#define mmCUR_SIZE                                                              0x1a68\n#define mmDCP0_CUR_SIZE                                                         0x1a68\n#define mmDCP1_CUR_SIZE                                                         0x1d68\n#define mmDCP2_CUR_SIZE                                                         0x4068\n#define mmDCP3_CUR_SIZE                                                         0x4368\n#define mmDCP4_CUR_SIZE                                                         0x4668\n#define mmDCP5_CUR_SIZE                                                         0x4968\n#define mmCUR_SURFACE_ADDRESS_HIGH                                              0x1a69\n#define mmDCP0_CUR_SURFACE_ADDRESS_HIGH                                         0x1a69\n#define mmDCP1_CUR_SURFACE_ADDRESS_HIGH                                         0x1d69\n#define mmDCP2_CUR_SURFACE_ADDRESS_HIGH                                         0x4069\n#define mmDCP3_CUR_SURFACE_ADDRESS_HIGH                                         0x4369\n#define mmDCP4_CUR_SURFACE_ADDRESS_HIGH                                         0x4669\n#define mmDCP5_CUR_SURFACE_ADDRESS_HIGH                                         0x4969\n#define mmCUR_POSITION                                                          0x1a6a\n#define mmDCP0_CUR_POSITION                                                     0x1a6a\n#define mmDCP1_CUR_POSITION                                                     0x1d6a\n#define mmDCP2_CUR_POSITION                                                     0x406a\n#define mmDCP3_CUR_POSITION                                                     0x436a\n#define mmDCP4_CUR_POSITION                                                     0x466a\n#define mmDCP5_CUR_POSITION                                                     0x496a\n#define mmCUR_HOT_SPOT                                                          0x1a6b\n#define mmDCP0_CUR_HOT_SPOT                                                     0x1a6b\n#define mmDCP1_CUR_HOT_SPOT                                                     0x1d6b\n#define mmDCP2_CUR_HOT_SPOT                                                     0x406b\n#define mmDCP3_CUR_HOT_SPOT                                                     0x436b\n#define mmDCP4_CUR_HOT_SPOT                                                     0x466b\n#define mmDCP5_CUR_HOT_SPOT                                                     0x496b\n#define mmCUR_COLOR1                                                            0x1a6c\n#define mmDCP0_CUR_COLOR1                                                       0x1a6c\n#define mmDCP1_CUR_COLOR1                                                       0x1d6c\n#define mmDCP2_CUR_COLOR1                                                       0x406c\n#define mmDCP3_CUR_COLOR1                                                       0x436c\n#define mmDCP4_CUR_COLOR1                                                       0x466c\n#define mmDCP5_CUR_COLOR1                                                       0x496c\n#define mmCUR_COLOR2                                                            0x1a6d\n#define mmDCP0_CUR_COLOR2                                                       0x1a6d\n#define mmDCP1_CUR_COLOR2                                                       0x1d6d\n#define mmDCP2_CUR_COLOR2                                                       0x406d\n#define mmDCP3_CUR_COLOR2                                                       0x436d\n#define mmDCP4_CUR_COLOR2                                                       0x466d\n#define mmDCP5_CUR_COLOR2                                                       0x496d\n#define mmCUR_UPDATE                                                            0x1a6e\n#define mmDCP0_CUR_UPDATE                                                       0x1a6e\n#define mmDCP1_CUR_UPDATE                                                       0x1d6e\n#define mmDCP2_CUR_UPDATE                                                       0x406e\n#define mmDCP3_CUR_UPDATE                                                       0x436e\n#define mmDCP4_CUR_UPDATE                                                       0x466e\n#define mmDCP5_CUR_UPDATE                                                       0x496e\n#define mmCUR2_CONTROL                                                          0x1a6f\n#define mmDCP0_CUR2_CONTROL                                                     0x1a6f\n#define mmDCP1_CUR2_CONTROL                                                     0x1d6f\n#define mmDCP2_CUR2_CONTROL                                                     0x406f\n#define mmDCP3_CUR2_CONTROL                                                     0x436f\n#define mmDCP4_CUR2_CONTROL                                                     0x466f\n#define mmDCP5_CUR2_CONTROL                                                     0x496f\n#define mmCUR2_SURFACE_ADDRESS                                                  0x1a70\n#define mmDCP0_CUR2_SURFACE_ADDRESS                                             0x1a70\n#define mmDCP1_CUR2_SURFACE_ADDRESS                                             0x1d70\n#define mmDCP2_CUR2_SURFACE_ADDRESS                                             0x4070\n#define mmDCP3_CUR2_SURFACE_ADDRESS                                             0x4370\n#define mmDCP4_CUR2_SURFACE_ADDRESS                                             0x4670\n#define mmDCP5_CUR2_SURFACE_ADDRESS                                             0x4970\n#define mmCUR2_SIZE                                                             0x1a71\n#define mmDCP0_CUR2_SIZE                                                        0x1a71\n#define mmDCP1_CUR2_SIZE                                                        0x1d71\n#define mmDCP2_CUR2_SIZE                                                        0x4071\n#define mmDCP3_CUR2_SIZE                                                        0x4371\n#define mmDCP4_CUR2_SIZE                                                        0x4671\n#define mmDCP5_CUR2_SIZE                                                        0x4971\n#define mmCUR2_SURFACE_ADDRESS_HIGH                                             0x1a72\n#define mmDCP0_CUR2_SURFACE_ADDRESS_HIGH                                        0x1a72\n#define mmDCP1_CUR2_SURFACE_ADDRESS_HIGH                                        0x1d72\n#define mmDCP2_CUR2_SURFACE_ADDRESS_HIGH                                        0x4072\n#define mmDCP3_CUR2_SURFACE_ADDRESS_HIGH                                        0x4372\n#define mmDCP4_CUR2_SURFACE_ADDRESS_HIGH                                        0x4672\n#define mmDCP5_CUR2_SURFACE_ADDRESS_HIGH                                        0x4972\n#define mmCUR2_POSITION                                                         0x1a73\n#define mmDCP0_CUR2_POSITION                                                    0x1a73\n#define mmDCP1_CUR2_POSITION                                                    0x1d73\n#define mmDCP2_CUR2_POSITION                                                    0x4073\n#define mmDCP3_CUR2_POSITION                                                    0x4373\n#define mmDCP4_CUR2_POSITION                                                    0x4673\n#define mmDCP5_CUR2_POSITION                                                    0x4973\n#define mmCUR2_HOT_SPOT                                                         0x1a74\n#define mmDCP0_CUR2_HOT_SPOT                                                    0x1a74\n#define mmDCP1_CUR2_HOT_SPOT                                                    0x1d74\n#define mmDCP2_CUR2_HOT_SPOT                                                    0x4074\n#define mmDCP3_CUR2_HOT_SPOT                                                    0x4374\n#define mmDCP4_CUR2_HOT_SPOT                                                    0x4674\n#define mmDCP5_CUR2_HOT_SPOT                                                    0x4974\n#define mmCUR2_COLOR1                                                           0x1a75\n#define mmDCP0_CUR2_COLOR1                                                      0x1a75\n#define mmDCP1_CUR2_COLOR1                                                      0x1d75\n#define mmDCP2_CUR2_COLOR1                                                      0x4075\n#define mmDCP3_CUR2_COLOR1                                                      0x4375\n#define mmDCP4_CUR2_COLOR1                                                      0x4675\n#define mmDCP5_CUR2_COLOR1                                                      0x4975\n#define mmCUR2_COLOR2                                                           0x1a76\n#define mmDCP0_CUR2_COLOR2                                                      0x1a76\n#define mmDCP1_CUR2_COLOR2                                                      0x1d76\n#define mmDCP2_CUR2_COLOR2                                                      0x4076\n#define mmDCP3_CUR2_COLOR2                                                      0x4376\n#define mmDCP4_CUR2_COLOR2                                                      0x4676\n#define mmDCP5_CUR2_COLOR2                                                      0x4976\n#define mmCUR2_UPDATE                                                           0x1a77\n#define mmDCP0_CUR2_UPDATE                                                      0x1a77\n#define mmDCP1_CUR2_UPDATE                                                      0x1d77\n#define mmDCP2_CUR2_UPDATE                                                      0x4077\n#define mmDCP3_CUR2_UPDATE                                                      0x4377\n#define mmDCP4_CUR2_UPDATE                                                      0x4677\n#define mmDCP5_CUR2_UPDATE                                                      0x4977\n#define mmCUR_REQUEST_FILTER_CNTL                                               0x1a99\n#define mmDCP0_CUR_REQUEST_FILTER_CNTL                                          0x1a99\n#define mmDCP1_CUR_REQUEST_FILTER_CNTL                                          0x1d99\n#define mmDCP2_CUR_REQUEST_FILTER_CNTL                                          0x4099\n#define mmDCP3_CUR_REQUEST_FILTER_CNTL                                          0x4399\n#define mmDCP4_CUR_REQUEST_FILTER_CNTL                                          0x4699\n#define mmDCP5_CUR_REQUEST_FILTER_CNTL                                          0x4999\n#define mmCUR_STEREO_CONTROL                                                    0x1a9a\n#define mmDCP0_CUR_STEREO_CONTROL                                               0x1a9a\n#define mmDCP1_CUR_STEREO_CONTROL                                               0x1d9a\n#define mmDCP2_CUR_STEREO_CONTROL                                               0x409a\n#define mmDCP3_CUR_STEREO_CONTROL                                               0x439a\n#define mmDCP4_CUR_STEREO_CONTROL                                               0x469a\n#define mmDCP5_CUR_STEREO_CONTROL                                               0x499a\n#define mmCUR2_STEREO_CONTROL                                                   0x1a9b\n#define mmDCP0_CUR2_STEREO_CONTROL                                              0x1a9b\n#define mmDCP1_CUR2_STEREO_CONTROL                                              0x1d9b\n#define mmDCP2_CUR2_STEREO_CONTROL                                              0x409b\n#define mmDCP3_CUR2_STEREO_CONTROL                                              0x439b\n#define mmDCP4_CUR2_STEREO_CONTROL                                              0x469b\n#define mmDCP5_CUR2_STEREO_CONTROL                                              0x499b\n#define mmDC_LUT_RW_MODE                                                        0x1a78\n#define mmDCP0_DC_LUT_RW_MODE                                                   0x1a78\n#define mmDCP1_DC_LUT_RW_MODE                                                   0x1d78\n#define mmDCP2_DC_LUT_RW_MODE                                                   0x4078\n#define mmDCP3_DC_LUT_RW_MODE                                                   0x4378\n#define mmDCP4_DC_LUT_RW_MODE                                                   0x4678\n#define mmDCP5_DC_LUT_RW_MODE                                                   0x4978\n#define mmDC_LUT_RW_INDEX                                                       0x1a79\n#define mmDCP0_DC_LUT_RW_INDEX                                                  0x1a79\n#define mmDCP1_DC_LUT_RW_INDEX                                                  0x1d79\n#define mmDCP2_DC_LUT_RW_INDEX                                                  0x4079\n#define mmDCP3_DC_LUT_RW_INDEX                                                  0x4379\n#define mmDCP4_DC_LUT_RW_INDEX                                                  0x4679\n#define mmDCP5_DC_LUT_RW_INDEX                                                  0x4979\n#define mmDC_LUT_SEQ_COLOR                                                      0x1a7a\n#define mmDCP0_DC_LUT_SEQ_COLOR                                                 0x1a7a\n#define mmDCP1_DC_LUT_SEQ_COLOR                                                 0x1d7a\n#define mmDCP2_DC_LUT_SEQ_COLOR                                                 0x407a\n#define mmDCP3_DC_LUT_SEQ_COLOR                                                 0x437a\n#define mmDCP4_DC_LUT_SEQ_COLOR                                                 0x467a\n#define mmDCP5_DC_LUT_SEQ_COLOR                                                 0x497a\n#define mmDC_LUT_PWL_DATA                                                       0x1a7b\n#define mmDCP0_DC_LUT_PWL_DATA                                                  0x1a7b\n#define mmDCP1_DC_LUT_PWL_DATA                                                  0x1d7b\n#define mmDCP2_DC_LUT_PWL_DATA                                                  0x407b\n#define mmDCP3_DC_LUT_PWL_DATA                                                  0x437b\n#define mmDCP4_DC_LUT_PWL_DATA                                                  0x467b\n#define mmDCP5_DC_LUT_PWL_DATA                                                  0x497b\n#define mmDC_LUT_30_COLOR                                                       0x1a7c\n#define mmDCP0_DC_LUT_30_COLOR                                                  0x1a7c\n#define mmDCP1_DC_LUT_30_COLOR                                                  0x1d7c\n#define mmDCP2_DC_LUT_30_COLOR                                                  0x407c\n#define mmDCP3_DC_LUT_30_COLOR                                                  0x437c\n#define mmDCP4_DC_LUT_30_COLOR                                                  0x467c\n#define mmDCP5_DC_LUT_30_COLOR                                                  0x497c\n#define mmDC_LUT_VGA_ACCESS_ENABLE                                              0x1a7d\n#define mmDCP0_DC_LUT_VGA_ACCESS_ENABLE                                         0x1a7d\n#define mmDCP1_DC_LUT_VGA_ACCESS_ENABLE                                         0x1d7d\n#define mmDCP2_DC_LUT_VGA_ACCESS_ENABLE                                         0x407d\n#define mmDCP3_DC_LUT_VGA_ACCESS_ENABLE                                         0x437d\n#define mmDCP4_DC_LUT_VGA_ACCESS_ENABLE                                         0x467d\n#define mmDCP5_DC_LUT_VGA_ACCESS_ENABLE                                         0x497d\n#define mmDC_LUT_WRITE_EN_MASK                                                  0x1a7e\n#define mmDCP0_DC_LUT_WRITE_EN_MASK                                             0x1a7e\n#define mmDCP1_DC_LUT_WRITE_EN_MASK                                             0x1d7e\n#define mmDCP2_DC_LUT_WRITE_EN_MASK                                             0x407e\n#define mmDCP3_DC_LUT_WRITE_EN_MASK                                             0x437e\n#define mmDCP4_DC_LUT_WRITE_EN_MASK                                             0x467e\n#define mmDCP5_DC_LUT_WRITE_EN_MASK                                             0x497e\n#define mmDC_LUT_AUTOFILL                                                       0x1a7f\n#define mmDCP0_DC_LUT_AUTOFILL                                                  0x1a7f\n#define mmDCP1_DC_LUT_AUTOFILL                                                  0x1d7f\n#define mmDCP2_DC_LUT_AUTOFILL                                                  0x407f\n#define mmDCP3_DC_LUT_AUTOFILL                                                  0x437f\n#define mmDCP4_DC_LUT_AUTOFILL                                                  0x467f\n#define mmDCP5_DC_LUT_AUTOFILL                                                  0x497f\n#define mmDC_LUT_CONTROL                                                        0x1a80\n#define mmDCP0_DC_LUT_CONTROL                                                   0x1a80\n#define mmDCP1_DC_LUT_CONTROL                                                   0x1d80\n#define mmDCP2_DC_LUT_CONTROL                                                   0x4080\n#define mmDCP3_DC_LUT_CONTROL                                                   0x4380\n#define mmDCP4_DC_LUT_CONTROL                                                   0x4680\n#define mmDCP5_DC_LUT_CONTROL                                                   0x4980\n#define mmDC_LUT_BLACK_OFFSET_BLUE                                              0x1a81\n#define mmDCP0_DC_LUT_BLACK_OFFSET_BLUE                                         0x1a81\n#define mmDCP1_DC_LUT_BLACK_OFFSET_BLUE                                         0x1d81\n#define mmDCP2_DC_LUT_BLACK_OFFSET_BLUE                                         0x4081\n#define mmDCP3_DC_LUT_BLACK_OFFSET_BLUE                                         0x4381\n#define mmDCP4_DC_LUT_BLACK_OFFSET_BLUE                                         0x4681\n#define mmDCP5_DC_LUT_BLACK_OFFSET_BLUE                                         0x4981\n#define mmDC_LUT_BLACK_OFFSET_GREEN                                             0x1a82\n#define mmDCP0_DC_LUT_BLACK_OFFSET_GREEN                                        0x1a82\n#define mmDCP1_DC_LUT_BLACK_OFFSET_GREEN                                        0x1d82\n#define mmDCP2_DC_LUT_BLACK_OFFSET_GREEN                                        0x4082\n#define mmDCP3_DC_LUT_BLACK_OFFSET_GREEN                                        0x4382\n#define mmDCP4_DC_LUT_BLACK_OFFSET_GREEN                                        0x4682\n#define mmDCP5_DC_LUT_BLACK_OFFSET_GREEN                                        0x4982\n#define mmDC_LUT_BLACK_OFFSET_RED                                               0x1a83\n#define mmDCP0_DC_LUT_BLACK_OFFSET_RED                                          0x1a83\n#define mmDCP1_DC_LUT_BLACK_OFFSET_RED                                          0x1d83\n#define mmDCP2_DC_LUT_BLACK_OFFSET_RED                                          0x4083\n#define mmDCP3_DC_LUT_BLACK_OFFSET_RED                                          0x4383\n#define mmDCP4_DC_LUT_BLACK_OFFSET_RED                                          0x4683\n#define mmDCP5_DC_LUT_BLACK_OFFSET_RED                                          0x4983\n#define mmDC_LUT_WHITE_OFFSET_BLUE                                              0x1a84\n#define mmDCP0_DC_LUT_WHITE_OFFSET_BLUE                                         0x1a84\n#define mmDCP1_DC_LUT_WHITE_OFFSET_BLUE                                         0x1d84\n#define mmDCP2_DC_LUT_WHITE_OFFSET_BLUE                                         0x4084\n#define mmDCP3_DC_LUT_WHITE_OFFSET_BLUE                                         0x4384\n#define mmDCP4_DC_LUT_WHITE_OFFSET_BLUE                                         0x4684\n#define mmDCP5_DC_LUT_WHITE_OFFSET_BLUE                                         0x4984\n#define mmDC_LUT_WHITE_OFFSET_GREEN                                             0x1a85\n#define mmDCP0_DC_LUT_WHITE_OFFSET_GREEN                                        0x1a85\n#define mmDCP1_DC_LUT_WHITE_OFFSET_GREEN                                        0x1d85\n#define mmDCP2_DC_LUT_WHITE_OFFSET_GREEN                                        0x4085\n#define mmDCP3_DC_LUT_WHITE_OFFSET_GREEN                                        0x4385\n#define mmDCP4_DC_LUT_WHITE_OFFSET_GREEN                                        0x4685\n#define mmDCP5_DC_LUT_WHITE_OFFSET_GREEN                                        0x4985\n#define mmDC_LUT_WHITE_OFFSET_RED                                               0x1a86\n#define mmDCP0_DC_LUT_WHITE_OFFSET_RED                                          0x1a86\n#define mmDCP1_DC_LUT_WHITE_OFFSET_RED                                          0x1d86\n#define mmDCP2_DC_LUT_WHITE_OFFSET_RED                                          0x4086\n#define mmDCP3_DC_LUT_WHITE_OFFSET_RED                                          0x4386\n#define mmDCP4_DC_LUT_WHITE_OFFSET_RED                                          0x4686\n#define mmDCP5_DC_LUT_WHITE_OFFSET_RED                                          0x4986\n#define mmDCP_CRC_CONTROL                                                       0x1a87\n#define mmDCP0_DCP_CRC_CONTROL                                                  0x1a87\n#define mmDCP1_DCP_CRC_CONTROL                                                  0x1d87\n#define mmDCP2_DCP_CRC_CONTROL                                                  0x4087\n#define mmDCP3_DCP_CRC_CONTROL                                                  0x4387\n#define mmDCP4_DCP_CRC_CONTROL                                                  0x4687\n#define mmDCP5_DCP_CRC_CONTROL                                                  0x4987\n#define mmDCP_CRC_MASK                                                          0x1a88\n#define mmDCP0_DCP_CRC_MASK                                                     0x1a88\n#define mmDCP1_DCP_CRC_MASK                                                     0x1d88\n#define mmDCP2_DCP_CRC_MASK                                                     0x4088\n#define mmDCP3_DCP_CRC_MASK                                                     0x4388\n#define mmDCP4_DCP_CRC_MASK                                                     0x4688\n#define mmDCP5_DCP_CRC_MASK                                                     0x4988\n#define mmDCP_CRC_CURRENT                                                       0x1a89\n#define mmDCP0_DCP_CRC_CURRENT                                                  0x1a89\n#define mmDCP1_DCP_CRC_CURRENT                                                  0x1d89\n#define mmDCP2_DCP_CRC_CURRENT                                                  0x4089\n#define mmDCP3_DCP_CRC_CURRENT                                                  0x4389\n#define mmDCP4_DCP_CRC_CURRENT                                                  0x4689\n#define mmDCP5_DCP_CRC_CURRENT                                                  0x4989\n#define mmDCP_CRC_LAST                                                          0x1a8b\n#define mmDCP0_DCP_CRC_LAST                                                     0x1a8b\n#define mmDCP1_DCP_CRC_LAST                                                     0x1d8b\n#define mmDCP2_DCP_CRC_LAST                                                     0x408b\n#define mmDCP3_DCP_CRC_LAST                                                     0x438b\n#define mmDCP4_DCP_CRC_LAST                                                     0x468b\n#define mmDCP5_DCP_CRC_LAST                                                     0x498b\n#define mmDCP_DEBUG                                                             0x1a8d\n#define mmDCP0_DCP_DEBUG                                                        0x1a8d\n#define mmDCP1_DCP_DEBUG                                                        0x1d8d\n#define mmDCP2_DCP_DEBUG                                                        0x408d\n#define mmDCP3_DCP_DEBUG                                                        0x438d\n#define mmDCP4_DCP_DEBUG                                                        0x468d\n#define mmDCP5_DCP_DEBUG                                                        0x498d\n#define mmGRPH_FLIP_RATE_CNTL                                                   0x1a8e\n#define mmDCP0_GRPH_FLIP_RATE_CNTL                                              0x1a8e\n#define mmDCP1_GRPH_FLIP_RATE_CNTL                                              0x1d8e\n#define mmDCP2_GRPH_FLIP_RATE_CNTL                                              0x408e\n#define mmDCP3_GRPH_FLIP_RATE_CNTL                                              0x438e\n#define mmDCP4_GRPH_FLIP_RATE_CNTL                                              0x468e\n#define mmDCP5_GRPH_FLIP_RATE_CNTL                                              0x498e\n#define mmDCP_GSL_CONTROL                                                       0x1a90\n#define mmDCP0_DCP_GSL_CONTROL                                                  0x1a90\n#define mmDCP1_DCP_GSL_CONTROL                                                  0x1d90\n#define mmDCP2_DCP_GSL_CONTROL                                                  0x4090\n#define mmDCP3_DCP_GSL_CONTROL                                                  0x4390\n#define mmDCP4_DCP_GSL_CONTROL                                                  0x4690\n#define mmDCP5_DCP_GSL_CONTROL                                                  0x4990\n#define mmDCP_LB_DATA_GAP_BETWEEN_CHUNK                                         0x1a91\n#define mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x1a91\n#define mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x1d91\n#define mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x4091\n#define mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x4391\n#define mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x4691\n#define mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK                                    0x4991\n#define mmOVL_SECONDARY_SURFACE_ADDRESS                                         0x1a92\n#define mmDCP0_OVL_SECONDARY_SURFACE_ADDRESS                                    0x1a92\n#define mmDCP1_OVL_SECONDARY_SURFACE_ADDRESS                                    0x1d92\n#define mmDCP2_OVL_SECONDARY_SURFACE_ADDRESS                                    0x4092\n#define mmDCP3_OVL_SECONDARY_SURFACE_ADDRESS                                    0x4392\n#define mmDCP4_OVL_SECONDARY_SURFACE_ADDRESS                                    0x4692\n#define mmDCP5_OVL_SECONDARY_SURFACE_ADDRESS                                    0x4992\n#define mmOVL_STEREOSYNC_FLIP                                                   0x1a93\n#define mmDCP0_OVL_STEREOSYNC_FLIP                                              0x1a93\n#define mmDCP1_OVL_STEREOSYNC_FLIP                                              0x1d93\n#define mmDCP2_OVL_STEREOSYNC_FLIP                                              0x4093\n#define mmDCP3_OVL_STEREOSYNC_FLIP                                              0x4393\n#define mmDCP4_OVL_STEREOSYNC_FLIP                                              0x4693\n#define mmDCP5_OVL_STEREOSYNC_FLIP                                              0x4993\n#define mmOVL_SECONDARY_SURFACE_ADDRESS_HIGH                                    0x1a94\n#define mmDCP0_OVL_SECONDARY_SURFACE_ADDRESS_HIGH                               0x1a94\n#define mmDCP1_OVL_SECONDARY_SURFACE_ADDRESS_HIGH                               0x1d94\n#define mmDCP2_OVL_SECONDARY_SURFACE_ADDRESS_HIGH                               0x4094\n#define mmDCP3_OVL_SECONDARY_SURFACE_ADDRESS_HIGH                               0x4394\n#define mmDCP4_OVL_SECONDARY_SURFACE_ADDRESS_HIGH                               0x4694\n#define mmDCP5_OVL_SECONDARY_SURFACE_ADDRESS_HIGH                               0x4994\n#define mmDCP_TEST_DEBUG_INDEX                                                  0x1a95\n#define mmDCP0_DCP_TEST_DEBUG_INDEX                                             0x1a95\n#define mmDCP1_DCP_TEST_DEBUG_INDEX                                             0x1d95\n#define mmDCP2_DCP_TEST_DEBUG_INDEX                                             0x4095\n#define mmDCP3_DCP_TEST_DEBUG_INDEX                                             0x4395\n#define mmDCP4_DCP_TEST_DEBUG_INDEX                                             0x4695\n#define mmDCP5_DCP_TEST_DEBUG_INDEX                                             0x4995\n#define mmDCP_TEST_DEBUG_DATA                                                   0x1a96\n#define mmDCP0_DCP_TEST_DEBUG_DATA                                              0x1a96\n#define mmDCP1_DCP_TEST_DEBUG_DATA                                              0x1d96\n#define mmDCP2_DCP_TEST_DEBUG_DATA                                              0x4096\n#define mmDCP3_DCP_TEST_DEBUG_DATA                                              0x4396\n#define mmDCP4_DCP_TEST_DEBUG_DATA                                              0x4696\n#define mmDCP5_DCP_TEST_DEBUG_DATA                                              0x4996\n#define mmGRPH_STEREOSYNC_FLIP                                                  0x1a97\n#define mmDCP0_GRPH_STEREOSYNC_FLIP                                             0x1a97\n#define mmDCP1_GRPH_STEREOSYNC_FLIP                                             0x1d97\n#define mmDCP2_GRPH_STEREOSYNC_FLIP                                             0x4097\n#define mmDCP3_GRPH_STEREOSYNC_FLIP                                             0x4397\n#define mmDCP4_GRPH_STEREOSYNC_FLIP                                             0x4697\n#define mmDCP5_GRPH_STEREOSYNC_FLIP                                             0x4997\n#define mmDCP_DEBUG2                                                            0x1a98\n#define mmDCP0_DCP_DEBUG2                                                       0x1a98\n#define mmDCP1_DCP_DEBUG2                                                       0x1d98\n#define mmDCP2_DCP_DEBUG2                                                       0x4098\n#define mmDCP3_DCP_DEBUG2                                                       0x4398\n#define mmDCP4_DCP_DEBUG2                                                       0x4698\n#define mmDCP5_DCP_DEBUG2                                                       0x4998\n#define mmHW_ROTATION                                                           0x1a9e\n#define mmDCP0_HW_ROTATION                                                      0x1a9e\n#define mmDCP1_HW_ROTATION                                                      0x1d9e\n#define mmDCP2_HW_ROTATION                                                      0x409e\n#define mmDCP3_HW_ROTATION                                                      0x439e\n#define mmDCP4_HW_ROTATION                                                      0x469e\n#define mmDCP5_HW_ROTATION                                                      0x499e\n#define mmGRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                                    0x1a9f\n#define mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                               0x1a9f\n#define mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                               0x1d9f\n#define mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                               0x409f\n#define mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                               0x439f\n#define mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                               0x469f\n#define mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL                               0x499f\n#define mmREGAMMA_CONTROL                                                       0x1aa0\n#define mmDCP0_REGAMMA_CONTROL                                                  0x1aa0\n#define mmDCP1_REGAMMA_CONTROL                                                  0x1da0\n#define mmDCP2_REGAMMA_CONTROL                                                  0x40a0\n#define mmDCP3_REGAMMA_CONTROL                                                  0x43a0\n#define mmDCP4_REGAMMA_CONTROL                                                  0x46a0\n#define mmDCP5_REGAMMA_CONTROL                                                  0x49a0\n#define mmREGAMMA_LUT_INDEX                                                     0x1aa1\n#define mmDCP0_REGAMMA_LUT_INDEX                                                0x1aa1\n#define mmDCP1_REGAMMA_LUT_INDEX                                                0x1da1\n#define mmDCP2_REGAMMA_LUT_INDEX                                                0x40a1\n#define mmDCP3_REGAMMA_LUT_INDEX                                                0x43a1\n#define mmDCP4_REGAMMA_LUT_INDEX                                                0x46a1\n#define mmDCP5_REGAMMA_LUT_INDEX                                                0x49a1\n#define mmREGAMMA_LUT_DATA                                                      0x1aa2\n#define mmDCP0_REGAMMA_LUT_DATA                                                 0x1aa2\n#define mmDCP1_REGAMMA_LUT_DATA                                                 0x1da2\n#define mmDCP2_REGAMMA_LUT_DATA                                                 0x40a2\n#define mmDCP3_REGAMMA_LUT_DATA                                                 0x43a2\n#define mmDCP4_REGAMMA_LUT_DATA                                                 0x46a2\n#define mmDCP5_REGAMMA_LUT_DATA                                                 0x49a2\n#define mmREGAMMA_LUT_WRITE_EN_MASK                                             0x1aa3\n#define mmDCP0_REGAMMA_LUT_WRITE_EN_MASK                                        0x1aa3\n#define mmDCP1_REGAMMA_LUT_WRITE_EN_MASK                                        0x1da3\n#define mmDCP2_REGAMMA_LUT_WRITE_EN_MASK                                        0x40a3\n#define mmDCP3_REGAMMA_LUT_WRITE_EN_MASK                                        0x43a3\n#define mmDCP4_REGAMMA_LUT_WRITE_EN_MASK                                        0x46a3\n#define mmDCP5_REGAMMA_LUT_WRITE_EN_MASK                                        0x49a3\n#define mmREGAMMA_CNTLA_START_CNTL                                              0x1aa4\n#define mmDCP0_REGAMMA_CNTLA_START_CNTL                                         0x1aa4\n#define mmDCP1_REGAMMA_CNTLA_START_CNTL                                         0x1da4\n#define mmDCP2_REGAMMA_CNTLA_START_CNTL                                         0x40a4\n#define mmDCP3_REGAMMA_CNTLA_START_CNTL                                         0x43a4\n#define mmDCP4_REGAMMA_CNTLA_START_CNTL                                         0x46a4\n#define mmDCP5_REGAMMA_CNTLA_START_CNTL                                         0x49a4\n#define mmREGAMMA_CNTLA_SLOPE_CNTL                                              0x1aa5\n#define mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL                                         0x1aa5\n#define mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL                                         0x1da5\n#define mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL                                         0x40a5\n#define mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL                                         0x43a5\n#define mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL                                         0x46a5\n#define mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL                                         0x49a5\n#define mmREGAMMA_CNTLA_END_CNTL1                                               0x1aa6\n#define mmDCP0_REGAMMA_CNTLA_END_CNTL1                                          0x1aa6\n#define mmDCP1_REGAMMA_CNTLA_END_CNTL1                                          0x1da6\n#define mmDCP2_REGAMMA_CNTLA_END_CNTL1                                          0x40a6\n#define mmDCP3_REGAMMA_CNTLA_END_CNTL1                                          0x43a6\n#define mmDCP4_REGAMMA_CNTLA_END_CNTL1                                          0x46a6\n#define mmDCP5_REGAMMA_CNTLA_END_CNTL1                                          0x49a6\n#define mmREGAMMA_CNTLA_END_CNTL2                                               0x1aa7\n#define mmDCP0_REGAMMA_CNTLA_END_CNTL2                                          0x1aa7\n#define mmDCP1_REGAMMA_CNTLA_END_CNTL2                                          0x1da7\n#define mmDCP2_REGAMMA_CNTLA_END_CNTL2                                          0x40a7\n#define mmDCP3_REGAMMA_CNTLA_END_CNTL2                                          0x43a7\n#define mmDCP4_REGAMMA_CNTLA_END_CNTL2                                          0x46a7\n#define mmDCP5_REGAMMA_CNTLA_END_CNTL2                                          0x49a7\n#define mmREGAMMA_CNTLA_REGION_0_1                                              0x1aa8\n#define mmDCP0_REGAMMA_CNTLA_REGION_0_1                                         0x1aa8\n#define mmDCP1_REGAMMA_CNTLA_REGION_0_1                                         0x1da8\n#define mmDCP2_REGAMMA_CNTLA_REGION_0_1                                         0x40a8\n#define mmDCP3_REGAMMA_CNTLA_REGION_0_1                                         0x43a8\n#define mmDCP4_REGAMMA_CNTLA_REGION_0_1                                         0x46a8\n#define mmDCP5_REGAMMA_CNTLA_REGION_0_1                                         0x49a8\n#define mmREGAMMA_CNTLA_REGION_2_3                                              0x1aa9\n#define mmDCP0_REGAMMA_CNTLA_REGION_2_3                                         0x1aa9\n#define mmDCP1_REGAMMA_CNTLA_REGION_2_3                                         0x1da9\n#define mmDCP2_REGAMMA_CNTLA_REGION_2_3                                         0x40a9\n#define mmDCP3_REGAMMA_CNTLA_REGION_2_3                                         0x43a9\n#define mmDCP4_REGAMMA_CNTLA_REGION_2_3                                         0x46a9\n#define mmDCP5_REGAMMA_CNTLA_REGION_2_3                                         0x49a9\n#define mmREGAMMA_CNTLA_REGION_4_5                                              0x1aaa\n#define mmDCP0_REGAMMA_CNTLA_REGION_4_5                                         0x1aaa\n#define mmDCP1_REGAMMA_CNTLA_REGION_4_5                                         0x1daa\n#define mmDCP2_REGAMMA_CNTLA_REGION_4_5                                         0x40aa\n#define mmDCP3_REGAMMA_CNTLA_REGION_4_5                                         0x43aa\n#define mmDCP4_REGAMMA_CNTLA_REGION_4_5                                         0x46aa\n#define mmDCP5_REGAMMA_CNTLA_REGION_4_5                                         0x49aa\n#define mmREGAMMA_CNTLA_REGION_6_7                                              0x1aab\n#define mmDCP0_REGAMMA_CNTLA_REGION_6_7                                         0x1aab\n#define mmDCP1_REGAMMA_CNTLA_REGION_6_7                                         0x1dab\n#define mmDCP2_REGAMMA_CNTLA_REGION_6_7                                         0x40ab\n#define mmDCP3_REGAMMA_CNTLA_REGION_6_7                                         0x43ab\n#define mmDCP4_REGAMMA_CNTLA_REGION_6_7                                         0x46ab\n#define mmDCP5_REGAMMA_CNTLA_REGION_6_7                                         0x49ab\n#define mmREGAMMA_CNTLA_REGION_8_9                                              0x1aac\n#define mmDCP0_REGAMMA_CNTLA_REGION_8_9                                         0x1aac\n#define mmDCP1_REGAMMA_CNTLA_REGION_8_9                                         0x1dac\n#define mmDCP2_REGAMMA_CNTLA_REGION_8_9                                         0x40ac\n#define mmDCP3_REGAMMA_CNTLA_REGION_8_9                                         0x43ac\n#define mmDCP4_REGAMMA_CNTLA_REGION_8_9                                         0x46ac\n#define mmDCP5_REGAMMA_CNTLA_REGION_8_9                                         0x49ac\n#define mmREGAMMA_CNTLA_REGION_10_11                                            0x1aad\n#define mmDCP0_REGAMMA_CNTLA_REGION_10_11                                       0x1aad\n#define mmDCP1_REGAMMA_CNTLA_REGION_10_11                                       0x1dad\n#define mmDCP2_REGAMMA_CNTLA_REGION_10_11                                       0x40ad\n#define mmDCP3_REGAMMA_CNTLA_REGION_10_11                                       0x43ad\n#define mmDCP4_REGAMMA_CNTLA_REGION_10_11                                       0x46ad\n#define mmDCP5_REGAMMA_CNTLA_REGION_10_11                                       0x49ad\n#define mmREGAMMA_CNTLA_REGION_12_13                                            0x1aae\n#define mmDCP0_REGAMMA_CNTLA_REGION_12_13                                       0x1aae\n#define mmDCP1_REGAMMA_CNTLA_REGION_12_13                                       0x1dae\n#define mmDCP2_REGAMMA_CNTLA_REGION_12_13                                       0x40ae\n#define mmDCP3_REGAMMA_CNTLA_REGION_12_13                                       0x43ae\n#define mmDCP4_REGAMMA_CNTLA_REGION_12_13                                       0x46ae\n#define mmDCP5_REGAMMA_CNTLA_REGION_12_13                                       0x49ae\n#define mmREGAMMA_CNTLA_REGION_14_15                                            0x1aaf\n#define mmDCP0_REGAMMA_CNTLA_REGION_14_15                                       0x1aaf\n#define mmDCP1_REGAMMA_CNTLA_REGION_14_15                                       0x1daf\n#define mmDCP2_REGAMMA_CNTLA_REGION_14_15                                       0x40af\n#define mmDCP3_REGAMMA_CNTLA_REGION_14_15                                       0x43af\n#define mmDCP4_REGAMMA_CNTLA_REGION_14_15                                       0x46af\n#define mmDCP5_REGAMMA_CNTLA_REGION_14_15                                       0x49af\n#define mmREGAMMA_CNTLB_START_CNTL                                              0x1ab0\n#define mmDCP0_REGAMMA_CNTLB_START_CNTL                                         0x1ab0\n#define mmDCP1_REGAMMA_CNTLB_START_CNTL                                         0x1db0\n#define mmDCP2_REGAMMA_CNTLB_START_CNTL                                         0x40b0\n#define mmDCP3_REGAMMA_CNTLB_START_CNTL                                         0x43b0\n#define mmDCP4_REGAMMA_CNTLB_START_CNTL                                         0x46b0\n#define mmDCP5_REGAMMA_CNTLB_START_CNTL                                         0x49b0\n#define mmREGAMMA_CNTLB_SLOPE_CNTL                                              0x1ab1\n#define mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL                                         0x1ab1\n#define mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL                                         0x1db1\n#define mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL                                         0x40b1\n#define mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL                                         0x43b1\n#define mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL                                         0x46b1\n#define mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL                                         0x49b1\n#define mmREGAMMA_CNTLB_END_CNTL1                                               0x1ab2\n#define mmDCP0_REGAMMA_CNTLB_END_CNTL1                                          0x1ab2\n#define mmDCP1_REGAMMA_CNTLB_END_CNTL1                                          0x1db2\n#define mmDCP2_REGAMMA_CNTLB_END_CNTL1                                          0x40b2\n#define mmDCP3_REGAMMA_CNTLB_END_CNTL1                                          0x43b2\n#define mmDCP4_REGAMMA_CNTLB_END_CNTL1                                          0x46b2\n#define mmDCP5_REGAMMA_CNTLB_END_CNTL1                                          0x49b2\n#define mmREGAMMA_CNTLB_END_CNTL2                                               0x1ab3\n#define mmDCP0_REGAMMA_CNTLB_END_CNTL2                                          0x1ab3\n#define mmDCP1_REGAMMA_CNTLB_END_CNTL2                                          0x1db3\n#define mmDCP2_REGAMMA_CNTLB_END_CNTL2                                          0x40b3\n#define mmDCP3_REGAMMA_CNTLB_END_CNTL2                                          0x43b3\n#define mmDCP4_REGAMMA_CNTLB_END_CNTL2                                          0x46b3\n#define mmDCP5_REGAMMA_CNTLB_END_CNTL2                                          0x49b3\n#define mmREGAMMA_CNTLB_REGION_0_1                                              0x1ab4\n#define mmDCP0_REGAMMA_CNTLB_REGION_0_1                                         0x1ab4\n#define mmDCP1_REGAMMA_CNTLB_REGION_0_1                                         0x1db4\n#define mmDCP2_REGAMMA_CNTLB_REGION_0_1                                         0x40b4\n#define mmDCP3_REGAMMA_CNTLB_REGION_0_1                                         0x43b4\n#define mmDCP4_REGAMMA_CNTLB_REGION_0_1                                         0x46b4\n#define mmDCP5_REGAMMA_CNTLB_REGION_0_1                                         0x49b4\n#define mmREGAMMA_CNTLB_REGION_2_3                                              0x1ab5\n#define mmDCP0_REGAMMA_CNTLB_REGION_2_3                                         0x1ab5\n#define mmDCP1_REGAMMA_CNTLB_REGION_2_3                                         0x1db5\n#define mmDCP2_REGAMMA_CNTLB_REGION_2_3                                         0x40b5\n#define mmDCP3_REGAMMA_CNTLB_REGION_2_3                                         0x43b5\n#define mmDCP4_REGAMMA_CNTLB_REGION_2_3                                         0x46b5\n#define mmDCP5_REGAMMA_CNTLB_REGION_2_3                                         0x49b5\n#define mmREGAMMA_CNTLB_REGION_4_5                                              0x1ab6\n#define mmDCP0_REGAMMA_CNTLB_REGION_4_5                                         0x1ab6\n#define mmDCP1_REGAMMA_CNTLB_REGION_4_5                                         0x1db6\n#define mmDCP2_REGAMMA_CNTLB_REGION_4_5                                         0x40b6\n#define mmDCP3_REGAMMA_CNTLB_REGION_4_5                                         0x43b6\n#define mmDCP4_REGAMMA_CNTLB_REGION_4_5                                         0x46b6\n#define mmDCP5_REGAMMA_CNTLB_REGION_4_5                                         0x49b6\n#define mmREGAMMA_CNTLB_REGION_6_7                                              0x1ab7\n#define mmDCP0_REGAMMA_CNTLB_REGION_6_7                                         0x1ab7\n#define mmDCP1_REGAMMA_CNTLB_REGION_6_7                                         0x1db7\n#define mmDCP2_REGAMMA_CNTLB_REGION_6_7                                         0x40b7\n#define mmDCP3_REGAMMA_CNTLB_REGION_6_7                                         0x43b7\n#define mmDCP4_REGAMMA_CNTLB_REGION_6_7                                         0x46b7\n#define mmDCP5_REGAMMA_CNTLB_REGION_6_7                                         0x49b7\n#define mmREGAMMA_CNTLB_REGION_8_9                                              0x1ab8\n#define mmDCP0_REGAMMA_CNTLB_REGION_8_9                                         0x1ab8\n#define mmDCP1_REGAMMA_CNTLB_REGION_8_9                                         0x1db8\n#define mmDCP2_REGAMMA_CNTLB_REGION_8_9                                         0x40b8\n#define mmDCP3_REGAMMA_CNTLB_REGION_8_9                                         0x43b8\n#define mmDCP4_REGAMMA_CNTLB_REGION_8_9                                         0x46b8\n#define mmDCP5_REGAMMA_CNTLB_REGION_8_9                                         0x49b8\n#define mmREGAMMA_CNTLB_REGION_10_11                                            0x1ab9\n#define mmDCP0_REGAMMA_CNTLB_REGION_10_11                                       0x1ab9\n#define mmDCP1_REGAMMA_CNTLB_REGION_10_11                                       0x1db9\n#define mmDCP2_REGAMMA_CNTLB_REGION_10_11                                       0x40b9\n#define mmDCP3_REGAMMA_CNTLB_REGION_10_11                                       0x43b9\n#define mmDCP4_REGAMMA_CNTLB_REGION_10_11                                       0x46b9\n#define mmDCP5_REGAMMA_CNTLB_REGION_10_11                                       0x49b9\n#define mmREGAMMA_CNTLB_REGION_12_13                                            0x1aba\n#define mmDCP0_REGAMMA_CNTLB_REGION_12_13                                       0x1aba\n#define mmDCP1_REGAMMA_CNTLB_REGION_12_13                                       0x1dba\n#define mmDCP2_REGAMMA_CNTLB_REGION_12_13                                       0x40ba\n#define mmDCP3_REGAMMA_CNTLB_REGION_12_13                                       0x43ba\n#define mmDCP4_REGAMMA_CNTLB_REGION_12_13                                       0x46ba\n#define mmDCP5_REGAMMA_CNTLB_REGION_12_13                                       0x49ba\n#define mmREGAMMA_CNTLB_REGION_14_15                                            0x1abb\n#define mmDCP0_REGAMMA_CNTLB_REGION_14_15                                       0x1abb\n#define mmDCP1_REGAMMA_CNTLB_REGION_14_15                                       0x1dbb\n#define mmDCP2_REGAMMA_CNTLB_REGION_14_15                                       0x40bb\n#define mmDCP3_REGAMMA_CNTLB_REGION_14_15                                       0x43bb\n#define mmDCP4_REGAMMA_CNTLB_REGION_14_15                                       0x46bb\n#define mmDCP5_REGAMMA_CNTLB_REGION_14_15                                       0x49bb\n#define mmALPHA_CONTROL                                                         0x1abc\n#define mmDCP0_ALPHA_CONTROL                                                    0x1abc\n#define mmDCP1_ALPHA_CONTROL                                                    0x1dbc\n#define mmDCP2_ALPHA_CONTROL                                                    0x40bc\n#define mmDCP3_ALPHA_CONTROL                                                    0x43bc\n#define mmDCP4_ALPHA_CONTROL                                                    0x46bc\n#define mmDCP5_ALPHA_CONTROL                                                    0x49bc\n#define mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS                                    0x1abd\n#define mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                               0x1abd\n#define mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                               0x1dbd\n#define mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                               0x40bd\n#define mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                               0x43bd\n#define mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                               0x46bd\n#define mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS                               0x49bd\n#define mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                               0x1abe\n#define mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                          0x1abe\n#define mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                          0x1dbe\n#define mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                          0x40be\n#define mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                          0x43be\n#define mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                          0x46be\n#define mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH                          0x49be\n#define mmGRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                                  0x1abf\n#define mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                             0x1abf\n#define mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                             0x1dbf\n#define mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                             0x40bf\n#define mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                             0x43bf\n#define mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                             0x46bf\n#define mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS                             0x49bf\n#define mmDIG_FE_CNTL                                                           0x1c00\n#define mmDIG0_DIG_FE_CNTL                                                      0x1c00\n#define mmDIG1_DIG_FE_CNTL                                                      0x1f00\n#define mmDIG2_DIG_FE_CNTL                                                      0x4200\n#define mmDIG3_DIG_FE_CNTL                                                      0x4500\n#define mmDIG4_DIG_FE_CNTL                                                      0x4800\n#define mmDIG5_DIG_FE_CNTL                                                      0x4b00\n#define mmDIG6_DIG_FE_CNTL                                                      0x4e00\n#define mmDIG_OUTPUT_CRC_CNTL                                                   0x1c01\n#define mmDIG0_DIG_OUTPUT_CRC_CNTL                                              0x1c01\n#define mmDIG1_DIG_OUTPUT_CRC_CNTL                                              0x1f01\n#define mmDIG2_DIG_OUTPUT_CRC_CNTL                                              0x4201\n#define mmDIG3_DIG_OUTPUT_CRC_CNTL                                              0x4501\n#define mmDIG4_DIG_OUTPUT_CRC_CNTL                                              0x4801\n#define mmDIG5_DIG_OUTPUT_CRC_CNTL                                              0x4b01\n#define mmDIG6_DIG_OUTPUT_CRC_CNTL                                              0x4e01\n#define mmDIG_OUTPUT_CRC_RESULT                                                 0x1c02\n#define mmDIG0_DIG_OUTPUT_CRC_RESULT                                            0x1c02\n#define mmDIG1_DIG_OUTPUT_CRC_RESULT                                            0x1f02\n#define mmDIG2_DIG_OUTPUT_CRC_RESULT                                            0x4202\n#define mmDIG3_DIG_OUTPUT_CRC_RESULT                                            0x4502\n#define mmDIG4_DIG_OUTPUT_CRC_RESULT                                            0x4802\n#define mmDIG5_DIG_OUTPUT_CRC_RESULT                                            0x4b02\n#define mmDIG6_DIG_OUTPUT_CRC_RESULT                                            0x4e02\n#define mmDIG_CLOCK_PATTERN                                                     0x1c03\n#define mmDIG0_DIG_CLOCK_PATTERN                                                0x1c03\n#define mmDIG1_DIG_CLOCK_PATTERN                                                0x1f03\n#define mmDIG2_DIG_CLOCK_PATTERN                                                0x4203\n#define mmDIG3_DIG_CLOCK_PATTERN                                                0x4503\n#define mmDIG4_DIG_CLOCK_PATTERN                                                0x4803\n#define mmDIG5_DIG_CLOCK_PATTERN                                                0x4b03\n#define mmDIG6_DIG_CLOCK_PATTERN                                                0x4e03\n#define mmDIG_TEST_PATTERN                                                      0x1c04\n#define mmDIG0_DIG_TEST_PATTERN                                                 0x1c04\n#define mmDIG1_DIG_TEST_PATTERN                                                 0x1f04\n#define mmDIG2_DIG_TEST_PATTERN                                                 0x4204\n#define mmDIG3_DIG_TEST_PATTERN                                                 0x4504\n#define mmDIG4_DIG_TEST_PATTERN                                                 0x4804\n#define mmDIG5_DIG_TEST_PATTERN                                                 0x4b04\n#define mmDIG6_DIG_TEST_PATTERN                                                 0x4e04\n#define mmDIG_RANDOM_PATTERN_SEED                                               0x1c05\n#define mmDIG0_DIG_RANDOM_PATTERN_SEED                                          0x1c05\n#define mmDIG1_DIG_RANDOM_PATTERN_SEED                                          0x1f05\n#define mmDIG2_DIG_RANDOM_PATTERN_SEED                                          0x4205\n#define mmDIG3_DIG_RANDOM_PATTERN_SEED                                          0x4505\n#define mmDIG4_DIG_RANDOM_PATTERN_SEED                                          0x4805\n#define mmDIG5_DIG_RANDOM_PATTERN_SEED                                          0x4b05\n#define mmDIG6_DIG_RANDOM_PATTERN_SEED                                          0x4e05\n#define mmDIG_FIFO_STATUS                                                       0x1c0a\n#define mmDIG0_DIG_FIFO_STATUS                                                  0x1c0a\n#define mmDIG1_DIG_FIFO_STATUS                                                  0x1f0a\n#define mmDIG2_DIG_FIFO_STATUS                                                  0x420a\n#define mmDIG3_DIG_FIFO_STATUS                                                  0x450a\n#define mmDIG4_DIG_FIFO_STATUS                                                  0x480a\n#define mmDIG5_DIG_FIFO_STATUS                                                  0x4b0a\n#define mmDIG6_DIG_FIFO_STATUS                                                  0x4e0a\n#define mmDIG_DISPCLK_SWITCH_CNTL                                               0x1c08\n#define mmDIG0_DIG_DISPCLK_SWITCH_CNTL                                          0x1c08\n#define mmDIG1_DIG_DISPCLK_SWITCH_CNTL                                          0x1f08\n#define mmDIG2_DIG_DISPCLK_SWITCH_CNTL                                          0x4208\n#define mmDIG3_DIG_DISPCLK_SWITCH_CNTL                                          0x4508\n#define mmDIG4_DIG_DISPCLK_SWITCH_CNTL                                          0x4808\n#define mmDIG5_DIG_DISPCLK_SWITCH_CNTL                                          0x4b08\n#define mmDIG6_DIG_DISPCLK_SWITCH_CNTL                                          0x4e08\n#define mmDIG_DISPCLK_SWITCH_STATUS                                             0x1c09\n#define mmDIG0_DIG_DISPCLK_SWITCH_STATUS                                        0x1c09\n#define mmDIG1_DIG_DISPCLK_SWITCH_STATUS                                        0x1f09\n#define mmDIG2_DIG_DISPCLK_SWITCH_STATUS                                        0x4209\n#define mmDIG3_DIG_DISPCLK_SWITCH_STATUS                                        0x4509\n#define mmDIG4_DIG_DISPCLK_SWITCH_STATUS                                        0x4809\n#define mmDIG5_DIG_DISPCLK_SWITCH_STATUS                                        0x4b09\n#define mmDIG6_DIG_DISPCLK_SWITCH_STATUS                                        0x4e09\n#define mmHDMI_CONTROL                                                          0x1c0c\n#define mmDIG0_HDMI_CONTROL                                                     0x1c0c\n#define mmDIG1_HDMI_CONTROL                                                     0x1f0c\n#define mmDIG2_HDMI_CONTROL                                                     0x420c\n#define mmDIG3_HDMI_CONTROL                                                     0x450c\n#define mmDIG4_HDMI_CONTROL                                                     0x480c\n#define mmDIG5_HDMI_CONTROL                                                     0x4b0c\n#define mmDIG6_HDMI_CONTROL                                                     0x4e0c\n#define mmHDMI_STATUS                                                           0x1c0d\n#define mmDIG0_HDMI_STATUS                                                      0x1c0d\n#define mmDIG1_HDMI_STATUS                                                      0x1f0d\n#define mmDIG2_HDMI_STATUS                                                      0x420d\n#define mmDIG3_HDMI_STATUS                                                      0x450d\n#define mmDIG4_HDMI_STATUS                                                      0x480d\n#define mmDIG5_HDMI_STATUS                                                      0x4b0d\n#define mmDIG6_HDMI_STATUS                                                      0x4e0d\n#define mmHDMI_AUDIO_PACKET_CONTROL                                             0x1c0e\n#define mmDIG0_HDMI_AUDIO_PACKET_CONTROL                                        0x1c0e\n#define mmDIG1_HDMI_AUDIO_PACKET_CONTROL                                        0x1f0e\n#define mmDIG2_HDMI_AUDIO_PACKET_CONTROL                                        0x420e\n#define mmDIG3_HDMI_AUDIO_PACKET_CONTROL                                        0x450e\n#define mmDIG4_HDMI_AUDIO_PACKET_CONTROL                                        0x480e\n#define mmDIG5_HDMI_AUDIO_PACKET_CONTROL                                        0x4b0e\n#define mmDIG6_HDMI_AUDIO_PACKET_CONTROL                                        0x4e0e\n#define mmHDMI_ACR_PACKET_CONTROL                                               0x1c0f\n#define mmDIG0_HDMI_ACR_PACKET_CONTROL                                          0x1c0f\n#define mmDIG1_HDMI_ACR_PACKET_CONTROL                                          0x1f0f\n#define mmDIG2_HDMI_ACR_PACKET_CONTROL                                          0x420f\n#define mmDIG3_HDMI_ACR_PACKET_CONTROL                                          0x450f\n#define mmDIG4_HDMI_ACR_PACKET_CONTROL                                          0x480f\n#define mmDIG5_HDMI_ACR_PACKET_CONTROL                                          0x4b0f\n#define mmDIG6_HDMI_ACR_PACKET_CONTROL                                          0x4e0f\n#define mmHDMI_VBI_PACKET_CONTROL                                               0x1c10\n#define mmDIG0_HDMI_VBI_PACKET_CONTROL                                          0x1c10\n#define mmDIG1_HDMI_VBI_PACKET_CONTROL                                          0x1f10\n#define mmDIG2_HDMI_VBI_PACKET_CONTROL                                          0x4210\n#define mmDIG3_HDMI_VBI_PACKET_CONTROL                                          0x4510\n#define mmDIG4_HDMI_VBI_PACKET_CONTROL                                          0x4810\n#define mmDIG5_HDMI_VBI_PACKET_CONTROL                                          0x4b10\n#define mmDIG6_HDMI_VBI_PACKET_CONTROL                                          0x4e10\n#define mmHDMI_INFOFRAME_CONTROL0                                               0x1c11\n#define mmDIG0_HDMI_INFOFRAME_CONTROL0                                          0x1c11\n#define mmDIG1_HDMI_INFOFRAME_CONTROL0                                          0x1f11\n#define mmDIG2_HDMI_INFOFRAME_CONTROL0                                          0x4211\n#define mmDIG3_HDMI_INFOFRAME_CONTROL0                                          0x4511\n#define mmDIG4_HDMI_INFOFRAME_CONTROL0                                          0x4811\n#define mmDIG5_HDMI_INFOFRAME_CONTROL0                                          0x4b11\n#define mmDIG6_HDMI_INFOFRAME_CONTROL0                                          0x4e11\n#define mmHDMI_INFOFRAME_CONTROL1                                               0x1c12\n#define mmDIG0_HDMI_INFOFRAME_CONTROL1                                          0x1c12\n#define mmDIG1_HDMI_INFOFRAME_CONTROL1                                          0x1f12\n#define mmDIG2_HDMI_INFOFRAME_CONTROL1                                          0x4212\n#define mmDIG3_HDMI_INFOFRAME_CONTROL1                                          0x4512\n#define mmDIG4_HDMI_INFOFRAME_CONTROL1                                          0x4812\n#define mmDIG5_HDMI_INFOFRAME_CONTROL1                                          0x4b12\n#define mmDIG6_HDMI_INFOFRAME_CONTROL1                                          0x4e12\n#define mmHDMI_GENERIC_PACKET_CONTROL0                                          0x1c13\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL0                                     0x1c13\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL0                                     0x1f13\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL0                                     0x4213\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL0                                     0x4513\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL0                                     0x4813\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL0                                     0x4b13\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL0                                     0x4e13\n#define mmAFMT_INTERRUPT_STATUS                                                 0x1c14\n#define mmDIG0_AFMT_INTERRUPT_STATUS                                            0x1c14\n#define mmDIG1_AFMT_INTERRUPT_STATUS                                            0x1f14\n#define mmDIG2_AFMT_INTERRUPT_STATUS                                            0x4214\n#define mmDIG3_AFMT_INTERRUPT_STATUS                                            0x4514\n#define mmDIG4_AFMT_INTERRUPT_STATUS                                            0x4814\n#define mmDIG5_AFMT_INTERRUPT_STATUS                                            0x4b14\n#define mmDIG6_AFMT_INTERRUPT_STATUS                                            0x4e14\n#define mmHDMI_GC                                                               0x1c16\n#define mmDIG0_HDMI_GC                                                          0x1c16\n#define mmDIG1_HDMI_GC                                                          0x1f16\n#define mmDIG2_HDMI_GC                                                          0x4216\n#define mmDIG3_HDMI_GC                                                          0x4516\n#define mmDIG4_HDMI_GC                                                          0x4816\n#define mmDIG5_HDMI_GC                                                          0x4b16\n#define mmDIG6_HDMI_GC                                                          0x4e16\n#define mmAFMT_AUDIO_PACKET_CONTROL2                                            0x1c17\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL2                                       0x1c17\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL2                                       0x1f17\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL2                                       0x4217\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL2                                       0x4517\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL2                                       0x4817\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL2                                       0x4b17\n#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL2                                       0x4e17\n#define mmAFMT_ISRC1_0                                                          0x1c18\n#define mmDIG0_AFMT_ISRC1_0                                                     0x1c18\n#define mmDIG1_AFMT_ISRC1_0                                                     0x1f18\n#define mmDIG2_AFMT_ISRC1_0                                                     0x4218\n#define mmDIG3_AFMT_ISRC1_0                                                     0x4518\n#define mmDIG4_AFMT_ISRC1_0                                                     0x4818\n#define mmDIG5_AFMT_ISRC1_0                                                     0x4b18\n#define mmDIG6_AFMT_ISRC1_0                                                     0x4e18\n#define mmAFMT_ISRC1_1                                                          0x1c19\n#define mmDIG0_AFMT_ISRC1_1                                                     0x1c19\n#define mmDIG1_AFMT_ISRC1_1                                                     0x1f19\n#define mmDIG2_AFMT_ISRC1_1                                                     0x4219\n#define mmDIG3_AFMT_ISRC1_1                                                     0x4519\n#define mmDIG4_AFMT_ISRC1_1                                                     0x4819\n#define mmDIG5_AFMT_ISRC1_1                                                     0x4b19\n#define mmDIG6_AFMT_ISRC1_1                                                     0x4e19\n#define mmAFMT_ISRC1_2                                                          0x1c1a\n#define mmDIG0_AFMT_ISRC1_2                                                     0x1c1a\n#define mmDIG1_AFMT_ISRC1_2                                                     0x1f1a\n#define mmDIG2_AFMT_ISRC1_2                                                     0x421a\n#define mmDIG3_AFMT_ISRC1_2                                                     0x451a\n#define mmDIG4_AFMT_ISRC1_2                                                     0x481a\n#define mmDIG5_AFMT_ISRC1_2                                                     0x4b1a\n#define mmDIG6_AFMT_ISRC1_2                                                     0x4e1a\n#define mmAFMT_ISRC1_3                                                          0x1c1b\n#define mmDIG0_AFMT_ISRC1_3                                                     0x1c1b\n#define mmDIG1_AFMT_ISRC1_3                                                     0x1f1b\n#define mmDIG2_AFMT_ISRC1_3                                                     0x421b\n#define mmDIG3_AFMT_ISRC1_3                                                     0x451b\n#define mmDIG4_AFMT_ISRC1_3                                                     0x481b\n#define mmDIG5_AFMT_ISRC1_3                                                     0x4b1b\n#define mmDIG6_AFMT_ISRC1_3                                                     0x4e1b\n#define mmAFMT_ISRC1_4                                                          0x1c1c\n#define mmDIG0_AFMT_ISRC1_4                                                     0x1c1c\n#define mmDIG1_AFMT_ISRC1_4                                                     0x1f1c\n#define mmDIG2_AFMT_ISRC1_4                                                     0x421c\n#define mmDIG3_AFMT_ISRC1_4                                                     0x451c\n#define mmDIG4_AFMT_ISRC1_4                                                     0x481c\n#define mmDIG5_AFMT_ISRC1_4                                                     0x4b1c\n#define mmDIG6_AFMT_ISRC1_4                                                     0x4e1c\n#define mmAFMT_ISRC2_0                                                          0x1c1d\n#define mmDIG0_AFMT_ISRC2_0                                                     0x1c1d\n#define mmDIG1_AFMT_ISRC2_0                                                     0x1f1d\n#define mmDIG2_AFMT_ISRC2_0                                                     0x421d\n#define mmDIG3_AFMT_ISRC2_0                                                     0x451d\n#define mmDIG4_AFMT_ISRC2_0                                                     0x481d\n#define mmDIG5_AFMT_ISRC2_0                                                     0x4b1d\n#define mmDIG6_AFMT_ISRC2_0                                                     0x4e1d\n#define mmAFMT_ISRC2_1                                                          0x1c1e\n#define mmDIG0_AFMT_ISRC2_1                                                     0x1c1e\n#define mmDIG1_AFMT_ISRC2_1                                                     0x1f1e\n#define mmDIG2_AFMT_ISRC2_1                                                     0x421e\n#define mmDIG3_AFMT_ISRC2_1                                                     0x451e\n#define mmDIG4_AFMT_ISRC2_1                                                     0x481e\n#define mmDIG5_AFMT_ISRC2_1                                                     0x4b1e\n#define mmDIG6_AFMT_ISRC2_1                                                     0x4e1e\n#define mmAFMT_ISRC2_2                                                          0x1c1f\n#define mmDIG0_AFMT_ISRC2_2                                                     0x1c1f\n#define mmDIG1_AFMT_ISRC2_2                                                     0x1f1f\n#define mmDIG2_AFMT_ISRC2_2                                                     0x421f\n#define mmDIG3_AFMT_ISRC2_2                                                     0x451f\n#define mmDIG4_AFMT_ISRC2_2                                                     0x481f\n#define mmDIG5_AFMT_ISRC2_2                                                     0x4b1f\n#define mmDIG6_AFMT_ISRC2_2                                                     0x4e1f\n#define mmAFMT_ISRC2_3                                                          0x1c20\n#define mmDIG0_AFMT_ISRC2_3                                                     0x1c20\n#define mmDIG1_AFMT_ISRC2_3                                                     0x1f20\n#define mmDIG2_AFMT_ISRC2_3                                                     0x4220\n#define mmDIG3_AFMT_ISRC2_3                                                     0x4520\n#define mmDIG4_AFMT_ISRC2_3                                                     0x4820\n#define mmDIG5_AFMT_ISRC2_3                                                     0x4b20\n#define mmDIG6_AFMT_ISRC2_3                                                     0x4e20\n#define mmAFMT_AVI_INFO0                                                        0x1c21\n#define mmDIG0_AFMT_AVI_INFO0                                                   0x1c21\n#define mmDIG1_AFMT_AVI_INFO0                                                   0x1f21\n#define mmDIG2_AFMT_AVI_INFO0                                                   0x4221\n#define mmDIG3_AFMT_AVI_INFO0                                                   0x4521\n#define mmDIG4_AFMT_AVI_INFO0                                                   0x4821\n#define mmDIG5_AFMT_AVI_INFO0                                                   0x4b21\n#define mmDIG6_AFMT_AVI_INFO0                                                   0x4e21\n#define mmAFMT_AVI_INFO1                                                        0x1c22\n#define mmDIG0_AFMT_AVI_INFO1                                                   0x1c22\n#define mmDIG1_AFMT_AVI_INFO1                                                   0x1f22\n#define mmDIG2_AFMT_AVI_INFO1                                                   0x4222\n#define mmDIG3_AFMT_AVI_INFO1                                                   0x4522\n#define mmDIG4_AFMT_AVI_INFO1                                                   0x4822\n#define mmDIG5_AFMT_AVI_INFO1                                                   0x4b22\n#define mmDIG6_AFMT_AVI_INFO1                                                   0x4e22\n#define mmAFMT_AVI_INFO2                                                        0x1c23\n#define mmDIG0_AFMT_AVI_INFO2                                                   0x1c23\n#define mmDIG1_AFMT_AVI_INFO2                                                   0x1f23\n#define mmDIG2_AFMT_AVI_INFO2                                                   0x4223\n#define mmDIG3_AFMT_AVI_INFO2                                                   0x4523\n#define mmDIG4_AFMT_AVI_INFO2                                                   0x4823\n#define mmDIG5_AFMT_AVI_INFO2                                                   0x4b23\n#define mmDIG6_AFMT_AVI_INFO2                                                   0x4e23\n#define mmAFMT_AVI_INFO3                                                        0x1c24\n#define mmDIG0_AFMT_AVI_INFO3                                                   0x1c24\n#define mmDIG1_AFMT_AVI_INFO3                                                   0x1f24\n#define mmDIG2_AFMT_AVI_INFO3                                                   0x4224\n#define mmDIG3_AFMT_AVI_INFO3                                                   0x4524\n#define mmDIG4_AFMT_AVI_INFO3                                                   0x4824\n#define mmDIG5_AFMT_AVI_INFO3                                                   0x4b24\n#define mmDIG6_AFMT_AVI_INFO3                                                   0x4e24\n#define mmAFMT_MPEG_INFO0                                                       0x1c25\n#define mmDIG0_AFMT_MPEG_INFO0                                                  0x1c25\n#define mmDIG1_AFMT_MPEG_INFO0                                                  0x1f25\n#define mmDIG2_AFMT_MPEG_INFO0                                                  0x4225\n#define mmDIG3_AFMT_MPEG_INFO0                                                  0x4525\n#define mmDIG4_AFMT_MPEG_INFO0                                                  0x4825\n#define mmDIG5_AFMT_MPEG_INFO0                                                  0x4b25\n#define mmDIG6_AFMT_MPEG_INFO0                                                  0x4e25\n#define mmAFMT_MPEG_INFO1                                                       0x1c26\n#define mmDIG0_AFMT_MPEG_INFO1                                                  0x1c26\n#define mmDIG1_AFMT_MPEG_INFO1                                                  0x1f26\n#define mmDIG2_AFMT_MPEG_INFO1                                                  0x4226\n#define mmDIG3_AFMT_MPEG_INFO1                                                  0x4526\n#define mmDIG4_AFMT_MPEG_INFO1                                                  0x4826\n#define mmDIG5_AFMT_MPEG_INFO1                                                  0x4b26\n#define mmDIG6_AFMT_MPEG_INFO1                                                  0x4e26\n#define mmAFMT_GENERIC_HDR                                                      0x1c27\n#define mmDIG0_AFMT_GENERIC_HDR                                                 0x1c27\n#define mmDIG1_AFMT_GENERIC_HDR                                                 0x1f27\n#define mmDIG2_AFMT_GENERIC_HDR                                                 0x4227\n#define mmDIG3_AFMT_GENERIC_HDR                                                 0x4527\n#define mmDIG4_AFMT_GENERIC_HDR                                                 0x4827\n#define mmDIG5_AFMT_GENERIC_HDR                                                 0x4b27\n#define mmDIG6_AFMT_GENERIC_HDR                                                 0x4e27\n#define mmAFMT_GENERIC_0                                                        0x1c28\n#define mmDIG0_AFMT_GENERIC_0                                                   0x1c28\n#define mmDIG1_AFMT_GENERIC_0                                                   0x1f28\n#define mmDIG2_AFMT_GENERIC_0                                                   0x4228\n#define mmDIG3_AFMT_GENERIC_0                                                   0x4528\n#define mmDIG4_AFMT_GENERIC_0                                                   0x4828\n#define mmDIG5_AFMT_GENERIC_0                                                   0x4b28\n#define mmDIG6_AFMT_GENERIC_0                                                   0x4e28\n#define mmAFMT_GENERIC_1                                                        0x1c29\n#define mmDIG0_AFMT_GENERIC_1                                                   0x1c29\n#define mmDIG1_AFMT_GENERIC_1                                                   0x1f29\n#define mmDIG2_AFMT_GENERIC_1                                                   0x4229\n#define mmDIG3_AFMT_GENERIC_1                                                   0x4529\n#define mmDIG4_AFMT_GENERIC_1                                                   0x4829\n#define mmDIG5_AFMT_GENERIC_1                                                   0x4b29\n#define mmDIG6_AFMT_GENERIC_1                                                   0x4e29\n#define mmAFMT_GENERIC_2                                                        0x1c2a\n#define mmDIG0_AFMT_GENERIC_2                                                   0x1c2a\n#define mmDIG1_AFMT_GENERIC_2                                                   0x1f2a\n#define mmDIG2_AFMT_GENERIC_2                                                   0x422a\n#define mmDIG3_AFMT_GENERIC_2                                                   0x452a\n#define mmDIG4_AFMT_GENERIC_2                                                   0x482a\n#define mmDIG5_AFMT_GENERIC_2                                                   0x4b2a\n#define mmDIG6_AFMT_GENERIC_2                                                   0x4e2a\n#define mmAFMT_GENERIC_3                                                        0x1c2b\n#define mmDIG0_AFMT_GENERIC_3                                                   0x1c2b\n#define mmDIG1_AFMT_GENERIC_3                                                   0x1f2b\n#define mmDIG2_AFMT_GENERIC_3                                                   0x422b\n#define mmDIG3_AFMT_GENERIC_3                                                   0x452b\n#define mmDIG4_AFMT_GENERIC_3                                                   0x482b\n#define mmDIG5_AFMT_GENERIC_3                                                   0x4b2b\n#define mmDIG6_AFMT_GENERIC_3                                                   0x4e2b\n#define mmAFMT_GENERIC_4                                                        0x1c2c\n#define mmDIG0_AFMT_GENERIC_4                                                   0x1c2c\n#define mmDIG1_AFMT_GENERIC_4                                                   0x1f2c\n#define mmDIG2_AFMT_GENERIC_4                                                   0x422c\n#define mmDIG3_AFMT_GENERIC_4                                                   0x452c\n#define mmDIG4_AFMT_GENERIC_4                                                   0x482c\n#define mmDIG5_AFMT_GENERIC_4                                                   0x4b2c\n#define mmDIG6_AFMT_GENERIC_4                                                   0x4e2c\n#define mmAFMT_GENERIC_5                                                        0x1c2d\n#define mmDIG0_AFMT_GENERIC_5                                                   0x1c2d\n#define mmDIG1_AFMT_GENERIC_5                                                   0x1f2d\n#define mmDIG2_AFMT_GENERIC_5                                                   0x422d\n#define mmDIG3_AFMT_GENERIC_5                                                   0x452d\n#define mmDIG4_AFMT_GENERIC_5                                                   0x482d\n#define mmDIG5_AFMT_GENERIC_5                                                   0x4b2d\n#define mmDIG6_AFMT_GENERIC_5                                                   0x4e2d\n#define mmAFMT_GENERIC_6                                                        0x1c2e\n#define mmDIG0_AFMT_GENERIC_6                                                   0x1c2e\n#define mmDIG1_AFMT_GENERIC_6                                                   0x1f2e\n#define mmDIG2_AFMT_GENERIC_6                                                   0x422e\n#define mmDIG3_AFMT_GENERIC_6                                                   0x452e\n#define mmDIG4_AFMT_GENERIC_6                                                   0x482e\n#define mmDIG5_AFMT_GENERIC_6                                                   0x4b2e\n#define mmDIG6_AFMT_GENERIC_6                                                   0x4e2e\n#define mmAFMT_GENERIC_7                                                        0x1c2f\n#define mmDIG0_AFMT_GENERIC_7                                                   0x1c2f\n#define mmDIG1_AFMT_GENERIC_7                                                   0x1f2f\n#define mmDIG2_AFMT_GENERIC_7                                                   0x422f\n#define mmDIG3_AFMT_GENERIC_7                                                   0x452f\n#define mmDIG4_AFMT_GENERIC_7                                                   0x482f\n#define mmDIG5_AFMT_GENERIC_7                                                   0x4b2f\n#define mmDIG6_AFMT_GENERIC_7                                                   0x4e2f\n#define mmHDMI_GENERIC_PACKET_CONTROL1                                          0x1c30\n#define mmDIG0_HDMI_GENERIC_PACKET_CONTROL1                                     0x1c30\n#define mmDIG1_HDMI_GENERIC_PACKET_CONTROL1                                     0x1f30\n#define mmDIG2_HDMI_GENERIC_PACKET_CONTROL1                                     0x4230\n#define mmDIG3_HDMI_GENERIC_PACKET_CONTROL1                                     0x4530\n#define mmDIG4_HDMI_GENERIC_PACKET_CONTROL1                                     0x4830\n#define mmDIG5_HDMI_GENERIC_PACKET_CONTROL1                                     0x4b30\n#define mmDIG6_HDMI_GENERIC_PACKET_CONTROL1                                     0x4e30\n#define mmHDMI_ACR_32_0                                                         0x1c37\n#define mmDIG0_HDMI_ACR_32_0                                                    0x1c37\n#define mmDIG1_HDMI_ACR_32_0                                                    0x1f37\n#define mmDIG2_HDMI_ACR_32_0                                                    0x4237\n#define mmDIG3_HDMI_ACR_32_0                                                    0x4537\n#define mmDIG4_HDMI_ACR_32_0                                                    0x4837\n#define mmDIG5_HDMI_ACR_32_0                                                    0x4b37\n#define mmDIG6_HDMI_ACR_32_0                                                    0x4e37\n#define mmHDMI_ACR_32_1                                                         0x1c38\n#define mmDIG0_HDMI_ACR_32_1                                                    0x1c38\n#define mmDIG1_HDMI_ACR_32_1                                                    0x1f38\n#define mmDIG2_HDMI_ACR_32_1                                                    0x4238\n#define mmDIG3_HDMI_ACR_32_1                                                    0x4538\n#define mmDIG4_HDMI_ACR_32_1                                                    0x4838\n#define mmDIG5_HDMI_ACR_32_1                                                    0x4b38\n#define mmDIG6_HDMI_ACR_32_1                                                    0x4e38\n#define mmHDMI_ACR_44_0                                                         0x1c39\n#define mmDIG0_HDMI_ACR_44_0                                                    0x1c39\n#define mmDIG1_HDMI_ACR_44_0                                                    0x1f39\n#define mmDIG2_HDMI_ACR_44_0                                                    0x4239\n#define mmDIG3_HDMI_ACR_44_0                                                    0x4539\n#define mmDIG4_HDMI_ACR_44_0                                                    0x4839\n#define mmDIG5_HDMI_ACR_44_0                                                    0x4b39\n#define mmDIG6_HDMI_ACR_44_0                                                    0x4e39\n#define mmHDMI_ACR_44_1                                                         0x1c3a\n#define mmDIG0_HDMI_ACR_44_1                                                    0x1c3a\n#define mmDIG1_HDMI_ACR_44_1                                                    0x1f3a\n#define mmDIG2_HDMI_ACR_44_1                                                    0x423a\n#define mmDIG3_HDMI_ACR_44_1                                                    0x453a\n#define mmDIG4_HDMI_ACR_44_1                                                    0x483a\n#define mmDIG5_HDMI_ACR_44_1                                                    0x4b3a\n#define mmDIG6_HDMI_ACR_44_1                                                    0x4e3a\n#define mmHDMI_ACR_48_0                                                         0x1c3b\n#define mmDIG0_HDMI_ACR_48_0                                                    0x1c3b\n#define mmDIG1_HDMI_ACR_48_0                                                    0x1f3b\n#define mmDIG2_HDMI_ACR_48_0                                                    0x423b\n#define mmDIG3_HDMI_ACR_48_0                                                    0x453b\n#define mmDIG4_HDMI_ACR_48_0                                                    0x483b\n#define mmDIG5_HDMI_ACR_48_0                                                    0x4b3b\n#define mmDIG6_HDMI_ACR_48_0                                                    0x4e3b\n#define mmHDMI_ACR_48_1                                                         0x1c3c\n#define mmDIG0_HDMI_ACR_48_1                                                    0x1c3c\n#define mmDIG1_HDMI_ACR_48_1                                                    0x1f3c\n#define mmDIG2_HDMI_ACR_48_1                                                    0x423c\n#define mmDIG3_HDMI_ACR_48_1                                                    0x453c\n#define mmDIG4_HDMI_ACR_48_1                                                    0x483c\n#define mmDIG5_HDMI_ACR_48_1                                                    0x4b3c\n#define mmDIG6_HDMI_ACR_48_1                                                    0x4e3c\n#define mmHDMI_ACR_STATUS_0                                                     0x1c3d\n#define mmDIG0_HDMI_ACR_STATUS_0                                                0x1c3d\n#define mmDIG1_HDMI_ACR_STATUS_0                                                0x1f3d\n#define mmDIG2_HDMI_ACR_STATUS_0                                                0x423d\n#define mmDIG3_HDMI_ACR_STATUS_0                                                0x453d\n#define mmDIG4_HDMI_ACR_STATUS_0                                                0x483d\n#define mmDIG5_HDMI_ACR_STATUS_0                                                0x4b3d\n#define mmDIG6_HDMI_ACR_STATUS_0                                                0x4e3d\n#define mmHDMI_ACR_STATUS_1                                                     0x1c3e\n#define mmDIG0_HDMI_ACR_STATUS_1                                                0x1c3e\n#define mmDIG1_HDMI_ACR_STATUS_1                                                0x1f3e\n#define mmDIG2_HDMI_ACR_STATUS_1                                                0x423e\n#define mmDIG3_HDMI_ACR_STATUS_1                                                0x453e\n#define mmDIG4_HDMI_ACR_STATUS_1                                                0x483e\n#define mmDIG5_HDMI_ACR_STATUS_1                                                0x4b3e\n#define mmDIG6_HDMI_ACR_STATUS_1                                                0x4e3e\n#define mmAFMT_AUDIO_INFO0                                                      0x1c3f\n#define mmDIG0_AFMT_AUDIO_INFO0                                                 0x1c3f\n#define mmDIG1_AFMT_AUDIO_INFO0                                                 0x1f3f\n#define mmDIG2_AFMT_AUDIO_INFO0                                                 0x423f\n#define mmDIG3_AFMT_AUDIO_INFO0                                                 0x453f\n#define mmDIG4_AFMT_AUDIO_INFO0                                                 0x483f\n#define mmDIG5_AFMT_AUDIO_INFO0                                                 0x4b3f\n#define mmDIG6_AFMT_AUDIO_INFO0                                                 0x4e3f\n#define mmAFMT_AUDIO_INFO1                                                      0x1c40\n#define mmDIG0_AFMT_AUDIO_INFO1                                                 0x1c40\n#define mmDIG1_AFMT_AUDIO_INFO1                                                 0x1f40\n#define mmDIG2_AFMT_AUDIO_INFO1                                                 0x4240\n#define mmDIG3_AFMT_AUDIO_INFO1                                                 0x4540\n#define mmDIG4_AFMT_AUDIO_INFO1                                                 0x4840\n#define mmDIG5_AFMT_AUDIO_INFO1                                                 0x4b40\n#define mmDIG6_AFMT_AUDIO_INFO1                                                 0x4e40\n#define mmAFMT_60958_0                                                          0x1c41\n#define mmDIG0_AFMT_60958_0                                                     0x1c41\n#define mmDIG1_AFMT_60958_0                                                     0x1f41\n#define mmDIG2_AFMT_60958_0                                                     0x4241\n#define mmDIG3_AFMT_60958_0                                                     0x4541\n#define mmDIG4_AFMT_60958_0                                                     0x4841\n#define mmDIG5_AFMT_60958_0                                                     0x4b41\n#define mmDIG6_AFMT_60958_0                                                     0x4e41\n#define mmAFMT_60958_1                                                          0x1c42\n#define mmDIG0_AFMT_60958_1                                                     0x1c42\n#define mmDIG1_AFMT_60958_1                                                     0x1f42\n#define mmDIG2_AFMT_60958_1                                                     0x4242\n#define mmDIG3_AFMT_60958_1                                                     0x4542\n#define mmDIG4_AFMT_60958_1                                                     0x4842\n#define mmDIG5_AFMT_60958_1                                                     0x4b42\n#define mmDIG6_AFMT_60958_1                                                     0x4e42\n#define mmAFMT_AUDIO_CRC_CONTROL                                                0x1c43\n#define mmDIG0_AFMT_AUDIO_CRC_CONTROL                                           0x1c43\n#define mmDIG1_AFMT_AUDIO_CRC_CONTROL                                           0x1f43\n#define mmDIG2_AFMT_AUDIO_CRC_CONTROL                                           0x4243\n#define mmDIG3_AFMT_AUDIO_CRC_CONTROL                                           0x4543\n#define mmDIG4_AFMT_AUDIO_CRC_CONTROL                                           0x4843\n#define mmDIG5_AFMT_AUDIO_CRC_CONTROL                                           0x4b43\n#define mmDIG6_AFMT_AUDIO_CRC_CONTROL                                           0x4e43\n#define mmAFMT_RAMP_CONTROL0                                                    0x1c44\n#define mmDIG0_AFMT_RAMP_CONTROL0                                               0x1c44\n#define mmDIG1_AFMT_RAMP_CONTROL0                                               0x1f44\n#define mmDIG2_AFMT_RAMP_CONTROL0                                               0x4244\n#define mmDIG3_AFMT_RAMP_CONTROL0                                               0x4544\n#define mmDIG4_AFMT_RAMP_CONTROL0                                               0x4844\n#define mmDIG5_AFMT_RAMP_CONTROL0                                               0x4b44\n#define mmDIG6_AFMT_RAMP_CONTROL0                                               0x4e44\n#define mmAFMT_RAMP_CONTROL1                                                    0x1c45\n#define mmDIG0_AFMT_RAMP_CONTROL1                                               0x1c45\n#define mmDIG1_AFMT_RAMP_CONTROL1                                               0x1f45\n#define mmDIG2_AFMT_RAMP_CONTROL1                                               0x4245\n#define mmDIG3_AFMT_RAMP_CONTROL1                                               0x4545\n#define mmDIG4_AFMT_RAMP_CONTROL1                                               0x4845\n#define mmDIG5_AFMT_RAMP_CONTROL1                                               0x4b45\n#define mmDIG6_AFMT_RAMP_CONTROL1                                               0x4e45\n#define mmAFMT_RAMP_CONTROL2                                                    0x1c46\n#define mmDIG0_AFMT_RAMP_CONTROL2                                               0x1c46\n#define mmDIG1_AFMT_RAMP_CONTROL2                                               0x1f46\n#define mmDIG2_AFMT_RAMP_CONTROL2                                               0x4246\n#define mmDIG3_AFMT_RAMP_CONTROL2                                               0x4546\n#define mmDIG4_AFMT_RAMP_CONTROL2                                               0x4846\n#define mmDIG5_AFMT_RAMP_CONTROL2                                               0x4b46\n#define mmDIG6_AFMT_RAMP_CONTROL2                                               0x4e46\n#define mmAFMT_RAMP_CONTROL3                                                    0x1c47\n#define mmDIG0_AFMT_RAMP_CONTROL3                                               0x1c47\n#define mmDIG1_AFMT_RAMP_CONTROL3                                               0x1f47\n#define mmDIG2_AFMT_RAMP_CONTROL3                                               0x4247\n#define mmDIG3_AFMT_RAMP_CONTROL3                                               0x4547\n#define mmDIG4_AFMT_RAMP_CONTROL3                                               0x4847\n#define mmDIG5_AFMT_RAMP_CONTROL3                                               0x4b47\n#define mmDIG6_AFMT_RAMP_CONTROL3                                               0x4e47\n#define mmAFMT_60958_2                                                          0x1c48\n#define mmDIG0_AFMT_60958_2                                                     0x1c48\n#define mmDIG1_AFMT_60958_2                                                     0x1f48\n#define mmDIG2_AFMT_60958_2                                                     0x4248\n#define mmDIG3_AFMT_60958_2                                                     0x4548\n#define mmDIG4_AFMT_60958_2                                                     0x4848\n#define mmDIG5_AFMT_60958_2                                                     0x4b48\n#define mmDIG6_AFMT_60958_2                                                     0x4e48\n#define mmAFMT_AUDIO_CRC_RESULT                                                 0x1c49\n#define mmDIG0_AFMT_AUDIO_CRC_RESULT                                            0x1c49\n#define mmDIG1_AFMT_AUDIO_CRC_RESULT                                            0x1f49\n#define mmDIG2_AFMT_AUDIO_CRC_RESULT                                            0x4249\n#define mmDIG3_AFMT_AUDIO_CRC_RESULT                                            0x4549\n#define mmDIG4_AFMT_AUDIO_CRC_RESULT                                            0x4849\n#define mmDIG5_AFMT_AUDIO_CRC_RESULT                                            0x4b49\n#define mmDIG6_AFMT_AUDIO_CRC_RESULT                                            0x4e49\n#define mmAFMT_STATUS                                                           0x1c4a\n#define mmDIG0_AFMT_STATUS                                                      0x1c4a\n#define mmDIG1_AFMT_STATUS                                                      0x1f4a\n#define mmDIG2_AFMT_STATUS                                                      0x424a\n#define mmDIG3_AFMT_STATUS                                                      0x454a\n#define mmDIG4_AFMT_STATUS                                                      0x484a\n#define mmDIG5_AFMT_STATUS                                                      0x4b4a\n#define mmDIG6_AFMT_STATUS                                                      0x4e4a\n#define mmAFMT_AUDIO_PACKET_CONTROL                                             0x1c4b\n#define mmDIG0_AFMT_AUDIO_PACKET_CONTROL                                        0x1c4b\n#define mmDIG1_AFMT_AUDIO_PACKET_CONTROL                                        0x1f4b\n#define mmDIG2_AFMT_AUDIO_PACKET_CONTROL                                        0x424b\n#define mmDIG3_AFMT_AUDIO_PACKET_CONTROL                                        0x454b\n#define mmDIG4_AFMT_AUDIO_PACKET_CONTROL                                        0x484b\n#define mmDIG5_AFMT_AUDIO_PACKET_CONTROL                                        0x4b4b\n#define mmDIG6_AFMT_AUDIO_PACKET_CONTROL                                        0x4e4b\n#define mmAFMT_VBI_PACKET_CONTROL                                               0x1c4c\n#define mmDIG0_AFMT_VBI_PACKET_CONTROL                                          0x1c4c\n#define mmDIG1_AFMT_VBI_PACKET_CONTROL                                          0x1f4c\n#define mmDIG2_AFMT_VBI_PACKET_CONTROL                                          0x424c\n#define mmDIG3_AFMT_VBI_PACKET_CONTROL                                          0x454c\n#define mmDIG4_AFMT_VBI_PACKET_CONTROL                                          0x484c\n#define mmDIG5_AFMT_VBI_PACKET_CONTROL                                          0x4b4c\n#define mmDIG6_AFMT_VBI_PACKET_CONTROL                                          0x4e4c\n#define mmAFMT_INFOFRAME_CONTROL0                                               0x1c4d\n#define mmDIG0_AFMT_INFOFRAME_CONTROL0                                          0x1c4d\n#define mmDIG1_AFMT_INFOFRAME_CONTROL0                                          0x1f4d\n#define mmDIG2_AFMT_INFOFRAME_CONTROL0                                          0x424d\n#define mmDIG3_AFMT_INFOFRAME_CONTROL0                                          0x454d\n#define mmDIG4_AFMT_INFOFRAME_CONTROL0                                          0x484d\n#define mmDIG5_AFMT_INFOFRAME_CONTROL0                                          0x4b4d\n#define mmDIG6_AFMT_INFOFRAME_CONTROL0                                          0x4e4d\n#define mmAFMT_AUDIO_SRC_CONTROL                                                0x1c4f\n#define mmDIG0_AFMT_AUDIO_SRC_CONTROL                                           0x1c4f\n#define mmDIG1_AFMT_AUDIO_SRC_CONTROL                                           0x1f4f\n#define mmDIG2_AFMT_AUDIO_SRC_CONTROL                                           0x424f\n#define mmDIG3_AFMT_AUDIO_SRC_CONTROL                                           0x454f\n#define mmDIG4_AFMT_AUDIO_SRC_CONTROL                                           0x484f\n#define mmDIG5_AFMT_AUDIO_SRC_CONTROL                                           0x4b4f\n#define mmDIG6_AFMT_AUDIO_SRC_CONTROL                                           0x4e4f\n#define mmAFMT_AUDIO_DBG_DTO_CNTL                                               0x1c52\n#define mmDIG0_AFMT_AUDIO_DBG_DTO_CNTL                                          0x1c52\n#define mmDIG1_AFMT_AUDIO_DBG_DTO_CNTL                                          0x1f52\n#define mmDIG2_AFMT_AUDIO_DBG_DTO_CNTL                                          0x4252\n#define mmDIG3_AFMT_AUDIO_DBG_DTO_CNTL                                          0x4552\n#define mmDIG4_AFMT_AUDIO_DBG_DTO_CNTL                                          0x4852\n#define mmDIG5_AFMT_AUDIO_DBG_DTO_CNTL                                          0x4b52\n#define mmDIG6_AFMT_AUDIO_DBG_DTO_CNTL                                          0x4e52\n#define mmDIG_BE_CNTL                                                           0x1c50\n#define mmDIG0_DIG_BE_CNTL                                                      0x1c50\n#define mmDIG1_DIG_BE_CNTL                                                      0x1f50\n#define mmDIG2_DIG_BE_CNTL                                                      0x4250\n#define mmDIG3_DIG_BE_CNTL                                                      0x4550\n#define mmDIG4_DIG_BE_CNTL                                                      0x4850\n#define mmDIG5_DIG_BE_CNTL                                                      0x4b50\n#define mmDIG6_DIG_BE_CNTL                                                      0x4e50\n#define mmDIG_BE_EN_CNTL                                                        0x1c51\n#define mmDIG0_DIG_BE_EN_CNTL                                                   0x1c51\n#define mmDIG1_DIG_BE_EN_CNTL                                                   0x1f51\n#define mmDIG2_DIG_BE_EN_CNTL                                                   0x4251\n#define mmDIG3_DIG_BE_EN_CNTL                                                   0x4551\n#define mmDIG4_DIG_BE_EN_CNTL                                                   0x4851\n#define mmDIG5_DIG_BE_EN_CNTL                                                   0x4b51\n#define mmDIG6_DIG_BE_EN_CNTL                                                   0x4e51\n#define mmTMDS_CNTL                                                             0x1c7c\n#define mmDIG0_TMDS_CNTL                                                        0x1c7c\n#define mmDIG1_TMDS_CNTL                                                        0x1f7c\n#define mmDIG2_TMDS_CNTL                                                        0x427c\n#define mmDIG3_TMDS_CNTL                                                        0x457c\n#define mmDIG4_TMDS_CNTL                                                        0x487c\n#define mmDIG5_TMDS_CNTL                                                        0x4b7c\n#define mmDIG6_TMDS_CNTL                                                        0x4e7c\n#define mmTMDS_CONTROL_CHAR                                                     0x1c7d\n#define mmDIG0_TMDS_CONTROL_CHAR                                                0x1c7d\n#define mmDIG1_TMDS_CONTROL_CHAR                                                0x1f7d\n#define mmDIG2_TMDS_CONTROL_CHAR                                                0x427d\n#define mmDIG3_TMDS_CONTROL_CHAR                                                0x457d\n#define mmDIG4_TMDS_CONTROL_CHAR                                                0x487d\n#define mmDIG5_TMDS_CONTROL_CHAR                                                0x4b7d\n#define mmDIG6_TMDS_CONTROL_CHAR                                                0x4e7d\n#define mmTMDS_CONTROL0_FEEDBACK                                                0x1c7e\n#define mmDIG0_TMDS_CONTROL0_FEEDBACK                                           0x1c7e\n#define mmDIG1_TMDS_CONTROL0_FEEDBACK                                           0x1f7e\n#define mmDIG2_TMDS_CONTROL0_FEEDBACK                                           0x427e\n#define mmDIG3_TMDS_CONTROL0_FEEDBACK                                           0x457e\n#define mmDIG4_TMDS_CONTROL0_FEEDBACK                                           0x487e\n#define mmDIG5_TMDS_CONTROL0_FEEDBACK                                           0x4b7e\n#define mmDIG6_TMDS_CONTROL0_FEEDBACK                                           0x4e7e\n#define mmTMDS_STEREOSYNC_CTL_SEL                                               0x1c7f\n#define mmDIG0_TMDS_STEREOSYNC_CTL_SEL                                          0x1c7f\n#define mmDIG1_TMDS_STEREOSYNC_CTL_SEL                                          0x1f7f\n#define mmDIG2_TMDS_STEREOSYNC_CTL_SEL                                          0x427f\n#define mmDIG3_TMDS_STEREOSYNC_CTL_SEL                                          0x457f\n#define mmDIG4_TMDS_STEREOSYNC_CTL_SEL                                          0x487f\n#define mmDIG5_TMDS_STEREOSYNC_CTL_SEL                                          0x4b7f\n#define mmDIG6_TMDS_STEREOSYNC_CTL_SEL                                          0x4e7f\n#define mmTMDS_SYNC_CHAR_PATTERN_0_1                                            0x1c80\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x1c80\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x1f80\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x4280\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x4580\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x4880\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x4b80\n#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1                                       0x4e80\n#define mmTMDS_SYNC_CHAR_PATTERN_2_3                                            0x1c81\n#define mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x1c81\n#define mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x1f81\n#define mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x4281\n#define mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x4581\n#define mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x4881\n#define mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x4b81\n#define mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3                                       0x4e81\n#define mmTMDS_DEBUG                                                            0x1c82\n#define mmDIG0_TMDS_DEBUG                                                       0x1c82\n#define mmDIG1_TMDS_DEBUG                                                       0x1f82\n#define mmDIG2_TMDS_DEBUG                                                       0x4282\n#define mmDIG3_TMDS_DEBUG                                                       0x4582\n#define mmDIG4_TMDS_DEBUG                                                       0x4882\n#define mmDIG5_TMDS_DEBUG                                                       0x4b82\n#define mmDIG6_TMDS_DEBUG                                                       0x4e82\n#define mmTMDS_CTL_BITS                                                         0x1c83\n#define mmDIG0_TMDS_CTL_BITS                                                    0x1c83\n#define mmDIG1_TMDS_CTL_BITS                                                    0x1f83\n#define mmDIG2_TMDS_CTL_BITS                                                    0x4283\n#define mmDIG3_TMDS_CTL_BITS                                                    0x4583\n#define mmDIG4_TMDS_CTL_BITS                                                    0x4883\n#define mmDIG5_TMDS_CTL_BITS                                                    0x4b83\n#define mmDIG6_TMDS_CTL_BITS                                                    0x4e83\n#define mmTMDS_DCBALANCER_CONTROL                                               0x1c84\n#define mmDIG0_TMDS_DCBALANCER_CONTROL                                          0x1c84\n#define mmDIG1_TMDS_DCBALANCER_CONTROL                                          0x1f84\n#define mmDIG2_TMDS_DCBALANCER_CONTROL                                          0x4284\n#define mmDIG3_TMDS_DCBALANCER_CONTROL                                          0x4584\n#define mmDIG4_TMDS_DCBALANCER_CONTROL                                          0x4884\n#define mmDIG5_TMDS_DCBALANCER_CONTROL                                          0x4b84\n#define mmDIG6_TMDS_DCBALANCER_CONTROL                                          0x4e84\n#define mmTMDS_CTL0_1_GEN_CNTL                                                  0x1c86\n#define mmDIG0_TMDS_CTL0_1_GEN_CNTL                                             0x1c86\n#define mmDIG1_TMDS_CTL0_1_GEN_CNTL                                             0x1f86\n#define mmDIG2_TMDS_CTL0_1_GEN_CNTL                                             0x4286\n#define mmDIG3_TMDS_CTL0_1_GEN_CNTL                                             0x4586\n#define mmDIG4_TMDS_CTL0_1_GEN_CNTL                                             0x4886\n#define mmDIG5_TMDS_CTL0_1_GEN_CNTL                                             0x4b86\n#define mmDIG6_TMDS_CTL0_1_GEN_CNTL                                             0x4e86\n#define mmTMDS_CTL2_3_GEN_CNTL                                                  0x1c87\n#define mmDIG0_TMDS_CTL2_3_GEN_CNTL                                             0x1c87\n#define mmDIG1_TMDS_CTL2_3_GEN_CNTL                                             0x1f87\n#define mmDIG2_TMDS_CTL2_3_GEN_CNTL                                             0x4287\n#define mmDIG3_TMDS_CTL2_3_GEN_CNTL                                             0x4587\n#define mmDIG4_TMDS_CTL2_3_GEN_CNTL                                             0x4887\n#define mmDIG5_TMDS_CTL2_3_GEN_CNTL                                             0x4b87\n#define mmDIG6_TMDS_CTL2_3_GEN_CNTL                                             0x4e87\n#define mmLVDS_DATA_CNTL                                                        0x1c8c\n#define mmDIG0_LVDS_DATA_CNTL                                                   0x1c8c\n#define mmDIG1_LVDS_DATA_CNTL                                                   0x1f8c\n#define mmDIG2_LVDS_DATA_CNTL                                                   0x428c\n#define mmDIG3_LVDS_DATA_CNTL                                                   0x458c\n#define mmDIG4_LVDS_DATA_CNTL                                                   0x488c\n#define mmDIG5_LVDS_DATA_CNTL                                                   0x4b8c\n#define mmDIG6_LVDS_DATA_CNTL                                                   0x4e8c\n#define mmDIG_LANE_ENABLE                                                       0x1c8d\n#define mmDIG0_DIG_LANE_ENABLE                                                  0x1c8d\n#define mmDIG1_DIG_LANE_ENABLE                                                  0x1f8d\n#define mmDIG2_DIG_LANE_ENABLE                                                  0x428d\n#define mmDIG3_DIG_LANE_ENABLE                                                  0x458d\n#define mmDIG4_DIG_LANE_ENABLE                                                  0x488d\n#define mmDIG5_DIG_LANE_ENABLE                                                  0x4b8d\n#define mmDIG6_DIG_LANE_ENABLE                                                  0x4e8d\n#define mmDOUT_SCRATCH0                                                         0x1844\n#define mmDOUT_SCRATCH1                                                         0x1845\n#define mmDOUT_SCRATCH2                                                         0x1846\n#define mmDOUT_SCRATCH3                                                         0x1847\n#define mmDOUT_SCRATCH4                                                         0x1848\n#define mmDOUT_SCRATCH5                                                         0x1849\n#define mmDOUT_SCRATCH6                                                         0x184a\n#define mmDOUT_SCRATCH7                                                         0x184b\n#define mmDOUT_DCE_VCE_CONTROL                                                  0x18ff\n#define mmDC_HPD1_INT_STATUS                                                    0x1807\n#define mmDC_HPD1_INT_CONTROL                                                   0x1808\n#define mmDC_HPD1_CONTROL                                                       0x1809\n#define mmDC_HPD2_INT_STATUS                                                    0x180a\n#define mmDC_HPD2_INT_CONTROL                                                   0x180b\n#define mmDC_HPD2_CONTROL                                                       0x180c\n#define mmDC_HPD3_INT_STATUS                                                    0x180d\n#define mmDC_HPD3_INT_CONTROL                                                   0x180e\n#define mmDC_HPD3_CONTROL                                                       0x180f\n#define mmDC_HPD4_INT_STATUS                                                    0x1810\n#define mmDC_HPD4_INT_CONTROL                                                   0x1811\n#define mmDC_HPD4_CONTROL                                                       0x1812\n#define mmDC_HPD5_INT_STATUS                                                    0x1813\n#define mmDC_HPD5_INT_CONTROL                                                   0x1814\n#define mmDC_HPD5_CONTROL                                                       0x1815\n#define mmDC_HPD6_INT_STATUS                                                    0x1816\n#define mmDC_HPD6_INT_CONTROL                                                   0x1817\n#define mmDC_HPD6_CONTROL                                                       0x1818\n#define mmDC_HPD1_FAST_TRAIN_CNTL                                               0x1864\n#define mmDC_HPD2_FAST_TRAIN_CNTL                                               0x1865\n#define mmDC_HPD3_FAST_TRAIN_CNTL                                               0x1866\n#define mmDC_HPD4_FAST_TRAIN_CNTL                                               0x1867\n#define mmDC_HPD5_FAST_TRAIN_CNTL                                               0x1868\n#define mmDC_HPD6_FAST_TRAIN_CNTL                                               0x1869\n#define mmDC_HPD1_TOGGLE_FILT_CNTL                                              0x18bc\n#define mmDC_HPD2_TOGGLE_FILT_CNTL                                              0x18bd\n#define mmDC_HPD3_TOGGLE_FILT_CNTL                                              0x18be\n#define mmDC_HPD4_TOGGLE_FILT_CNTL                                              0x18fc\n#define mmDC_HPD5_TOGGLE_FILT_CNTL                                              0x18fd\n#define mmDC_HPD6_TOGGLE_FILT_CNTL                                              0x18fe\n#define mmDC_I2C_CONTROL                                                        0x1819\n#define mmDC_I2C_ARBITRATION                                                    0x181a\n#define mmDC_I2C_INTERRUPT_CONTROL                                              0x181b\n#define mmDC_I2C_SW_STATUS                                                      0x181c\n#define mmDC_I2C_DDC1_HW_STATUS                                                 0x181d\n#define mmDC_I2C_DDC2_HW_STATUS                                                 0x181e\n#define mmDC_I2C_DDC3_HW_STATUS                                                 0x181f\n#define mmDC_I2C_DDC4_HW_STATUS                                                 0x1820\n#define mmDC_I2C_DDC5_HW_STATUS                                                 0x1821\n#define mmDC_I2C_DDC6_HW_STATUS                                                 0x1822\n#define mmDC_I2C_DDC1_SPEED                                                     0x1823\n#define mmDC_I2C_DDC1_SETUP                                                     0x1824\n#define mmDC_I2C_DDC2_SPEED                                                     0x1825\n#define mmDC_I2C_DDC2_SETUP                                                     0x1826\n#define mmDC_I2C_DDC3_SPEED                                                     0x1827\n#define mmDC_I2C_DDC3_SETUP                                                     0x1828\n#define mmDC_I2C_DDC4_SPEED                                                     0x1829\n#define mmDC_I2C_DDC4_SETUP                                                     0x182a\n#define mmDC_I2C_DDC5_SPEED                                                     0x182b\n#define mmDC_I2C_DDC5_SETUP                                                     0x182c\n#define mmDC_I2C_DDC6_SPEED                                                     0x182d\n#define mmDC_I2C_DDC6_SETUP                                                     0x182e\n#define mmDC_I2C_TRANSACTION0                                                   0x182f\n#define mmDC_I2C_TRANSACTION1                                                   0x1830\n#define mmDC_I2C_TRANSACTION2                                                   0x1831\n#define mmDC_I2C_TRANSACTION3                                                   0x1832\n#define mmDC_I2C_DATA                                                           0x1833\n#define mmGENERIC_I2C_CONTROL                                                   0x1834\n#define mmGENERIC_I2C_INTERRUPT_CONTROL                                         0x1835\n#define mmGENERIC_I2C_STATUS                                                    0x1836\n#define mmGENERIC_I2C_SPEED                                                     0x1837\n#define mmGENERIC_I2C_SETUP                                                     0x1838\n#define mmGENERIC_I2C_TRANSACTION                                               0x1839\n#define mmGENERIC_I2C_DATA                                                      0x183a\n#define mmGENERIC_I2C_PIN_SELECTION                                             0x183b\n#define mmGENERIC_I2C_PIN_DEBUG                                                 0x183c\n#define mmDISP_INTERRUPT_STATUS                                                 0x183d\n#define mmDISP_INTERRUPT_STATUS_CONTINUE                                        0x183e\n#define mmDISP_INTERRUPT_STATUS_CONTINUE2                                       0x183f\n#define mmDISP_INTERRUPT_STATUS_CONTINUE3                                       0x1840\n#define mmDISP_INTERRUPT_STATUS_CONTINUE4                                       0x1853\n#define mmDISP_INTERRUPT_STATUS_CONTINUE5                                       0x1854\n#define mmDISP_INTERRUPT_STATUS_CONTINUE6                                       0x19e0\n#define mmDISP_INTERRUPT_STATUS_CONTINUE7                                       0x19e1\n#define mmDISP_INTERRUPT_STATUS_CONTINUE8                                       0x19e2\n#define mmDISP_INTERRUPT_STATUS_CONTINUE9                                       0x19e3\n#define mmDOUT_POWER_MANAGEMENT_CNTL                                            0x1841\n#define mmDISP_TIMER_CONTROL                                                    0x1842\n#define mmDC_I2C_DDCVGA_HW_STATUS                                               0x1855\n#define mmDC_I2C_DDCVGA_SPEED                                                   0x1856\n#define mmDC_I2C_DDCVGA_SETUP                                                   0x1857\n#define mmDC_I2C_EDID_DETECT_CTRL                                               0x186f\n#define mmDISPOUT_STEREOSYNC_SEL                                                0x18bf\n#define mmDOUT_TEST_DEBUG_INDEX                                                 0x184d\n#define mmDOUT_TEST_DEBUG_DATA                                                  0x184e\n#define ixDP_AUX1_DEBUG_A                                                       0x10\n#define ixDP_AUX1_DEBUG_B                                                       0x11\n#define ixDP_AUX1_DEBUG_C                                                       0x12\n#define ixDP_AUX1_DEBUG_D                                                       0x13\n#define ixDP_AUX1_DEBUG_E                                                       0x14\n#define ixDP_AUX1_DEBUG_F                                                       0x15\n#define ixDP_AUX1_DEBUG_G                                                       0x16\n#define ixDP_AUX1_DEBUG_H                                                       0x17\n#define ixDP_AUX1_DEBUG_I                                                       0x18\n#define ixDP_AUX1_DEBUG_J                                                       0x19\n#define ixDP_AUX1_DEBUG_K                                                       0x1a\n#define ixDP_AUX1_DEBUG_L                                                       0x1b\n#define ixDP_AUX1_DEBUG_M                                                       0x1c\n#define ixDP_AUX1_DEBUG_N                                                       0x1d\n#define ixDP_AUX1_DEBUG_O                                                       0x1e\n#define ixDP_AUX1_DEBUG_P                                                       0x1f\n#define ixDP_AUX1_DEBUG_Q                                                       0x90\n#define ixDP_AUX2_DEBUG_A                                                       0x20\n#define ixDP_AUX2_DEBUG_B                                                       0x21\n#define ixDP_AUX2_DEBUG_C                                                       0x22\n#define ixDP_AUX2_DEBUG_D                                                       0x23\n#define ixDP_AUX2_DEBUG_E                                                       0x24\n#define ixDP_AUX2_DEBUG_F                                                       0x25\n#define ixDP_AUX2_DEBUG_G                                                       0x26\n#define ixDP_AUX2_DEBUG_H                                                       0x27\n#define ixDP_AUX2_DEBUG_I                                                       0x28\n#define ixDP_AUX2_DEBUG_J                                                       0x29\n#define ixDP_AUX2_DEBUG_K                                                       0x2a\n#define ixDP_AUX2_DEBUG_L                                                       0x2b\n#define ixDP_AUX2_DEBUG_M                                                       0x2c\n#define ixDP_AUX2_DEBUG_N                                                       0x2d\n#define ixDP_AUX2_DEBUG_O                                                       0x2e\n#define ixDP_AUX2_DEBUG_P                                                       0x2f\n#define ixDP_AUX2_DEBUG_Q                                                       0x91\n#define ixDP_AUX3_DEBUG_A                                                       0x30\n#define ixDP_AUX3_DEBUG_B                                                       0x31\n#define ixDP_AUX3_DEBUG_C                                                       0x32\n#define ixDP_AUX3_DEBUG_D                                                       0x33\n#define ixDP_AUX3_DEBUG_E                                                       0x34\n#define ixDP_AUX3_DEBUG_F                                                       0x35\n#define ixDP_AUX3_DEBUG_G                                                       0x36\n#define ixDP_AUX3_DEBUG_H                                                       0x37\n#define ixDP_AUX3_DEBUG_I                                                       0x38\n#define ixDP_AUX3_DEBUG_J                                                       0x39\n#define ixDP_AUX3_DEBUG_K                                                       0x3a\n#define ixDP_AUX3_DEBUG_L                                                       0x3b\n#define ixDP_AUX3_DEBUG_M                                                       0x3c\n#define ixDP_AUX3_DEBUG_N                                                       0x3d\n#define ixDP_AUX3_DEBUG_O                                                       0x3e\n#define ixDP_AUX3_DEBUG_P                                                       0x3f\n#define ixDP_AUX3_DEBUG_Q                                                       0x92\n#define ixDP_AUX4_DEBUG_A                                                       0x40\n#define ixDP_AUX4_DEBUG_B                                                       0x41\n#define ixDP_AUX4_DEBUG_C                                                       0x42\n#define ixDP_AUX4_DEBUG_D                                                       0x43\n#define ixDP_AUX4_DEBUG_E                                                       0x44\n#define ixDP_AUX4_DEBUG_F                                                       0x45\n#define ixDP_AUX4_DEBUG_G                                                       0x46\n#define ixDP_AUX4_DEBUG_H                                                       0x47\n#define ixDP_AUX4_DEBUG_I                                                       0x48\n#define ixDP_AUX4_DEBUG_J                                                       0x49\n#define ixDP_AUX4_DEBUG_K                                                       0x4a\n#define ixDP_AUX4_DEBUG_L                                                       0x4b\n#define ixDP_AUX4_DEBUG_M                                                       0x4c\n#define ixDP_AUX4_DEBUG_N                                                       0x4d\n#define ixDP_AUX4_DEBUG_O                                                       0x4e\n#define ixDP_AUX4_DEBUG_P                                                       0x4f\n#define ixDP_AUX4_DEBUG_Q                                                       0x93\n#define ixDP_AUX5_DEBUG_A                                                       0x70\n#define ixDP_AUX5_DEBUG_B                                                       0x71\n#define ixDP_AUX5_DEBUG_C                                                       0x72\n#define ixDP_AUX5_DEBUG_D                                                       0x73\n#define ixDP_AUX5_DEBUG_E                                                       0x74\n#define ixDP_AUX5_DEBUG_F                                                       0x75\n#define ixDP_AUX5_DEBUG_G                                                       0x76\n#define ixDP_AUX5_DEBUG_H                                                       0x77\n#define ixDP_AUX5_DEBUG_I                                                       0x78\n#define ixDP_AUX5_DEBUG_J                                                       0x79\n#define ixDP_AUX5_DEBUG_K                                                       0x7a\n#define ixDP_AUX5_DEBUG_L                                                       0x7b\n#define ixDP_AUX5_DEBUG_M                                                       0x7c\n#define ixDP_AUX5_DEBUG_N                                                       0x7d\n#define ixDP_AUX5_DEBUG_O                                                       0x7f\n#define ixDP_AUX5_DEBUG_P                                                       0x94\n#define ixDP_AUX5_DEBUG_Q                                                       0x95\n#define ixDP_AUX6_DEBUG_A                                                       0x80\n#define ixDP_AUX6_DEBUG_B                                                       0x81\n#define ixDP_AUX6_DEBUG_C                                                       0x82\n#define ixDP_AUX6_DEBUG_D                                                       0x83\n#define ixDP_AUX6_DEBUG_E                                                       0x84\n#define ixDP_AUX6_DEBUG_F                                                       0x85\n#define ixDP_AUX6_DEBUG_G                                                       0x86\n#define ixDP_AUX6_DEBUG_H                                                       0x87\n#define ixDP_AUX6_DEBUG_I                                                       0x88\n#define ixDP_AUX6_DEBUG_J                                                       0x89\n#define ixDP_AUX6_DEBUG_K                                                       0x8a\n#define ixDP_AUX6_DEBUG_L                                                       0x8b\n#define ixDP_AUX6_DEBUG_M                                                       0x8c\n#define ixDP_AUX6_DEBUG_N                                                       0x8d\n#define ixDP_AUX6_DEBUG_O                                                       0x8f\n#define ixDP_AUX6_DEBUG_P                                                       0x96\n#define ixDP_AUX6_DEBUG_Q                                                       0x97\n#define mmDMCU_CTRL                                                             0x1600\n#define mmDMCU_STATUS                                                           0x1601\n#define mmDMCU_PC_START_ADDR                                                    0x1602\n#define mmDMCU_FW_START_ADDR                                                    0x1603\n#define mmDMCU_FW_END_ADDR                                                      0x1604\n#define mmDMCU_FW_ISR_START_ADDR                                                0x1605\n#define mmDMCU_FW_CS_HI                                                         0x1606\n#define mmDMCU_FW_CS_LO                                                         0x1607\n#define mmDMCU_RAM_ACCESS_CTRL                                                  0x1608\n#define mmDMCU_ERAM_WR_CTRL                                                     0x1609\n#define mmDMCU_ERAM_WR_DATA                                                     0x160a\n#define mmDMCU_ERAM_RD_CTRL                                                     0x160b\n#define mmDMCU_ERAM_RD_DATA                                                     0x160c\n#define mmDMCU_IRAM_WR_CTRL                                                     0x160d\n#define mmDMCU_IRAM_WR_DATA                                                     0x160e\n#define mmDMCU_IRAM_RD_CTRL                                                     0x160f\n#define mmDMCU_IRAM_RD_DATA                                                     0x1610\n#define mmDMCU_EVENT_TRIGGER                                                    0x1611\n#define mmDMCU_UC_INTERNAL_INT_STATUS                                           0x1612\n#define mmDMCU_SS_INTERRUPT_CNTL_STATUS                                         0x1613\n#define mmDMCU_INTERRUPT_STATUS                                                 0x1614\n#define mmDMCU_INTERRUPT_TO_HOST_EN_MASK                                        0x1615\n#define mmDMCU_INTERRUPT_TO_UC_EN_MASK                                          0x1616\n#define mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL                                     0x1617\n#define mmDC_DMCU_SCRATCH                                                       0x1618\n#define mmDMCU_INT_CNT                                                          0x1619\n#define mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS                                        0x161a\n#define mmDMCU_UC_CLK_GATING_CNTL                                               0x161b\n#define mmMASTER_COMM_DATA_REG1                                                 0x161c\n#define mmMASTER_COMM_DATA_REG2                                                 0x161d\n#define mmMASTER_COMM_DATA_REG3                                                 0x161e\n#define mmMASTER_COMM_CMD_REG                                                   0x161f\n#define mmMASTER_COMM_CNTL_REG                                                  0x1620\n#define mmSLAVE_COMM_DATA_REG1                                                  0x1621\n#define mmSLAVE_COMM_DATA_REG2                                                  0x1622\n#define mmSLAVE_COMM_DATA_REG3                                                  0x1623\n#define mmSLAVE_COMM_CMD_REG                                                    0x1624\n#define mmSLAVE_COMM_CNTL_REG                                                   0x1625\n#define mmDMCU_TEST_DEBUG_INDEX                                                 0x1626\n#define mmDMCU_TEST_DEBUG_DATA                                                  0x1627\n#define mmDMCU_PERFMON_INTERRUPT_STATUS1                                        0x1750\n#define mmDMCU_PERFMON_INTERRUPT_STATUS2                                        0x1751\n#define mmDMCU_PERFMON_INTERRUPT_STATUS3                                        0x1752\n#define mmDMCU_PERFMON_INTERRUPT_STATUS4                                        0x1753\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1                                 0x1754\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2                                 0x1755\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3                                 0x1756\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4                                 0x1757\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1                            0x1758\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2                            0x1759\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3                            0x175a\n#define mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4                            0x175b\n#define mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1                               0x175c\n#define mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2                               0x175d\n#define mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3                               0x175e\n#define mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4                               0x175f\n#define mmDP_LINK_CNTL                                                          0x1cc0\n#define mmDP0_DP_LINK_CNTL                                                      0x1cc0\n#define mmDP1_DP_LINK_CNTL                                                      0x1fc0\n#define mmDP2_DP_LINK_CNTL                                                      0x42c0\n#define mmDP3_DP_LINK_CNTL                                                      0x45c0\n#define mmDP4_DP_LINK_CNTL                                                      0x48c0\n#define mmDP5_DP_LINK_CNTL                                                      0x4bc0\n#define mmDP6_DP_LINK_CNTL                                                      0x4ec0\n#define mmDP_PIXEL_FORMAT                                                       0x1cc1\n#define mmDP0_DP_PIXEL_FORMAT                                                   0x1cc1\n#define mmDP1_DP_PIXEL_FORMAT                                                   0x1fc1\n#define mmDP2_DP_PIXEL_FORMAT                                                   0x42c1\n#define mmDP3_DP_PIXEL_FORMAT                                                   0x45c1\n#define mmDP4_DP_PIXEL_FORMAT                                                   0x48c1\n#define mmDP5_DP_PIXEL_FORMAT                                                   0x4bc1\n#define mmDP6_DP_PIXEL_FORMAT                                                   0x4ec1\n#define mmDP_MSA_COLORIMETRY                                                    0x1cda\n#define mmDP0_DP_MSA_COLORIMETRY                                                0x1cda\n#define mmDP1_DP_MSA_COLORIMETRY                                                0x1fda\n#define mmDP2_DP_MSA_COLORIMETRY                                                0x42da\n#define mmDP3_DP_MSA_COLORIMETRY                                                0x45da\n#define mmDP4_DP_MSA_COLORIMETRY                                                0x48da\n#define mmDP5_DP_MSA_COLORIMETRY                                                0x4bda\n#define mmDP6_DP_MSA_COLORIMETRY                                                0x4eda\n#define mmDP_CONFIG                                                             0x1cc2\n#define mmDP0_DP_CONFIG                                                         0x1cc2\n#define mmDP1_DP_CONFIG                                                         0x1fc2\n#define mmDP2_DP_CONFIG                                                         0x42c2\n#define mmDP3_DP_CONFIG                                                         0x45c2\n#define mmDP4_DP_CONFIG                                                         0x48c2\n#define mmDP5_DP_CONFIG                                                         0x4bc2\n#define mmDP6_DP_CONFIG                                                         0x4ec2\n#define mmDP_VID_STREAM_CNTL                                                    0x1cc3\n#define mmDP0_DP_VID_STREAM_CNTL                                                0x1cc3\n#define mmDP1_DP_VID_STREAM_CNTL                                                0x1fc3\n#define mmDP2_DP_VID_STREAM_CNTL                                                0x42c3\n#define mmDP3_DP_VID_STREAM_CNTL                                                0x45c3\n#define mmDP4_DP_VID_STREAM_CNTL                                                0x48c3\n#define mmDP5_DP_VID_STREAM_CNTL                                                0x4bc3\n#define mmDP6_DP_VID_STREAM_CNTL                                                0x4ec3\n#define mmDP_STEER_FIFO                                                         0x1cc4\n#define mmDP0_DP_STEER_FIFO                                                     0x1cc4\n#define mmDP1_DP_STEER_FIFO                                                     0x1fc4\n#define mmDP2_DP_STEER_FIFO                                                     0x42c4\n#define mmDP3_DP_STEER_FIFO                                                     0x45c4\n#define mmDP4_DP_STEER_FIFO                                                     0x48c4\n#define mmDP5_DP_STEER_FIFO                                                     0x4bc4\n#define mmDP6_DP_STEER_FIFO                                                     0x4ec4\n#define mmDP_MSA_MISC                                                           0x1cc5\n#define mmDP0_DP_MSA_MISC                                                       0x1cc5\n#define mmDP1_DP_MSA_MISC                                                       0x1fc5\n#define mmDP2_DP_MSA_MISC                                                       0x42c5\n#define mmDP3_DP_MSA_MISC                                                       0x45c5\n#define mmDP4_DP_MSA_MISC                                                       0x48c5\n#define mmDP5_DP_MSA_MISC                                                       0x4bc5\n#define mmDP6_DP_MSA_MISC                                                       0x4ec5\n#define mmDP_VID_TIMING                                                         0x1cc9\n#define mmDP0_DP_VID_TIMING                                                     0x1cc9\n#define mmDP1_DP_VID_TIMING                                                     0x1fc9\n#define mmDP2_DP_VID_TIMING                                                     0x42c9\n#define mmDP3_DP_VID_TIMING                                                     0x45c9\n#define mmDP4_DP_VID_TIMING                                                     0x48c9\n#define mmDP5_DP_VID_TIMING                                                     0x4bc9\n#define mmDP6_DP_VID_TIMING                                                     0x4ec9\n#define mmDP_VID_N                                                              0x1cca\n#define mmDP0_DP_VID_N                                                          0x1cca\n#define mmDP1_DP_VID_N                                                          0x1fca\n#define mmDP2_DP_VID_N                                                          0x42ca\n#define mmDP3_DP_VID_N                                                          0x45ca\n#define mmDP4_DP_VID_N                                                          0x48ca\n#define mmDP5_DP_VID_N                                                          0x4bca\n#define mmDP6_DP_VID_N                                                          0x4eca\n#define mmDP_VID_M                                                              0x1ccb\n#define mmDP0_DP_VID_M                                                          0x1ccb\n#define mmDP1_DP_VID_M                                                          0x1fcb\n#define mmDP2_DP_VID_M                                                          0x42cb\n#define mmDP3_DP_VID_M                                                          0x45cb\n#define mmDP4_DP_VID_M                                                          0x48cb\n#define mmDP5_DP_VID_M                                                          0x4bcb\n#define mmDP6_DP_VID_M                                                          0x4ecb\n#define mmDP_LINK_FRAMING_CNTL                                                  0x1ccc\n#define mmDP0_DP_LINK_FRAMING_CNTL                                              0x1ccc\n#define mmDP1_DP_LINK_FRAMING_CNTL                                              0x1fcc\n#define mmDP2_DP_LINK_FRAMING_CNTL                                              0x42cc\n#define mmDP3_DP_LINK_FRAMING_CNTL                                              0x45cc\n#define mmDP4_DP_LINK_FRAMING_CNTL                                              0x48cc\n#define mmDP5_DP_LINK_FRAMING_CNTL                                              0x4bcc\n#define mmDP6_DP_LINK_FRAMING_CNTL                                              0x4ecc\n#define mmDP_HBR2_EYE_PATTERN                                                   0x1cc8\n#define mmDP0_DP_HBR2_EYE_PATTERN                                               0x1cc8\n#define mmDP1_DP_HBR2_EYE_PATTERN                                               0x1fc8\n#define mmDP2_DP_HBR2_EYE_PATTERN                                               0x42c8\n#define mmDP3_DP_HBR2_EYE_PATTERN                                               0x45c8\n#define mmDP4_DP_HBR2_EYE_PATTERN                                               0x48c8\n#define mmDP5_DP_HBR2_EYE_PATTERN                                               0x4bc8\n#define mmDP6_DP_HBR2_EYE_PATTERN                                               0x4ec8\n#define mmDP_VID_MSA_VBID                                                       0x1ccd\n#define mmDP0_DP_VID_MSA_VBID                                                   0x1ccd\n#define mmDP1_DP_VID_MSA_VBID                                                   0x1fcd\n#define mmDP2_DP_VID_MSA_VBID                                                   0x42cd\n#define mmDP3_DP_VID_MSA_VBID                                                   0x45cd\n#define mmDP4_DP_VID_MSA_VBID                                                   0x48cd\n#define mmDP5_DP_VID_MSA_VBID                                                   0x4bcd\n#define mmDP6_DP_VID_MSA_VBID                                                   0x4ecd\n#define mmDP_VID_INTERRUPT_CNTL                                                 0x1ccf\n#define mmDP0_DP_VID_INTERRUPT_CNTL                                             0x1ccf\n#define mmDP1_DP_VID_INTERRUPT_CNTL                                             0x1fcf\n#define mmDP2_DP_VID_INTERRUPT_CNTL                                             0x42cf\n#define mmDP3_DP_VID_INTERRUPT_CNTL                                             0x45cf\n#define mmDP4_DP_VID_INTERRUPT_CNTL                                             0x48cf\n#define mmDP5_DP_VID_INTERRUPT_CNTL                                             0x4bcf\n#define mmDP6_DP_VID_INTERRUPT_CNTL                                             0x4ecf\n#define mmDP_DPHY_CNTL                                                          0x1cd0\n#define mmDP0_DP_DPHY_CNTL                                                      0x1cd0\n#define mmDP1_DP_DPHY_CNTL                                                      0x1fd0\n#define mmDP2_DP_DPHY_CNTL                                                      0x42d0\n#define mmDP3_DP_DPHY_CNTL                                                      0x45d0\n#define mmDP4_DP_DPHY_CNTL                                                      0x48d0\n#define mmDP5_DP_DPHY_CNTL                                                      0x4bd0\n#define mmDP6_DP_DPHY_CNTL                                                      0x4ed0\n#define mmDP_DPHY_TRAINING_PATTERN_SEL                                          0x1cd1\n#define mmDP0_DP_DPHY_TRAINING_PATTERN_SEL                                      0x1cd1\n#define mmDP1_DP_DPHY_TRAINING_PATTERN_SEL                                      0x1fd1\n#define mmDP2_DP_DPHY_TRAINING_PATTERN_SEL                                      0x42d1\n#define mmDP3_DP_DPHY_TRAINING_PATTERN_SEL                                      0x45d1\n#define mmDP4_DP_DPHY_TRAINING_PATTERN_SEL                                      0x48d1\n#define mmDP5_DP_DPHY_TRAINING_PATTERN_SEL                                      0x4bd1\n#define mmDP6_DP_DPHY_TRAINING_PATTERN_SEL                                      0x4ed1\n#define mmDP_DPHY_SYM0                                                          0x1cd2\n#define mmDP0_DP_DPHY_SYM0                                                      0x1cd2\n#define mmDP1_DP_DPHY_SYM0                                                      0x1fd2\n#define mmDP2_DP_DPHY_SYM0                                                      0x42d2\n#define mmDP3_DP_DPHY_SYM0                                                      0x45d2\n#define mmDP4_DP_DPHY_SYM0                                                      0x48d2\n#define mmDP5_DP_DPHY_SYM0                                                      0x4bd2\n#define mmDP6_DP_DPHY_SYM0                                                      0x4ed2\n#define mmDP_DPHY_SYM1                                                          0x1ce0\n#define mmDP0_DP_DPHY_SYM1                                                      0x1ce0\n#define mmDP1_DP_DPHY_SYM1                                                      0x1fe0\n#define mmDP2_DP_DPHY_SYM1                                                      0x42e0\n#define mmDP3_DP_DPHY_SYM1                                                      0x45e0\n#define mmDP4_DP_DPHY_SYM1                                                      0x48e0\n#define mmDP5_DP_DPHY_SYM1                                                      0x4be0\n#define mmDP6_DP_DPHY_SYM1                                                      0x4ee0\n#define mmDP_DPHY_SYM2                                                          0x1cdf\n#define mmDP0_DP_DPHY_SYM2                                                      0x1cdf\n#define mmDP1_DP_DPHY_SYM2                                                      0x1fdf\n#define mmDP2_DP_DPHY_SYM2                                                      0x42df\n#define mmDP3_DP_DPHY_SYM2                                                      0x45df\n#define mmDP4_DP_DPHY_SYM2                                                      0x48df\n#define mmDP5_DP_DPHY_SYM2                                                      0x4bdf\n#define mmDP6_DP_DPHY_SYM2                                                      0x4edf\n#define mmDP_DPHY_8B10B_CNTL                                                    0x1cd3\n#define mmDP0_DP_DPHY_8B10B_CNTL                                                0x1cd3\n#define mmDP1_DP_DPHY_8B10B_CNTL                                                0x1fd3\n#define mmDP2_DP_DPHY_8B10B_CNTL                                                0x42d3\n#define mmDP3_DP_DPHY_8B10B_CNTL                                                0x45d3\n#define mmDP4_DP_DPHY_8B10B_CNTL                                                0x48d3\n#define mmDP5_DP_DPHY_8B10B_CNTL                                                0x4bd3\n#define mmDP6_DP_DPHY_8B10B_CNTL                                                0x4ed3\n#define mmDP_DPHY_PRBS_CNTL                                                     0x1cd4\n#define mmDP0_DP_DPHY_PRBS_CNTL                                                 0x1cd4\n#define mmDP1_DP_DPHY_PRBS_CNTL                                                 0x1fd4\n#define mmDP2_DP_DPHY_PRBS_CNTL                                                 0x42d4\n#define mmDP3_DP_DPHY_PRBS_CNTL                                                 0x45d4\n#define mmDP4_DP_DPHY_PRBS_CNTL                                                 0x48d4\n#define mmDP5_DP_DPHY_PRBS_CNTL                                                 0x4bd4\n#define mmDP6_DP_DPHY_PRBS_CNTL                                                 0x4ed4\n#define mmDP_DPHY_SCRAM_CNTL                                                    0x1cd5\n#define mmDP0_DP_DPHY_SCRAM_CNTL                                                0x1cd5\n#define mmDP1_DP_DPHY_SCRAM_CNTL                                                0x1fd5\n#define mmDP2_DP_DPHY_SCRAM_CNTL                                                0x42d5\n#define mmDP3_DP_DPHY_SCRAM_CNTL                                                0x45d5\n#define mmDP4_DP_DPHY_SCRAM_CNTL                                                0x48d5\n#define mmDP5_DP_DPHY_SCRAM_CNTL                                                0x4bd5\n#define mmDP6_DP_DPHY_SCRAM_CNTL                                                0x4ed5\n#define mmDP_DPHY_CRC_EN                                                        0x1cd6\n#define mmDP0_DP_DPHY_CRC_EN                                                    0x1cd6\n#define mmDP1_DP_DPHY_CRC_EN                                                    0x1fd6\n#define mmDP2_DP_DPHY_CRC_EN                                                    0x42d6\n#define mmDP3_DP_DPHY_CRC_EN                                                    0x45d6\n#define mmDP4_DP_DPHY_CRC_EN                                                    0x48d6\n#define mmDP5_DP_DPHY_CRC_EN                                                    0x4bd6\n#define mmDP6_DP_DPHY_CRC_EN                                                    0x4ed6\n#define mmDP_DPHY_CRC_CNTL                                                      0x1cd7\n#define mmDP0_DP_DPHY_CRC_CNTL                                                  0x1cd7\n#define mmDP1_DP_DPHY_CRC_CNTL                                                  0x1fd7\n#define mmDP2_DP_DPHY_CRC_CNTL                                                  0x42d7\n#define mmDP3_DP_DPHY_CRC_CNTL                                                  0x45d7\n#define mmDP4_DP_DPHY_CRC_CNTL                                                  0x48d7\n#define mmDP5_DP_DPHY_CRC_CNTL                                                  0x4bd7\n#define mmDP6_DP_DPHY_CRC_CNTL                                                  0x4ed7\n#define mmDP_DPHY_CRC_RESULT                                                    0x1cd8\n#define mmDP0_DP_DPHY_CRC_RESULT                                                0x1cd8\n#define mmDP1_DP_DPHY_CRC_RESULT                                                0x1fd8\n#define mmDP2_DP_DPHY_CRC_RESULT                                                0x42d8\n#define mmDP3_DP_DPHY_CRC_RESULT                                                0x45d8\n#define mmDP4_DP_DPHY_CRC_RESULT                                                0x48d8\n#define mmDP5_DP_DPHY_CRC_RESULT                                                0x4bd8\n#define mmDP6_DP_DPHY_CRC_RESULT                                                0x4ed8\n#define mmDP_DPHY_CRC_MST_CNTL                                                  0x1cc6\n#define mmDP0_DP_DPHY_CRC_MST_CNTL                                              0x1cc6\n#define mmDP1_DP_DPHY_CRC_MST_CNTL                                              0x1fc6\n#define mmDP2_DP_DPHY_CRC_MST_CNTL                                              0x42c6\n#define mmDP3_DP_DPHY_CRC_MST_CNTL                                              0x45c6\n#define mmDP4_DP_DPHY_CRC_MST_CNTL                                              0x48c6\n#define mmDP5_DP_DPHY_CRC_MST_CNTL                                              0x4bc6\n#define mmDP6_DP_DPHY_CRC_MST_CNTL                                              0x4ec6\n#define mmDP_DPHY_CRC_MST_STATUS                                                0x1cc7\n#define mmDP0_DP_DPHY_CRC_MST_STATUS                                            0x1cc7\n#define mmDP1_DP_DPHY_CRC_MST_STATUS                                            0x1fc7\n#define mmDP2_DP_DPHY_CRC_MST_STATUS                                            0x42c7\n#define mmDP3_DP_DPHY_CRC_MST_STATUS                                            0x45c7\n#define mmDP4_DP_DPHY_CRC_MST_STATUS                                            0x48c7\n#define mmDP5_DP_DPHY_CRC_MST_STATUS                                            0x4bc7\n#define mmDP6_DP_DPHY_CRC_MST_STATUS                                            0x4ec7\n#define mmDP_DPHY_FAST_TRAINING                                                 0x1cce\n#define mmDP0_DP_DPHY_FAST_TRAINING                                             0x1cce\n#define mmDP1_DP_DPHY_FAST_TRAINING                                             0x1fce\n#define mmDP2_DP_DPHY_FAST_TRAINING                                             0x42ce\n#define mmDP3_DP_DPHY_FAST_TRAINING                                             0x45ce\n#define mmDP4_DP_DPHY_FAST_TRAINING                                             0x48ce\n#define mmDP5_DP_DPHY_FAST_TRAINING                                             0x4bce\n#define mmDP6_DP_DPHY_FAST_TRAINING                                             0x4ece\n#define mmDP_DPHY_FAST_TRAINING_STATUS                                          0x1ce9\n#define mmDP0_DP_DPHY_FAST_TRAINING_STATUS                                      0x1ce9\n#define mmDP1_DP_DPHY_FAST_TRAINING_STATUS                                      0x1fe9\n#define mmDP2_DP_DPHY_FAST_TRAINING_STATUS                                      0x42e9\n#define mmDP3_DP_DPHY_FAST_TRAINING_STATUS                                      0x45e9\n#define mmDP4_DP_DPHY_FAST_TRAINING_STATUS                                      0x48e9\n#define mmDP5_DP_DPHY_FAST_TRAINING_STATUS                                      0x4be9\n#define mmDP6_DP_DPHY_FAST_TRAINING_STATUS                                      0x4ee9\n#define mmDP_MSA_V_TIMING_OVERRIDE1                                             0x1cea\n#define mmDP0_DP_MSA_V_TIMING_OVERRIDE1                                         0x1cea\n#define mmDP1_DP_MSA_V_TIMING_OVERRIDE1                                         0x1fea\n#define mmDP2_DP_MSA_V_TIMING_OVERRIDE1                                         0x42ea\n#define mmDP3_DP_MSA_V_TIMING_OVERRIDE1                                         0x45ea\n#define mmDP4_DP_MSA_V_TIMING_OVERRIDE1                                         0x48ea\n#define mmDP5_DP_MSA_V_TIMING_OVERRIDE1                                         0x4bea\n#define mmDP6_DP_MSA_V_TIMING_OVERRIDE1                                         0x4eea\n#define mmDP_MSA_V_TIMING_OVERRIDE2                                             0x1ceb\n#define mmDP0_DP_MSA_V_TIMING_OVERRIDE2                                         0x1ceb\n#define mmDP1_DP_MSA_V_TIMING_OVERRIDE2                                         0x1feb\n#define mmDP2_DP_MSA_V_TIMING_OVERRIDE2                                         0x42eb\n#define mmDP3_DP_MSA_V_TIMING_OVERRIDE2                                         0x45eb\n#define mmDP4_DP_MSA_V_TIMING_OVERRIDE2                                         0x48eb\n#define mmDP5_DP_MSA_V_TIMING_OVERRIDE2                                         0x4beb\n#define mmDP6_DP_MSA_V_TIMING_OVERRIDE2                                         0x4eeb\n#define mmDP_SEC_CNTL                                                           0x1ca0\n#define mmDP0_DP_SEC_CNTL                                                       0x1ca0\n#define mmDP1_DP_SEC_CNTL                                                       0x1fa0\n#define mmDP2_DP_SEC_CNTL                                                       0x42a0\n#define mmDP3_DP_SEC_CNTL                                                       0x45a0\n#define mmDP4_DP_SEC_CNTL                                                       0x48a0\n#define mmDP5_DP_SEC_CNTL                                                       0x4ba0\n#define mmDP6_DP_SEC_CNTL                                                       0x4ea0\n#define mmDP_SEC_CNTL1                                                          0x1cab\n#define mmDP0_DP_SEC_CNTL1                                                      0x1cab\n#define mmDP1_DP_SEC_CNTL1                                                      0x1fab\n#define mmDP2_DP_SEC_CNTL1                                                      0x42ab\n#define mmDP3_DP_SEC_CNTL1                                                      0x45ab\n#define mmDP4_DP_SEC_CNTL1                                                      0x48ab\n#define mmDP5_DP_SEC_CNTL1                                                      0x4bab\n#define mmDP6_DP_SEC_CNTL1                                                      0x4eab\n#define mmDP_SEC_FRAMING1                                                       0x1ca1\n#define mmDP0_DP_SEC_FRAMING1                                                   0x1ca1\n#define mmDP1_DP_SEC_FRAMING1                                                   0x1fa1\n#define mmDP2_DP_SEC_FRAMING1                                                   0x42a1\n#define mmDP3_DP_SEC_FRAMING1                                                   0x45a1\n#define mmDP4_DP_SEC_FRAMING1                                                   0x48a1\n#define mmDP5_DP_SEC_FRAMING1                                                   0x4ba1\n#define mmDP6_DP_SEC_FRAMING1                                                   0x4ea1\n#define mmDP_SEC_FRAMING2                                                       0x1ca2\n#define mmDP0_DP_SEC_FRAMING2                                                   0x1ca2\n#define mmDP1_DP_SEC_FRAMING2                                                   0x1fa2\n#define mmDP2_DP_SEC_FRAMING2                                                   0x42a2\n#define mmDP3_DP_SEC_FRAMING2                                                   0x45a2\n#define mmDP4_DP_SEC_FRAMING2                                                   0x48a2\n#define mmDP5_DP_SEC_FRAMING2                                                   0x4ba2\n#define mmDP6_DP_SEC_FRAMING2                                                   0x4ea2\n#define mmDP_SEC_FRAMING3                                                       0x1ca3\n#define mmDP0_DP_SEC_FRAMING3                                                   0x1ca3\n#define mmDP1_DP_SEC_FRAMING3                                                   0x1fa3\n#define mmDP2_DP_SEC_FRAMING3                                                   0x42a3\n#define mmDP3_DP_SEC_FRAMING3                                                   0x45a3\n#define mmDP4_DP_SEC_FRAMING3                                                   0x48a3\n#define mmDP5_DP_SEC_FRAMING3                                                   0x4ba3\n#define mmDP6_DP_SEC_FRAMING3                                                   0x4ea3\n#define mmDP_SEC_FRAMING4                                                       0x1ca4\n#define mmDP0_DP_SEC_FRAMING4                                                   0x1ca4\n#define mmDP1_DP_SEC_FRAMING4                                                   0x1fa4\n#define mmDP2_DP_SEC_FRAMING4                                                   0x42a4\n#define mmDP3_DP_SEC_FRAMING4                                                   0x45a4\n#define mmDP4_DP_SEC_FRAMING4                                                   0x48a4\n#define mmDP5_DP_SEC_FRAMING4                                                   0x4ba4\n#define mmDP6_DP_SEC_FRAMING4                                                   0x4ea4\n#define mmDP_SEC_AUD_N                                                          0x1ca5\n#define mmDP0_DP_SEC_AUD_N                                                      0x1ca5\n#define mmDP1_DP_SEC_AUD_N                                                      0x1fa5\n#define mmDP2_DP_SEC_AUD_N                                                      0x42a5\n#define mmDP3_DP_SEC_AUD_N                                                      0x45a5\n#define mmDP4_DP_SEC_AUD_N                                                      0x48a5\n#define mmDP5_DP_SEC_AUD_N                                                      0x4ba5\n#define mmDP6_DP_SEC_AUD_N                                                      0x4ea5\n#define mmDP_SEC_AUD_N_READBACK                                                 0x1ca6\n#define mmDP0_DP_SEC_AUD_N_READBACK                                             0x1ca6\n#define mmDP1_DP_SEC_AUD_N_READBACK                                             0x1fa6\n#define mmDP2_DP_SEC_AUD_N_READBACK                                             0x42a6\n#define mmDP3_DP_SEC_AUD_N_READBACK                                             0x45a6\n#define mmDP4_DP_SEC_AUD_N_READBACK                                             0x48a6\n#define mmDP5_DP_SEC_AUD_N_READBACK                                             0x4ba6\n#define mmDP6_DP_SEC_AUD_N_READBACK                                             0x4ea6\n#define mmDP_SEC_AUD_M                                                          0x1ca7\n#define mmDP0_DP_SEC_AUD_M                                                      0x1ca7\n#define mmDP1_DP_SEC_AUD_M                                                      0x1fa7\n#define mmDP2_DP_SEC_AUD_M                                                      0x42a7\n#define mmDP3_DP_SEC_AUD_M                                                      0x45a7\n#define mmDP4_DP_SEC_AUD_M                                                      0x48a7\n#define mmDP5_DP_SEC_AUD_M                                                      0x4ba7\n#define mmDP6_DP_SEC_AUD_M                                                      0x4ea7\n#define mmDP_SEC_AUD_M_READBACK                                                 0x1ca8\n#define mmDP0_DP_SEC_AUD_M_READBACK                                             0x1ca8\n#define mmDP1_DP_SEC_AUD_M_READBACK                                             0x1fa8\n#define mmDP2_DP_SEC_AUD_M_READBACK                                             0x42a8\n#define mmDP3_DP_SEC_AUD_M_READBACK                                             0x45a8\n#define mmDP4_DP_SEC_AUD_M_READBACK                                             0x48a8\n#define mmDP5_DP_SEC_AUD_M_READBACK                                             0x4ba8\n#define mmDP6_DP_SEC_AUD_M_READBACK                                             0x4ea8\n#define mmDP_SEC_TIMESTAMP                                                      0x1ca9\n#define mmDP0_DP_SEC_TIMESTAMP                                                  0x1ca9\n#define mmDP1_DP_SEC_TIMESTAMP                                                  0x1fa9\n#define mmDP2_DP_SEC_TIMESTAMP                                                  0x42a9\n#define mmDP3_DP_SEC_TIMESTAMP                                                  0x45a9\n#define mmDP4_DP_SEC_TIMESTAMP                                                  0x48a9\n#define mmDP5_DP_SEC_TIMESTAMP                                                  0x4ba9\n#define mmDP6_DP_SEC_TIMESTAMP                                                  0x4ea9\n#define mmDP_SEC_PACKET_CNTL                                                    0x1caa\n#define mmDP0_DP_SEC_PACKET_CNTL                                                0x1caa\n#define mmDP1_DP_SEC_PACKET_CNTL                                                0x1faa\n#define mmDP2_DP_SEC_PACKET_CNTL                                                0x42aa\n#define mmDP3_DP_SEC_PACKET_CNTL                                                0x45aa\n#define mmDP4_DP_SEC_PACKET_CNTL                                                0x48aa\n#define mmDP5_DP_SEC_PACKET_CNTL                                                0x4baa\n#define mmDP6_DP_SEC_PACKET_CNTL                                                0x4eaa\n#define mmDP_MSE_RATE_CNTL                                                      0x1ce1\n#define mmDP0_DP_MSE_RATE_CNTL                                                  0x1ce1\n#define mmDP1_DP_MSE_RATE_CNTL                                                  0x1fe1\n#define mmDP2_DP_MSE_RATE_CNTL                                                  0x42e1\n#define mmDP3_DP_MSE_RATE_CNTL                                                  0x45e1\n#define mmDP4_DP_MSE_RATE_CNTL                                                  0x48e1\n#define mmDP5_DP_MSE_RATE_CNTL                                                  0x4be1\n#define mmDP6_DP_MSE_RATE_CNTL                                                  0x4ee1\n#define mmDP_MSE_RATE_UPDATE                                                    0x1ce3\n#define mmDP0_DP_MSE_RATE_UPDATE                                                0x1ce3\n#define mmDP1_DP_MSE_RATE_UPDATE                                                0x1fe3\n#define mmDP2_DP_MSE_RATE_UPDATE                                                0x42e3\n#define mmDP3_DP_MSE_RATE_UPDATE                                                0x45e3\n#define mmDP4_DP_MSE_RATE_UPDATE                                                0x48e3\n#define mmDP5_DP_MSE_RATE_UPDATE                                                0x4be3\n#define mmDP6_DP_MSE_RATE_UPDATE                                                0x4ee3\n#define mmDP_MSE_SAT0                                                           0x1ce4\n#define mmDP0_DP_MSE_SAT0                                                       0x1ce4\n#define mmDP1_DP_MSE_SAT0                                                       0x1fe4\n#define mmDP2_DP_MSE_SAT0                                                       0x42e4\n#define mmDP3_DP_MSE_SAT0                                                       0x45e4\n#define mmDP4_DP_MSE_SAT0                                                       0x48e4\n#define mmDP5_DP_MSE_SAT0                                                       0x4be4\n#define mmDP6_DP_MSE_SAT0                                                       0x4ee4\n#define mmDP_MSE_SAT1                                                           0x1ce5\n#define mmDP0_DP_MSE_SAT1                                                       0x1ce5\n#define mmDP1_DP_MSE_SAT1                                                       0x1fe5\n#define mmDP2_DP_MSE_SAT1                                                       0x42e5\n#define mmDP3_DP_MSE_SAT1                                                       0x45e5\n#define mmDP4_DP_MSE_SAT1                                                       0x48e5\n#define mmDP5_DP_MSE_SAT1                                                       0x4be5\n#define mmDP6_DP_MSE_SAT1                                                       0x4ee5\n#define mmDP_MSE_SAT2                                                           0x1ce6\n#define mmDP0_DP_MSE_SAT2                                                       0x1ce6\n#define mmDP1_DP_MSE_SAT2                                                       0x1fe6\n#define mmDP2_DP_MSE_SAT2                                                       0x42e6\n#define mmDP3_DP_MSE_SAT2                                                       0x45e6\n#define mmDP4_DP_MSE_SAT2                                                       0x48e6\n#define mmDP5_DP_MSE_SAT2                                                       0x4be6\n#define mmDP6_DP_MSE_SAT2                                                       0x4ee6\n#define mmDP_MSE_SAT_UPDATE                                                     0x1ce7\n#define mmDP0_DP_MSE_SAT_UPDATE                                                 0x1ce7\n#define mmDP1_DP_MSE_SAT_UPDATE                                                 0x1fe7\n#define mmDP2_DP_MSE_SAT_UPDATE                                                 0x42e7\n#define mmDP3_DP_MSE_SAT_UPDATE                                                 0x45e7\n#define mmDP4_DP_MSE_SAT_UPDATE                                                 0x48e7\n#define mmDP5_DP_MSE_SAT_UPDATE                                                 0x4be7\n#define mmDP6_DP_MSE_SAT_UPDATE                                                 0x4ee7\n#define mmDP_MSE_LINK_TIMING                                                    0x1ce8\n#define mmDP0_DP_MSE_LINK_TIMING                                                0x1ce8\n#define mmDP1_DP_MSE_LINK_TIMING                                                0x1fe8\n#define mmDP2_DP_MSE_LINK_TIMING                                                0x42e8\n#define mmDP3_DP_MSE_LINK_TIMING                                                0x45e8\n#define mmDP4_DP_MSE_LINK_TIMING                                                0x48e8\n#define mmDP5_DP_MSE_LINK_TIMING                                                0x4be8\n#define mmDP6_DP_MSE_LINK_TIMING                                                0x4ee8\n#define mmDP_MSE_MISC_CNTL                                                      0x1cdb\n#define mmDP0_DP_MSE_MISC_CNTL                                                  0x1cdb\n#define mmDP1_DP_MSE_MISC_CNTL                                                  0x1fdb\n#define mmDP2_DP_MSE_MISC_CNTL                                                  0x42db\n#define mmDP3_DP_MSE_MISC_CNTL                                                  0x45db\n#define mmDP4_DP_MSE_MISC_CNTL                                                  0x48db\n#define mmDP5_DP_MSE_MISC_CNTL                                                  0x4bdb\n#define mmDP6_DP_MSE_MISC_CNTL                                                  0x4edb\n#define mmDP_TEST_DEBUG_INDEX                                                   0x1cfc\n#define mmDP0_DP_TEST_DEBUG_INDEX                                               0x1cfc\n#define mmDP1_DP_TEST_DEBUG_INDEX                                               0x1ffc\n#define mmDP2_DP_TEST_DEBUG_INDEX                                               0x42fc\n#define mmDP3_DP_TEST_DEBUG_INDEX                                               0x45fc\n#define mmDP4_DP_TEST_DEBUG_INDEX                                               0x48fc\n#define mmDP5_DP_TEST_DEBUG_INDEX                                               0x4bfc\n#define mmDP6_DP_TEST_DEBUG_INDEX                                               0x4efc\n#define mmDP_TEST_DEBUG_DATA                                                    0x1cfd\n#define mmDP0_DP_TEST_DEBUG_DATA                                                0x1cfd\n#define mmDP1_DP_TEST_DEBUG_DATA                                                0x1ffd\n#define mmDP2_DP_TEST_DEBUG_DATA                                                0x42fd\n#define mmDP3_DP_TEST_DEBUG_DATA                                                0x45fd\n#define mmDP4_DP_TEST_DEBUG_DATA                                                0x48fd\n#define mmDP5_DP_TEST_DEBUG_DATA                                                0x4bfd\n#define mmDP6_DP_TEST_DEBUG_DATA                                                0x4efd\n#define mmAUX_CONTROL                                                           0x1880\n#define mmDP_AUX0_AUX_CONTROL                                                   0x1880\n#define mmDP_AUX1_AUX_CONTROL                                                   0x1894\n#define mmDP_AUX2_AUX_CONTROL                                                   0x18a8\n#define mmDP_AUX3_AUX_CONTROL                                                   0x18c0\n#define mmDP_AUX4_AUX_CONTROL                                                   0x18d4\n#define mmDP_AUX5_AUX_CONTROL                                                   0x18e8\n#define mmAUX_SW_CONTROL                                                        0x1881\n#define mmDP_AUX0_AUX_SW_CONTROL                                                0x1881\n#define mmDP_AUX1_AUX_SW_CONTROL                                                0x1895\n#define mmDP_AUX2_AUX_SW_CONTROL                                                0x18a9\n#define mmDP_AUX3_AUX_SW_CONTROL                                                0x18c1\n#define mmDP_AUX4_AUX_SW_CONTROL                                                0x18d5\n#define mmDP_AUX5_AUX_SW_CONTROL                                                0x18e9\n#define mmAUX_ARB_CONTROL                                                       0x1882\n#define mmDP_AUX0_AUX_ARB_CONTROL                                               0x1882\n#define mmDP_AUX1_AUX_ARB_CONTROL                                               0x1896\n#define mmDP_AUX2_AUX_ARB_CONTROL                                               0x18aa\n#define mmDP_AUX3_AUX_ARB_CONTROL                                               0x18c2\n#define mmDP_AUX4_AUX_ARB_CONTROL                                               0x18d6\n#define mmDP_AUX5_AUX_ARB_CONTROL                                               0x18ea\n#define mmAUX_INTERRUPT_CONTROL                                                 0x1883\n#define mmDP_AUX0_AUX_INTERRUPT_CONTROL                                         0x1883\n#define mmDP_AUX1_AUX_INTERRUPT_CONTROL                                         0x1897\n#define mmDP_AUX2_AUX_INTERRUPT_CONTROL                                         0x18ab\n#define mmDP_AUX3_AUX_INTERRUPT_CONTROL                                         0x18c3\n#define mmDP_AUX4_AUX_INTERRUPT_CONTROL                                         0x18d7\n#define mmDP_AUX5_AUX_INTERRUPT_CONTROL                                         0x18eb\n#define mmAUX_SW_STATUS                                                         0x1884\n#define mmDP_AUX0_AUX_SW_STATUS                                                 0x1884\n#define mmDP_AUX1_AUX_SW_STATUS                                                 0x1898\n#define mmDP_AUX2_AUX_SW_STATUS                                                 0x18ac\n#define mmDP_AUX3_AUX_SW_STATUS                                                 0x18c4\n#define mmDP_AUX4_AUX_SW_STATUS                                                 0x18d8\n#define mmDP_AUX5_AUX_SW_STATUS                                                 0x18ec\n#define mmAUX_LS_STATUS                                                         0x1885\n#define mmDP_AUX0_AUX_LS_STATUS                                                 0x1885\n#define mmDP_AUX1_AUX_LS_STATUS                                                 0x1899\n#define mmDP_AUX2_AUX_LS_STATUS                                                 0x18ad\n#define mmDP_AUX3_AUX_LS_STATUS                                                 0x18c5\n#define mmDP_AUX4_AUX_LS_STATUS                                                 0x18d9\n#define mmDP_AUX5_AUX_LS_STATUS                                                 0x18ed\n#define mmAUX_SW_DATA                                                           0x1886\n#define mmDP_AUX0_AUX_SW_DATA                                                   0x1886\n#define mmDP_AUX1_AUX_SW_DATA                                                   0x189a\n#define mmDP_AUX2_AUX_SW_DATA                                                   0x18ae\n#define mmDP_AUX3_AUX_SW_DATA                                                   0x18c6\n#define mmDP_AUX4_AUX_SW_DATA                                                   0x18da\n#define mmDP_AUX5_AUX_SW_DATA                                                   0x18ee\n#define mmAUX_LS_DATA                                                           0x1887\n#define mmDP_AUX0_AUX_LS_DATA                                                   0x1887\n#define mmDP_AUX1_AUX_LS_DATA                                                   0x189b\n#define mmDP_AUX2_AUX_LS_DATA                                                   0x18af\n#define mmDP_AUX3_AUX_LS_DATA                                                   0x18c7\n#define mmDP_AUX4_AUX_LS_DATA                                                   0x18db\n#define mmDP_AUX5_AUX_LS_DATA                                                   0x18ef\n#define mmAUX_DPHY_TX_REF_CONTROL                                               0x1888\n#define mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL                                       0x1888\n#define mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL                                       0x189c\n#define mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL                                       0x18b0\n#define mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL                                       0x18c8\n#define mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL                                       0x18dc\n#define mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL                                       0x18f0\n#define mmAUX_DPHY_TX_CONTROL                                                   0x1889\n#define mmDP_AUX0_AUX_DPHY_TX_CONTROL                                           0x1889\n#define mmDP_AUX1_AUX_DPHY_TX_CONTROL                                           0x189d\n#define mmDP_AUX2_AUX_DPHY_TX_CONTROL                                           0x18b1\n#define mmDP_AUX3_AUX_DPHY_TX_CONTROL                                           0x18c9\n#define mmDP_AUX4_AUX_DPHY_TX_CONTROL                                           0x18dd\n#define mmDP_AUX5_AUX_DPHY_TX_CONTROL                                           0x18f1\n#define mmAUX_DPHY_RX_CONTROL0                                                  0x188a\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL0                                          0x188a\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL0                                          0x189e\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL0                                          0x18b2\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL0                                          0x18ca\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL0                                          0x18de\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL0                                          0x18f2\n#define mmAUX_DPHY_RX_CONTROL1                                                  0x188b\n#define mmDP_AUX0_AUX_DPHY_RX_CONTROL1                                          0x188b\n#define mmDP_AUX1_AUX_DPHY_RX_CONTROL1                                          0x189f\n#define mmDP_AUX2_AUX_DPHY_RX_CONTROL1                                          0x18b3\n#define mmDP_AUX3_AUX_DPHY_RX_CONTROL1                                          0x18cb\n#define mmDP_AUX4_AUX_DPHY_RX_CONTROL1                                          0x18df\n#define mmDP_AUX5_AUX_DPHY_RX_CONTROL1                                          0x18f3\n#define mmAUX_DPHY_TX_STATUS                                                    0x188c\n#define mmDP_AUX0_AUX_DPHY_TX_STATUS                                            0x188c\n#define mmDP_AUX1_AUX_DPHY_TX_STATUS                                            0x18a0\n#define mmDP_AUX2_AUX_DPHY_TX_STATUS                                            0x18b4\n#define mmDP_AUX3_AUX_DPHY_TX_STATUS                                            0x18cc\n#define mmDP_AUX4_AUX_DPHY_TX_STATUS                                            0x18e0\n#define mmDP_AUX5_AUX_DPHY_TX_STATUS                                            0x18f4\n#define mmAUX_DPHY_RX_STATUS                                                    0x188d\n#define mmDP_AUX0_AUX_DPHY_RX_STATUS                                            0x188d\n#define mmDP_AUX1_AUX_DPHY_RX_STATUS                                            0x18a1\n#define mmDP_AUX2_AUX_DPHY_RX_STATUS                                            0x18b5\n#define mmDP_AUX3_AUX_DPHY_RX_STATUS                                            0x18cd\n#define mmDP_AUX4_AUX_DPHY_RX_STATUS                                            0x18e1\n#define mmDP_AUX5_AUX_DPHY_RX_STATUS                                            0x18f5\n#define mmAUX_GTC_SYNC_CONTROL                                                  0x188e\n#define mmDP_AUX0_AUX_GTC_SYNC_CONTROL                                          0x188e\n#define mmDP_AUX1_AUX_GTC_SYNC_CONTROL                                          0x18a2\n#define mmDP_AUX2_AUX_GTC_SYNC_CONTROL                                          0x18b6\n#define mmDP_AUX3_AUX_GTC_SYNC_CONTROL                                          0x18ce\n#define mmDP_AUX4_AUX_GTC_SYNC_CONTROL                                          0x18e2\n#define mmDP_AUX5_AUX_GTC_SYNC_CONTROL                                          0x18f6\n#define mmAUX_GTC_SYNC_ERROR_CONTROL                                            0x188f\n#define mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL                                    0x188f\n#define mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL                                    0x18a3\n#define mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL                                    0x18b7\n#define mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL                                    0x18cf\n#define mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL                                    0x18e3\n#define mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL                                    0x18f7\n#define mmAUX_GTC_SYNC_CONTROLLER_STATUS                                        0x1890\n#define mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS                                0x1890\n#define mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS                                0x18a4\n#define mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS                                0x18b8\n#define mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS                                0x18d0\n#define mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS                                0x18e4\n#define mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS                                0x18f8\n#define mmAUX_GTC_SYNC_STATUS                                                   0x1891\n#define mmDP_AUX0_AUX_GTC_SYNC_STATUS                                           0x1891\n#define mmDP_AUX1_AUX_GTC_SYNC_STATUS                                           0x18a5\n#define mmDP_AUX2_AUX_GTC_SYNC_STATUS                                           0x18b9\n#define mmDP_AUX3_AUX_GTC_SYNC_STATUS                                           0x18d1\n#define mmDP_AUX4_AUX_GTC_SYNC_STATUS                                           0x18e5\n#define mmDP_AUX5_AUX_GTC_SYNC_STATUS                                           0x18f9\n#define mmAUX_GTC_SYNC_DATA                                                     0x1892\n#define mmDP_AUX0_AUX_GTC_SYNC_DATA                                             0x1892\n#define mmDP_AUX1_AUX_GTC_SYNC_DATA                                             0x18a6\n#define mmDP_AUX2_AUX_GTC_SYNC_DATA                                             0x18ba\n#define mmDP_AUX3_AUX_GTC_SYNC_DATA                                             0x18d2\n#define mmDP_AUX4_AUX_GTC_SYNC_DATA                                             0x18e6\n#define mmDP_AUX5_AUX_GTC_SYNC_DATA                                             0x18fa\n#define mmAUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE                                    0x1893\n#define mmDP_AUX0_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE                            0x1893\n#define mmDP_AUX1_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE                            0x18a7\n#define mmDP_AUX2_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE                            0x18bb\n#define mmDP_AUX3_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE                            0x18d3\n#define mmDP_AUX4_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE                            0x18e7\n#define mmDP_AUX5_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE                            0x18fb\n#define mmDVO_ENABLE                                                            0x1858\n#define mmDVO_SOURCE_SELECT                                                     0x1859\n#define mmDVO_OUTPUT                                                            0x185a\n#define mmDVO_CONTROL                                                           0x185b\n#define mmDVO_CRC_EN                                                            0x185c\n#define mmDVO_CRC2_SIG_MASK                                                     0x185d\n#define mmDVO_CRC2_SIG_RESULT                                                   0x185e\n#define mmDVO_FIFO_ERROR_STATUS                                                 0x185f\n#define mmFBC_CNTL                                                              0x16d0\n#define mmFBC_IDLE_MASK                                                         0x16d1\n#define mmFBC_IDLE_FORCE_CLEAR_MASK                                             0x16d2\n#define mmFBC_START_STOP_DELAY                                                  0x16d3\n#define mmFBC_COMP_CNTL                                                         0x16d4\n#define mmFBC_COMP_MODE                                                         0x16d5\n#define mmFBC_DEBUG0                                                            0x16d6\n#define mmFBC_DEBUG1                                                            0x16d7\n#define mmFBC_DEBUG2                                                            0x16d8\n#define mmFBC_IND_LUT0                                                          0x16d9\n#define mmFBC_IND_LUT1                                                          0x16da\n#define mmFBC_IND_LUT2                                                          0x16db\n#define mmFBC_IND_LUT3                                                          0x16dc\n#define mmFBC_IND_LUT4                                                          0x16dd\n#define mmFBC_IND_LUT5                                                          0x16de\n#define mmFBC_IND_LUT6                                                          0x16df\n#define mmFBC_IND_LUT7                                                          0x16e0\n#define mmFBC_IND_LUT8                                                          0x16e1\n#define mmFBC_IND_LUT9                                                          0x16e2\n#define mmFBC_IND_LUT10                                                         0x16e3\n#define mmFBC_IND_LUT11                                                         0x16e4\n#define mmFBC_IND_LUT12                                                         0x16e5\n#define mmFBC_IND_LUT13                                                         0x16e6\n#define mmFBC_IND_LUT14                                                         0x16e7\n#define mmFBC_IND_LUT15                                                         0x16e8\n#define mmFBC_CSM_REGION_OFFSET_01                                              0x16e9\n#define mmFBC_CSM_REGION_OFFSET_23                                              0x16ea\n#define mmFBC_CLIENT_REGION_MASK                                                0x16eb\n#define mmFBC_DEBUG_COMP                                                        0x16ec\n#define mmFBC_DEBUG_CSR                                                         0x16ed\n#define mmFBC_DEBUG_CSR_RDATA                                                   0x16ee\n#define mmFBC_DEBUG_CSR_WDATA                                                   0x16ef\n#define mmFBC_DEBUG_CSR_RDATA_HI                                                0x16f6\n#define mmFBC_DEBUG_CSR_WDATA_HI                                                0x16f7\n#define mmFBC_MISC                                                              0x16f0\n#define mmFBC_STATUS                                                            0x16f1\n#define mmFBC_TEST_DEBUG_INDEX                                                  0x16f4\n#define mmFBC_TEST_DEBUG_DATA                                                   0x16f5\n#define mmFMT_CLAMP_COMPONENT_R                                                 0x1be8\n#define mmFMT0_FMT_CLAMP_COMPONENT_R                                            0x1be8\n#define mmFMT1_FMT_CLAMP_COMPONENT_R                                            0x1ee8\n#define mmFMT2_FMT_CLAMP_COMPONENT_R                                            0x41e8\n#define mmFMT3_FMT_CLAMP_COMPONENT_R                                            0x44e8\n#define mmFMT4_FMT_CLAMP_COMPONENT_R                                            0x47e8\n#define mmFMT5_FMT_CLAMP_COMPONENT_R                                            0x4ae8\n#define mmFMT_CLAMP_COMPONENT_G                                                 0x1be9\n#define mmFMT0_FMT_CLAMP_COMPONENT_G                                            0x1be9\n#define mmFMT1_FMT_CLAMP_COMPONENT_G                                            0x1ee9\n#define mmFMT2_FMT_CLAMP_COMPONENT_G                                            0x41e9\n#define mmFMT3_FMT_CLAMP_COMPONENT_G                                            0x44e9\n#define mmFMT4_FMT_CLAMP_COMPONENT_G                                            0x47e9\n#define mmFMT5_FMT_CLAMP_COMPONENT_G                                            0x4ae9\n#define mmFMT_CLAMP_COMPONENT_B                                                 0x1bea\n#define mmFMT0_FMT_CLAMP_COMPONENT_B                                            0x1bea\n#define mmFMT1_FMT_CLAMP_COMPONENT_B                                            0x1eea\n#define mmFMT2_FMT_CLAMP_COMPONENT_B                                            0x41ea\n#define mmFMT3_FMT_CLAMP_COMPONENT_B                                            0x44ea\n#define mmFMT4_FMT_CLAMP_COMPONENT_B                                            0x47ea\n#define mmFMT5_FMT_CLAMP_COMPONENT_B                                            0x4aea\n#define mmFMT_DYNAMIC_EXP_CNTL                                                  0x1bed\n#define mmFMT0_FMT_DYNAMIC_EXP_CNTL                                             0x1bed\n#define mmFMT1_FMT_DYNAMIC_EXP_CNTL                                             0x1eed\n#define mmFMT2_FMT_DYNAMIC_EXP_CNTL                                             0x41ed\n#define mmFMT3_FMT_DYNAMIC_EXP_CNTL                                             0x44ed\n#define mmFMT4_FMT_DYNAMIC_EXP_CNTL                                             0x47ed\n#define mmFMT5_FMT_DYNAMIC_EXP_CNTL                                             0x4aed\n#define mmFMT_CONTROL                                                           0x1bee\n#define mmFMT0_FMT_CONTROL                                                      0x1bee\n#define mmFMT1_FMT_CONTROL                                                      0x1eee\n#define mmFMT2_FMT_CONTROL                                                      0x41ee\n#define mmFMT3_FMT_CONTROL                                                      0x44ee\n#define mmFMT4_FMT_CONTROL                                                      0x47ee\n#define mmFMT5_FMT_CONTROL                                                      0x4aee\n#define mmFMT_FORCE_OUTPUT_CNTL                                                 0x1bef\n#define mmFMT0_FMT_FORCE_OUTPUT_CNTL                                            0x1bef\n#define mmFMT1_FMT_FORCE_OUTPUT_CNTL                                            0x1eef\n#define mmFMT2_FMT_FORCE_OUTPUT_CNTL                                            0x41ef\n#define mmFMT3_FMT_FORCE_OUTPUT_CNTL                                            0x44ef\n#define mmFMT4_FMT_FORCE_OUTPUT_CNTL                                            0x47ef\n#define mmFMT5_FMT_FORCE_OUTPUT_CNTL                                            0x4aef\n#define mmFMT_FORCE_DATA_0_1                                                    0x1bf0\n#define mmFMT0_FMT_FORCE_DATA_0_1                                               0x1bf0\n#define mmFMT1_FMT_FORCE_DATA_0_1                                               0x1ef0\n#define mmFMT2_FMT_FORCE_DATA_0_1                                               0x41f0\n#define mmFMT3_FMT_FORCE_DATA_0_1                                               0x44f0\n#define mmFMT4_FMT_FORCE_DATA_0_1                                               0x47f0\n#define mmFMT5_FMT_FORCE_DATA_0_1                                               0x4af0\n#define mmFMT_FORCE_DATA_2_3                                                    0x1bf1\n#define mmFMT0_FMT_FORCE_DATA_2_3                                               0x1bf1\n#define mmFMT1_FMT_FORCE_DATA_2_3                                               0x1ef1\n#define mmFMT2_FMT_FORCE_DATA_2_3                                               0x41f1\n#define mmFMT3_FMT_FORCE_DATA_2_3                                               0x44f1\n#define mmFMT4_FMT_FORCE_DATA_2_3                                               0x47f1\n#define mmFMT5_FMT_FORCE_DATA_2_3                                               0x4af1\n#define mmFMT_BIT_DEPTH_CONTROL                                                 0x1bf2\n#define mmFMT0_FMT_BIT_DEPTH_CONTROL                                            0x1bf2\n#define mmFMT1_FMT_BIT_DEPTH_CONTROL                                            0x1ef2\n#define mmFMT2_FMT_BIT_DEPTH_CONTROL                                            0x41f2\n#define mmFMT3_FMT_BIT_DEPTH_CONTROL                                            0x44f2\n#define mmFMT4_FMT_BIT_DEPTH_CONTROL                                            0x47f2\n#define mmFMT5_FMT_BIT_DEPTH_CONTROL                                            0x4af2\n#define mmFMT_DITHER_RAND_R_SEED                                                0x1bf3\n#define mmFMT0_FMT_DITHER_RAND_R_SEED                                           0x1bf3\n#define mmFMT1_FMT_DITHER_RAND_R_SEED                                           0x1ef3\n#define mmFMT2_FMT_DITHER_RAND_R_SEED                                           0x41f3\n#define mmFMT3_FMT_DITHER_RAND_R_SEED                                           0x44f3\n#define mmFMT4_FMT_DITHER_RAND_R_SEED                                           0x47f3\n#define mmFMT5_FMT_DITHER_RAND_R_SEED                                           0x4af3\n#define mmFMT_DITHER_RAND_G_SEED                                                0x1bf4\n#define mmFMT0_FMT_DITHER_RAND_G_SEED                                           0x1bf4\n#define mmFMT1_FMT_DITHER_RAND_G_SEED                                           0x1ef4\n#define mmFMT2_FMT_DITHER_RAND_G_SEED                                           0x41f4\n#define mmFMT3_FMT_DITHER_RAND_G_SEED                                           0x44f4\n#define mmFMT4_FMT_DITHER_RAND_G_SEED                                           0x47f4\n#define mmFMT5_FMT_DITHER_RAND_G_SEED                                           0x4af4\n#define mmFMT_DITHER_RAND_B_SEED                                                0x1bf5\n#define mmFMT0_FMT_DITHER_RAND_B_SEED                                           0x1bf5\n#define mmFMT1_FMT_DITHER_RAND_B_SEED                                           0x1ef5\n#define mmFMT2_FMT_DITHER_RAND_B_SEED                                           0x41f5\n#define mmFMT3_FMT_DITHER_RAND_B_SEED                                           0x44f5\n#define mmFMT4_FMT_DITHER_RAND_B_SEED                                           0x47f5\n#define mmFMT5_FMT_DITHER_RAND_B_SEED                                           0x4af5\n#define mmFMT_TEMPORAL_DITHER_PATTERN_CONTROL                                   0x1bf6\n#define mmFMT0_FMT_TEMPORAL_DITHER_PATTERN_CONTROL                              0x1bf6\n#define mmFMT1_FMT_TEMPORAL_DITHER_PATTERN_CONTROL                              0x1ef6\n#define mmFMT2_FMT_TEMPORAL_DITHER_PATTERN_CONTROL                              0x41f6\n#define mmFMT3_FMT_TEMPORAL_DITHER_PATTERN_CONTROL                              0x44f6\n#define mmFMT4_FMT_TEMPORAL_DITHER_PATTERN_CONTROL                              0x47f6\n#define mmFMT5_FMT_TEMPORAL_DITHER_PATTERN_CONTROL                              0x4af6\n#define mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                     0x1bf7\n#define mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                0x1bf7\n#define mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                0x1ef7\n#define mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                0x41f7\n#define mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                0x44f7\n#define mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                0x47f7\n#define mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX                0x4af7\n#define mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                     0x1bf8\n#define mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                0x1bf8\n#define mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                0x1ef8\n#define mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                0x41f8\n#define mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                0x44f8\n#define mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                0x47f8\n#define mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX                0x4af8\n#define mmFMT_CLAMP_CNTL                                                        0x1bf9\n#define mmFMT0_FMT_CLAMP_CNTL                                                   0x1bf9\n#define mmFMT1_FMT_CLAMP_CNTL                                                   0x1ef9\n#define mmFMT2_FMT_CLAMP_CNTL                                                   0x41f9\n#define mmFMT3_FMT_CLAMP_CNTL                                                   0x44f9\n#define mmFMT4_FMT_CLAMP_CNTL                                                   0x47f9\n#define mmFMT5_FMT_CLAMP_CNTL                                                   0x4af9\n#define mmFMT_CRC_CNTL                                                          0x1bfa\n#define mmFMT0_FMT_CRC_CNTL                                                     0x1bfa\n#define mmFMT1_FMT_CRC_CNTL                                                     0x1efa\n#define mmFMT2_FMT_CRC_CNTL                                                     0x41fa\n#define mmFMT3_FMT_CRC_CNTL                                                     0x44fa\n#define mmFMT4_FMT_CRC_CNTL                                                     0x47fa\n#define mmFMT5_FMT_CRC_CNTL                                                     0x4afa\n#define mmFMT_CRC_SIG_RED_GREEN_MASK                                            0x1bfb\n#define mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK                                       0x1bfb\n#define mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK                                       0x1efb\n#define mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK                                       0x41fb\n#define mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK                                       0x44fb\n#define mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK                                       0x47fb\n#define mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK                                       0x4afb\n#define mmFMT_CRC_SIG_BLUE_CONTROL_MASK                                         0x1bfc\n#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK                                    0x1bfc\n#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK                                    0x1efc\n#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK                                    0x41fc\n#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK                                    0x44fc\n#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK                                    0x47fc\n#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK                                    0x4afc\n#define mmFMT_CRC_SIG_RED_GREEN                                                 0x1bfd\n#define mmFMT0_FMT_CRC_SIG_RED_GREEN                                            0x1bfd\n#define mmFMT1_FMT_CRC_SIG_RED_GREEN                                            0x1efd\n#define mmFMT2_FMT_CRC_SIG_RED_GREEN                                            0x41fd\n#define mmFMT3_FMT_CRC_SIG_RED_GREEN                                            0x44fd\n#define mmFMT4_FMT_CRC_SIG_RED_GREEN                                            0x47fd\n#define mmFMT5_FMT_CRC_SIG_RED_GREEN                                            0x4afd\n#define mmFMT_CRC_SIG_BLUE_CONTROL                                              0x1bfe\n#define mmFMT0_FMT_CRC_SIG_BLUE_CONTROL                                         0x1bfe\n#define mmFMT1_FMT_CRC_SIG_BLUE_CONTROL                                         0x1efe\n#define mmFMT2_FMT_CRC_SIG_BLUE_CONTROL                                         0x41fe\n#define mmFMT3_FMT_CRC_SIG_BLUE_CONTROL                                         0x44fe\n#define mmFMT4_FMT_CRC_SIG_BLUE_CONTROL                                         0x47fe\n#define mmFMT5_FMT_CRC_SIG_BLUE_CONTROL                                         0x4afe\n#define mmFMT_DEBUG_CNTL                                                        0x1bff\n#define mmFMT0_FMT_DEBUG_CNTL                                                   0x1bff\n#define mmFMT1_FMT_DEBUG_CNTL                                                   0x1eff\n#define mmFMT2_FMT_DEBUG_CNTL                                                   0x41ff\n#define mmFMT3_FMT_DEBUG_CNTL                                                   0x44ff\n#define mmFMT4_FMT_DEBUG_CNTL                                                   0x47ff\n#define mmFMT5_FMT_DEBUG_CNTL                                                   0x4aff\n#define mmFMT_TEST_DEBUG_INDEX                                                  0x1beb\n#define mmFMT0_FMT_TEST_DEBUG_INDEX                                             0x1beb\n#define mmFMT1_FMT_TEST_DEBUG_INDEX                                             0x1eeb\n#define mmFMT2_FMT_TEST_DEBUG_INDEX                                             0x41eb\n#define mmFMT3_FMT_TEST_DEBUG_INDEX                                             0x44eb\n#define mmFMT4_FMT_TEST_DEBUG_INDEX                                             0x47eb\n#define mmFMT5_FMT_TEST_DEBUG_INDEX                                             0x4aeb\n#define mmFMT_TEST_DEBUG_DATA                                                   0x1bec\n#define mmFMT0_FMT_TEST_DEBUG_DATA                                              0x1bec\n#define mmFMT1_FMT_TEST_DEBUG_DATA                                              0x1eec\n#define mmFMT2_FMT_TEST_DEBUG_DATA                                              0x41ec\n#define mmFMT3_FMT_TEST_DEBUG_DATA                                              0x44ec\n#define mmFMT4_FMT_TEST_DEBUG_DATA                                              0x47ec\n#define mmFMT5_FMT_TEST_DEBUG_DATA                                              0x4aec\n#define ixFMT_DEBUG0                                                            0x1\n#define ixFMT_DEBUG1                                                            0x2\n#define ixFMT_DEBUG2                                                            0x3\n#define ixFMT_DEBUG_ID                                                          0x0\n#define mmLB_DATA_FORMAT                                                        0x1ac0\n#define mmLB0_LB_DATA_FORMAT                                                    0x1ac0\n#define mmLB1_LB_DATA_FORMAT                                                    0x1dc0\n#define mmLB2_LB_DATA_FORMAT                                                    0x40c0\n#define mmLB3_LB_DATA_FORMAT                                                    0x43c0\n#define mmLB4_LB_DATA_FORMAT                                                    0x46c0\n#define mmLB5_LB_DATA_FORMAT                                                    0x49c0\n#define mmLB_MEMORY_CTRL                                                        0x1ac1\n#define mmLB0_LB_MEMORY_CTRL                                                    0x1ac1\n#define mmLB1_LB_MEMORY_CTRL                                                    0x1dc1\n#define mmLB2_LB_MEMORY_CTRL                                                    0x40c1\n#define mmLB3_LB_MEMORY_CTRL                                                    0x43c1\n#define mmLB4_LB_MEMORY_CTRL                                                    0x46c1\n#define mmLB5_LB_MEMORY_CTRL                                                    0x49c1\n#define mmLB_MEMORY_SIZE_STATUS                                                 0x1ac2\n#define mmLB0_LB_MEMORY_SIZE_STATUS                                             0x1ac2\n#define mmLB1_LB_MEMORY_SIZE_STATUS                                             0x1dc2\n#define mmLB2_LB_MEMORY_SIZE_STATUS                                             0x40c2\n#define mmLB3_LB_MEMORY_SIZE_STATUS                                             0x43c2\n#define mmLB4_LB_MEMORY_SIZE_STATUS                                             0x46c2\n#define mmLB5_LB_MEMORY_SIZE_STATUS                                             0x49c2\n#define mmLB_DESKTOP_HEIGHT                                                     0x1ac3\n#define mmLB0_LB_DESKTOP_HEIGHT                                                 0x1ac3\n#define mmLB1_LB_DESKTOP_HEIGHT                                                 0x1dc3\n#define mmLB2_LB_DESKTOP_HEIGHT                                                 0x40c3\n#define mmLB3_LB_DESKTOP_HEIGHT                                                 0x43c3\n#define mmLB4_LB_DESKTOP_HEIGHT                                                 0x46c3\n#define mmLB5_LB_DESKTOP_HEIGHT                                                 0x49c3\n#define mmLB_VLINE_START_END                                                    0x1ac4\n#define mmLB0_LB_VLINE_START_END                                                0x1ac4\n#define mmLB1_LB_VLINE_START_END                                                0x1dc4\n#define mmLB2_LB_VLINE_START_END                                                0x40c4\n#define mmLB3_LB_VLINE_START_END                                                0x43c4\n#define mmLB4_LB_VLINE_START_END                                                0x46c4\n#define mmLB5_LB_VLINE_START_END                                                0x49c4\n#define mmLB_VLINE2_START_END                                                   0x1ac5\n#define mmLB0_LB_VLINE2_START_END                                               0x1ac5\n#define mmLB1_LB_VLINE2_START_END                                               0x1dc5\n#define mmLB2_LB_VLINE2_START_END                                               0x40c5\n#define mmLB3_LB_VLINE2_START_END                                               0x43c5\n#define mmLB4_LB_VLINE2_START_END                                               0x46c5\n#define mmLB5_LB_VLINE2_START_END                                               0x49c5\n#define mmLB_V_COUNTER                                                          0x1ac6\n#define mmLB0_LB_V_COUNTER                                                      0x1ac6\n#define mmLB1_LB_V_COUNTER                                                      0x1dc6\n#define mmLB2_LB_V_COUNTER                                                      0x40c6\n#define mmLB3_LB_V_COUNTER                                                      0x43c6\n#define mmLB4_LB_V_COUNTER                                                      0x46c6\n#define mmLB5_LB_V_COUNTER                                                      0x49c6\n#define mmLB_SNAPSHOT_V_COUNTER                                                 0x1ac7\n#define mmLB0_LB_SNAPSHOT_V_COUNTER                                             0x1ac7\n#define mmLB1_LB_SNAPSHOT_V_COUNTER                                             0x1dc7\n#define mmLB2_LB_SNAPSHOT_V_COUNTER                                             0x40c7\n#define mmLB3_LB_SNAPSHOT_V_COUNTER                                             0x43c7\n#define mmLB4_LB_SNAPSHOT_V_COUNTER                                             0x46c7\n#define mmLB5_LB_SNAPSHOT_V_COUNTER                                             0x49c7\n#define mmLB_INTERRUPT_MASK                                                     0x1ac8\n#define mmLB0_LB_INTERRUPT_MASK                                                 0x1ac8\n#define mmLB1_LB_INTERRUPT_MASK                                                 0x1dc8\n#define mmLB2_LB_INTERRUPT_MASK                                                 0x40c8\n#define mmLB3_LB_INTERRUPT_MASK                                                 0x43c8\n#define mmLB4_LB_INTERRUPT_MASK                                                 0x46c8\n#define mmLB5_LB_INTERRUPT_MASK                                                 0x49c8\n#define mmLB_VLINE_STATUS                                                       0x1ac9\n#define mmLB0_LB_VLINE_STATUS                                                   0x1ac9\n#define mmLB1_LB_VLINE_STATUS                                                   0x1dc9\n#define mmLB2_LB_VLINE_STATUS                                                   0x40c9\n#define mmLB3_LB_VLINE_STATUS                                                   0x43c9\n#define mmLB4_LB_VLINE_STATUS                                                   0x46c9\n#define mmLB5_LB_VLINE_STATUS                                                   0x49c9\n#define mmLB_VLINE2_STATUS                                                      0x1aca\n#define mmLB0_LB_VLINE2_STATUS                                                  0x1aca\n#define mmLB1_LB_VLINE2_STATUS                                                  0x1dca\n#define mmLB2_LB_VLINE2_STATUS                                                  0x40ca\n#define mmLB3_LB_VLINE2_STATUS                                                  0x43ca\n#define mmLB4_LB_VLINE2_STATUS                                                  0x46ca\n#define mmLB5_LB_VLINE2_STATUS                                                  0x49ca\n#define mmLB_VBLANK_STATUS                                                      0x1acb\n#define mmLB0_LB_VBLANK_STATUS                                                  0x1acb\n#define mmLB1_LB_VBLANK_STATUS                                                  0x1dcb\n#define mmLB2_LB_VBLANK_STATUS                                                  0x40cb\n#define mmLB3_LB_VBLANK_STATUS                                                  0x43cb\n#define mmLB4_LB_VBLANK_STATUS                                                  0x46cb\n#define mmLB5_LB_VBLANK_STATUS                                                  0x49cb\n#define mmLB_SYNC_RESET_SEL                                                     0x1acc\n#define mmLB0_LB_SYNC_RESET_SEL                                                 0x1acc\n#define mmLB1_LB_SYNC_RESET_SEL                                                 0x1dcc\n#define mmLB2_LB_SYNC_RESET_SEL                                                 0x40cc\n#define mmLB3_LB_SYNC_RESET_SEL                                                 0x43cc\n#define mmLB4_LB_SYNC_RESET_SEL                                                 0x46cc\n#define mmLB5_LB_SYNC_RESET_SEL                                                 0x49cc\n#define mmLB_BLACK_KEYER_R_CR                                                   0x1acd\n#define mmLB0_LB_BLACK_KEYER_R_CR                                               0x1acd\n#define mmLB1_LB_BLACK_KEYER_R_CR                                               0x1dcd\n#define mmLB2_LB_BLACK_KEYER_R_CR                                               0x40cd\n#define mmLB3_LB_BLACK_KEYER_R_CR                                               0x43cd\n#define mmLB4_LB_BLACK_KEYER_R_CR                                               0x46cd\n#define mmLB5_LB_BLACK_KEYER_R_CR                                               0x49cd\n#define mmLB_BLACK_KEYER_G_Y                                                    0x1ace\n#define mmLB0_LB_BLACK_KEYER_G_Y                                                0x1ace\n#define mmLB1_LB_BLACK_KEYER_G_Y                                                0x1dce\n#define mmLB2_LB_BLACK_KEYER_G_Y                                                0x40ce\n#define mmLB3_LB_BLACK_KEYER_G_Y                                                0x43ce\n#define mmLB4_LB_BLACK_KEYER_G_Y                                                0x46ce\n#define mmLB5_LB_BLACK_KEYER_G_Y                                                0x49ce\n#define mmLB_BLACK_KEYER_B_CB                                                   0x1acf\n#define mmLB0_LB_BLACK_KEYER_B_CB                                               0x1acf\n#define mmLB1_LB_BLACK_KEYER_B_CB                                               0x1dcf\n#define mmLB2_LB_BLACK_KEYER_B_CB                                               0x40cf\n#define mmLB3_LB_BLACK_KEYER_B_CB                                               0x43cf\n#define mmLB4_LB_BLACK_KEYER_B_CB                                               0x46cf\n#define mmLB5_LB_BLACK_KEYER_B_CB                                               0x49cf\n#define mmLB_KEYER_COLOR_CTRL                                                   0x1ad0\n#define mmLB0_LB_KEYER_COLOR_CTRL                                               0x1ad0\n#define mmLB1_LB_KEYER_COLOR_CTRL                                               0x1dd0\n#define mmLB2_LB_KEYER_COLOR_CTRL                                               0x40d0\n#define mmLB3_LB_KEYER_COLOR_CTRL                                               0x43d0\n#define mmLB4_LB_KEYER_COLOR_CTRL                                               0x46d0\n#define mmLB5_LB_KEYER_COLOR_CTRL                                               0x49d0\n#define mmLB_KEYER_COLOR_R_CR                                                   0x1ad1\n#define mmLB0_LB_KEYER_COLOR_R_CR                                               0x1ad1\n#define mmLB1_LB_KEYER_COLOR_R_CR                                               0x1dd1\n#define mmLB2_LB_KEYER_COLOR_R_CR                                               0x40d1\n#define mmLB3_LB_KEYER_COLOR_R_CR                                               0x43d1\n#define mmLB4_LB_KEYER_COLOR_R_CR                                               0x46d1\n#define mmLB5_LB_KEYER_COLOR_R_CR                                               0x49d1\n#define mmLB_KEYER_COLOR_G_Y                                                    0x1ad2\n#define mmLB0_LB_KEYER_COLOR_G_Y                                                0x1ad2\n#define mmLB1_LB_KEYER_COLOR_G_Y                                                0x1dd2\n#define mmLB2_LB_KEYER_COLOR_G_Y                                                0x40d2\n#define mmLB3_LB_KEYER_COLOR_G_Y                                                0x43d2\n#define mmLB4_LB_KEYER_COLOR_G_Y                                                0x46d2\n#define mmLB5_LB_KEYER_COLOR_G_Y                                                0x49d2\n#define mmLB_KEYER_COLOR_B_CB                                                   0x1ad3\n#define mmLB0_LB_KEYER_COLOR_B_CB                                               0x1ad3\n#define mmLB1_LB_KEYER_COLOR_B_CB                                               0x1dd3\n#define mmLB2_LB_KEYER_COLOR_B_CB                                               0x40d3\n#define mmLB3_LB_KEYER_COLOR_B_CB                                               0x43d3\n#define mmLB4_LB_KEYER_COLOR_B_CB                                               0x46d3\n#define mmLB5_LB_KEYER_COLOR_B_CB                                               0x49d3\n#define mmLB_KEYER_COLOR_REP_R_CR                                               0x1ad4\n#define mmLB0_LB_KEYER_COLOR_REP_R_CR                                           0x1ad4\n#define mmLB1_LB_KEYER_COLOR_REP_R_CR                                           0x1dd4\n#define mmLB2_LB_KEYER_COLOR_REP_R_CR                                           0x40d4\n#define mmLB3_LB_KEYER_COLOR_REP_R_CR                                           0x43d4\n#define mmLB4_LB_KEYER_COLOR_REP_R_CR                                           0x46d4\n#define mmLB5_LB_KEYER_COLOR_REP_R_CR                                           0x49d4\n#define mmLB_KEYER_COLOR_REP_G_Y                                                0x1ad5\n#define mmLB0_LB_KEYER_COLOR_REP_G_Y                                            0x1ad5\n#define mmLB1_LB_KEYER_COLOR_REP_G_Y                                            0x1dd5\n#define mmLB2_LB_KEYER_COLOR_REP_G_Y                                            0x40d5\n#define mmLB3_LB_KEYER_COLOR_REP_G_Y                                            0x43d5\n#define mmLB4_LB_KEYER_COLOR_REP_G_Y                                            0x46d5\n#define mmLB5_LB_KEYER_COLOR_REP_G_Y                                            0x49d5\n#define mmLB_KEYER_COLOR_REP_B_CB                                               0x1ad6\n#define mmLB0_LB_KEYER_COLOR_REP_B_CB                                           0x1ad6\n#define mmLB1_LB_KEYER_COLOR_REP_B_CB                                           0x1dd6\n#define mmLB2_LB_KEYER_COLOR_REP_B_CB                                           0x40d6\n#define mmLB3_LB_KEYER_COLOR_REP_B_CB                                           0x43d6\n#define mmLB4_LB_KEYER_COLOR_REP_B_CB                                           0x46d6\n#define mmLB5_LB_KEYER_COLOR_REP_B_CB                                           0x49d6\n#define mmLB_BUFFER_LEVEL_STATUS                                                0x1ad7\n#define mmLB0_LB_BUFFER_LEVEL_STATUS                                            0x1ad7\n#define mmLB1_LB_BUFFER_LEVEL_STATUS                                            0x1dd7\n#define mmLB2_LB_BUFFER_LEVEL_STATUS                                            0x40d7\n#define mmLB3_LB_BUFFER_LEVEL_STATUS                                            0x43d7\n#define mmLB4_LB_BUFFER_LEVEL_STATUS                                            0x46d7\n#define mmLB5_LB_BUFFER_LEVEL_STATUS                                            0x49d7\n#define mmLB_BUFFER_URGENCY_CTRL                                                0x1ad8\n#define mmLB0_LB_BUFFER_URGENCY_CTRL                                            0x1ad8\n#define mmLB1_LB_BUFFER_URGENCY_CTRL                                            0x1dd8\n#define mmLB2_LB_BUFFER_URGENCY_CTRL                                            0x40d8\n#define mmLB3_LB_BUFFER_URGENCY_CTRL                                            0x43d8\n#define mmLB4_LB_BUFFER_URGENCY_CTRL                                            0x46d8\n#define mmLB5_LB_BUFFER_URGENCY_CTRL                                            0x49d8\n#define mmLB_BUFFER_URGENCY_STATUS                                              0x1ad9\n#define mmLB0_LB_BUFFER_URGENCY_STATUS                                          0x1ad9\n#define mmLB1_LB_BUFFER_URGENCY_STATUS                                          0x1dd9\n#define mmLB2_LB_BUFFER_URGENCY_STATUS                                          0x40d9\n#define mmLB3_LB_BUFFER_URGENCY_STATUS                                          0x43d9\n#define mmLB4_LB_BUFFER_URGENCY_STATUS                                          0x46d9\n#define mmLB5_LB_BUFFER_URGENCY_STATUS                                          0x49d9\n#define mmLB_BUFFER_STATUS                                                      0x1ada\n#define mmLB0_LB_BUFFER_STATUS                                                  0x1ada\n#define mmLB1_LB_BUFFER_STATUS                                                  0x1dda\n#define mmLB2_LB_BUFFER_STATUS                                                  0x40da\n#define mmLB3_LB_BUFFER_STATUS                                                  0x43da\n#define mmLB4_LB_BUFFER_STATUS                                                  0x46da\n#define mmLB5_LB_BUFFER_STATUS                                                  0x49da\n#define mmLB_NO_OUTSTANDING_REQ_STATUS                                          0x1adc\n#define mmLB0_LB_NO_OUTSTANDING_REQ_STATUS                                      0x1adc\n#define mmLB1_LB_NO_OUTSTANDING_REQ_STATUS                                      0x1ddc\n#define mmLB2_LB_NO_OUTSTANDING_REQ_STATUS                                      0x40dc\n#define mmLB3_LB_NO_OUTSTANDING_REQ_STATUS                                      0x43dc\n#define mmLB4_LB_NO_OUTSTANDING_REQ_STATUS                                      0x46dc\n#define mmLB5_LB_NO_OUTSTANDING_REQ_STATUS                                      0x49dc\n#define mmMVP_AFR_FLIP_MODE                                                     0x1ae0\n#define mmLB0_MVP_AFR_FLIP_MODE                                                 0x1ae0\n#define mmLB1_MVP_AFR_FLIP_MODE                                                 0x1de0\n#define mmLB2_MVP_AFR_FLIP_MODE                                                 0x40e0\n#define mmLB3_MVP_AFR_FLIP_MODE                                                 0x43e0\n#define mmLB4_MVP_AFR_FLIP_MODE                                                 0x46e0\n#define mmLB5_MVP_AFR_FLIP_MODE                                                 0x49e0\n#define mmMVP_AFR_FLIP_FIFO_CNTL                                                0x1ae1\n#define mmLB0_MVP_AFR_FLIP_FIFO_CNTL                                            0x1ae1\n#define mmLB1_MVP_AFR_FLIP_FIFO_CNTL                                            0x1de1\n#define mmLB2_MVP_AFR_FLIP_FIFO_CNTL                                            0x40e1\n#define mmLB3_MVP_AFR_FLIP_FIFO_CNTL                                            0x43e1\n#define mmLB4_MVP_AFR_FLIP_FIFO_CNTL                                            0x46e1\n#define mmLB5_MVP_AFR_FLIP_FIFO_CNTL                                            0x49e1\n#define mmMVP_FLIP_LINE_NUM_INSERT                                              0x1ae2\n#define mmLB0_MVP_FLIP_LINE_NUM_INSERT                                          0x1ae2\n#define mmLB1_MVP_FLIP_LINE_NUM_INSERT                                          0x1de2\n#define mmLB2_MVP_FLIP_LINE_NUM_INSERT                                          0x40e2\n#define mmLB3_MVP_FLIP_LINE_NUM_INSERT                                          0x43e2\n#define mmLB4_MVP_FLIP_LINE_NUM_INSERT                                          0x46e2\n#define mmLB5_MVP_FLIP_LINE_NUM_INSERT                                          0x49e2\n#define mmDC_MVP_LB_CONTROL                                                     0x1ae3\n#define mmLB0_DC_MVP_LB_CONTROL                                                 0x1ae3\n#define mmLB1_DC_MVP_LB_CONTROL                                                 0x1de3\n#define mmLB2_DC_MVP_LB_CONTROL                                                 0x40e3\n#define mmLB3_DC_MVP_LB_CONTROL                                                 0x43e3\n#define mmLB4_DC_MVP_LB_CONTROL                                                 0x46e3\n#define mmLB5_DC_MVP_LB_CONTROL                                                 0x49e3\n#define mmLB_DEBUG                                                              0x1ae4\n#define mmLB0_LB_DEBUG                                                          0x1ae4\n#define mmLB1_LB_DEBUG                                                          0x1de4\n#define mmLB2_LB_DEBUG                                                          0x40e4\n#define mmLB3_LB_DEBUG                                                          0x43e4\n#define mmLB4_LB_DEBUG                                                          0x46e4\n#define mmLB5_LB_DEBUG                                                          0x49e4\n#define mmLB_DEBUG2                                                             0x1ae5\n#define mmLB0_LB_DEBUG2                                                         0x1ae5\n#define mmLB1_LB_DEBUG2                                                         0x1de5\n#define mmLB2_LB_DEBUG2                                                         0x40e5\n#define mmLB3_LB_DEBUG2                                                         0x43e5\n#define mmLB4_LB_DEBUG2                                                         0x46e5\n#define mmLB5_LB_DEBUG2                                                         0x49e5\n#define mmLB_DEBUG3                                                             0x1ae6\n#define mmLB0_LB_DEBUG3                                                         0x1ae6\n#define mmLB1_LB_DEBUG3                                                         0x1de6\n#define mmLB2_LB_DEBUG3                                                         0x40e6\n#define mmLB3_LB_DEBUG3                                                         0x43e6\n#define mmLB4_LB_DEBUG3                                                         0x46e6\n#define mmLB5_LB_DEBUG3                                                         0x49e6\n#define mmLB_TEST_DEBUG_INDEX                                                   0x1afe\n#define mmLB0_LB_TEST_DEBUG_INDEX                                               0x1afe\n#define mmLB1_LB_TEST_DEBUG_INDEX                                               0x1dfe\n#define mmLB2_LB_TEST_DEBUG_INDEX                                               0x40fe\n#define mmLB3_LB_TEST_DEBUG_INDEX                                               0x43fe\n#define mmLB4_LB_TEST_DEBUG_INDEX                                               0x46fe\n#define mmLB5_LB_TEST_DEBUG_INDEX                                               0x49fe\n#define mmLB_TEST_DEBUG_DATA                                                    0x1aff\n#define mmLB0_LB_TEST_DEBUG_DATA                                                0x1aff\n#define mmLB1_LB_TEST_DEBUG_DATA                                                0x1dff\n#define mmLB2_LB_TEST_DEBUG_DATA                                                0x40ff\n#define mmLB3_LB_TEST_DEBUG_DATA                                                0x43ff\n#define mmLB4_LB_TEST_DEBUG_DATA                                                0x46ff\n#define mmLB5_LB_TEST_DEBUG_DATA                                                0x49ff\n#define mmMVP_CONTROL1                                                          0x1680\n#define mmMVP_CONTROL2                                                          0x1681\n#define mmMVP_FIFO_CONTROL                                                      0x1682\n#define mmMVP_FIFO_STATUS                                                       0x1683\n#define mmMVP_SLAVE_STATUS                                                      0x1684\n#define mmMVP_INBAND_CNTL_CAP                                                   0x1685\n#define mmMVP_BLACK_KEYER                                                       0x1686\n#define mmMVP_CRC_CNTL                                                          0x1687\n#define mmMVP_CRC_RESULT_BLUE_GREEN                                             0x1688\n#define mmMVP_CRC_RESULT_RED                                                    0x1689\n#define mmMVP_CONTROL3                                                          0x168a\n#define mmMVP_RECEIVE_CNT_CNTL1                                                 0x168b\n#define mmMVP_RECEIVE_CNT_CNTL2                                                 0x168c\n#define mmMVP_DEBUG                                                             0x168f\n#define mmMVP_TEST_DEBUG_INDEX                                                  0x168d\n#define mmMVP_TEST_DEBUG_DATA                                                   0x168e\n#define ixMVP_DEBUG_12                                                          0xc\n#define ixMVP_DEBUG_13                                                          0xd\n#define ixMVP_DEBUG_14                                                          0xe\n#define ixMVP_DEBUG_15                                                          0xf\n#define ixMVP_DEBUG_16                                                          0x10\n#define ixMVP_DEBUG_17                                                          0x11\n#define mmSCL_COEF_RAM_SELECT                                                   0x1b40\n#define mmSCL0_SCL_COEF_RAM_SELECT                                              0x1b40\n#define mmSCL1_SCL_COEF_RAM_SELECT                                              0x1e40\n#define mmSCL2_SCL_COEF_RAM_SELECT                                              0x4140\n#define mmSCL3_SCL_COEF_RAM_SELECT                                              0x4440\n#define mmSCL4_SCL_COEF_RAM_SELECT                                              0x4740\n#define mmSCL5_SCL_COEF_RAM_SELECT                                              0x4a40\n#define mmSCL_COEF_RAM_TAP_DATA                                                 0x1b41\n#define mmSCL0_SCL_COEF_RAM_TAP_DATA                                            0x1b41\n#define mmSCL1_SCL_COEF_RAM_TAP_DATA                                            0x1e41\n#define mmSCL2_SCL_COEF_RAM_TAP_DATA                                            0x4141\n#define mmSCL3_SCL_COEF_RAM_TAP_DATA                                            0x4441\n#define mmSCL4_SCL_COEF_RAM_TAP_DATA                                            0x4741\n#define mmSCL5_SCL_COEF_RAM_TAP_DATA                                            0x4a41\n#define mmSCL_MODE                                                              0x1b42\n#define mmSCL0_SCL_MODE                                                         0x1b42\n#define mmSCL1_SCL_MODE                                                         0x1e42\n#define mmSCL2_SCL_MODE                                                         0x4142\n#define mmSCL3_SCL_MODE                                                         0x4442\n#define mmSCL4_SCL_MODE                                                         0x4742\n#define mmSCL5_SCL_MODE                                                         0x4a42\n#define mmSCL_TAP_CONTROL                                                       0x1b43\n#define mmSCL0_SCL_TAP_CONTROL                                                  0x1b43\n#define mmSCL1_SCL_TAP_CONTROL                                                  0x1e43\n#define mmSCL2_SCL_TAP_CONTROL                                                  0x4143\n#define mmSCL3_SCL_TAP_CONTROL                                                  0x4443\n#define mmSCL4_SCL_TAP_CONTROL                                                  0x4743\n#define mmSCL5_SCL_TAP_CONTROL                                                  0x4a43\n#define mmSCL_CONTROL                                                           0x1b44\n#define mmSCL0_SCL_CONTROL                                                      0x1b44\n#define mmSCL1_SCL_CONTROL                                                      0x1e44\n#define mmSCL2_SCL_CONTROL                                                      0x4144\n#define mmSCL3_SCL_CONTROL                                                      0x4444\n#define mmSCL4_SCL_CONTROL                                                      0x4744\n#define mmSCL5_SCL_CONTROL                                                      0x4a44\n#define mmSCL_BYPASS_CONTROL                                                    0x1b45\n#define mmSCL0_SCL_BYPASS_CONTROL                                               0x1b45\n#define mmSCL1_SCL_BYPASS_CONTROL                                               0x1e45\n#define mmSCL2_SCL_BYPASS_CONTROL                                               0x4145\n#define mmSCL3_SCL_BYPASS_CONTROL                                               0x4445\n#define mmSCL4_SCL_BYPASS_CONTROL                                               0x4745\n#define mmSCL5_SCL_BYPASS_CONTROL                                               0x4a45\n#define mmSCL_MANUAL_REPLICATE_CONTROL                                          0x1b46\n#define mmSCL0_SCL_MANUAL_REPLICATE_CONTROL                                     0x1b46\n#define mmSCL1_SCL_MANUAL_REPLICATE_CONTROL                                     0x1e46\n#define mmSCL2_SCL_MANUAL_REPLICATE_CONTROL                                     0x4146\n#define mmSCL3_SCL_MANUAL_REPLICATE_CONTROL                                     0x4446\n#define mmSCL4_SCL_MANUAL_REPLICATE_CONTROL                                     0x4746\n#define mmSCL5_SCL_MANUAL_REPLICATE_CONTROL                                     0x4a46\n#define mmSCL_AUTOMATIC_MODE_CONTROL                                            0x1b47\n#define mmSCL0_SCL_AUTOMATIC_MODE_CONTROL                                       0x1b47\n#define mmSCL1_SCL_AUTOMATIC_MODE_CONTROL                                       0x1e47\n#define mmSCL2_SCL_AUTOMATIC_MODE_CONTROL                                       0x4147\n#define mmSCL3_SCL_AUTOMATIC_MODE_CONTROL                                       0x4447\n#define mmSCL4_SCL_AUTOMATIC_MODE_CONTROL                                       0x4747\n#define mmSCL5_SCL_AUTOMATIC_MODE_CONTROL                                       0x4a47\n#define mmSCL_HORZ_FILTER_CONTROL                                               0x1b48\n#define mmSCL0_SCL_HORZ_FILTER_CONTROL                                          0x1b48\n#define mmSCL1_SCL_HORZ_FILTER_CONTROL                                          0x1e48\n#define mmSCL2_SCL_HORZ_FILTER_CONTROL                                          0x4148\n#define mmSCL3_SCL_HORZ_FILTER_CONTROL                                          0x4448\n#define mmSCL4_SCL_HORZ_FILTER_CONTROL                                          0x4748\n#define mmSCL5_SCL_HORZ_FILTER_CONTROL                                          0x4a48\n#define mmSCL_HORZ_FILTER_SCALE_RATIO                                           0x1b49\n#define mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO                                      0x1b49\n#define mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO                                      0x1e49\n#define mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO                                      0x4149\n#define mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO                                      0x4449\n#define mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO                                      0x4749\n#define mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO                                      0x4a49\n#define mmSCL_HORZ_FILTER_INIT                                                  0x1b4a\n#define mmSCL0_SCL_HORZ_FILTER_INIT                                             0x1b4a\n#define mmSCL1_SCL_HORZ_FILTER_INIT                                             0x1e4a\n#define mmSCL2_SCL_HORZ_FILTER_INIT                                             0x414a\n#define mmSCL3_SCL_HORZ_FILTER_INIT                                             0x444a\n#define mmSCL4_SCL_HORZ_FILTER_INIT                                             0x474a\n#define mmSCL5_SCL_HORZ_FILTER_INIT                                             0x4a4a\n#define mmSCL_VERT_FILTER_CONTROL                                               0x1b4b\n#define mmSCL0_SCL_VERT_FILTER_CONTROL                                          0x1b4b\n#define mmSCL1_SCL_VERT_FILTER_CONTROL                                          0x1e4b\n#define mmSCL2_SCL_VERT_FILTER_CONTROL                                          0x414b\n#define mmSCL3_SCL_VERT_FILTER_CONTROL                                          0x444b\n#define mmSCL4_SCL_VERT_FILTER_CONTROL                                          0x474b\n#define mmSCL5_SCL_VERT_FILTER_CONTROL                                          0x4a4b\n#define mmSCL_VERT_FILTER_SCALE_RATIO                                           0x1b4c\n#define mmSCL0_SCL_VERT_FILTER_SCALE_RATIO                                      0x1b4c\n#define mmSCL1_SCL_VERT_FILTER_SCALE_RATIO                                      0x1e4c\n#define mmSCL2_SCL_VERT_FILTER_SCALE_RATIO                                      0x414c\n#define mmSCL3_SCL_VERT_FILTER_SCALE_RATIO                                      0x444c\n#define mmSCL4_SCL_VERT_FILTER_SCALE_RATIO                                      0x474c\n#define mmSCL5_SCL_VERT_FILTER_SCALE_RATIO                                      0x4a4c\n#define mmSCL_VERT_FILTER_INIT                                                  0x1b4d\n#define mmSCL0_SCL_VERT_FILTER_INIT                                             0x1b4d\n#define mmSCL1_SCL_VERT_FILTER_INIT                                             0x1e4d\n#define mmSCL2_SCL_VERT_FILTER_INIT                                             0x414d\n#define mmSCL3_SCL_VERT_FILTER_INIT                                             0x444d\n#define mmSCL4_SCL_VERT_FILTER_INIT                                             0x474d\n#define mmSCL5_SCL_VERT_FILTER_INIT                                             0x4a4d\n#define mmSCL_VERT_FILTER_INIT_BOT                                              0x1b4e\n#define mmSCL0_SCL_VERT_FILTER_INIT_BOT                                         0x1b4e\n#define mmSCL1_SCL_VERT_FILTER_INIT_BOT                                         0x1e4e\n#define mmSCL2_SCL_VERT_FILTER_INIT_BOT                                         0x414e\n#define mmSCL3_SCL_VERT_FILTER_INIT_BOT                                         0x444e\n#define mmSCL4_SCL_VERT_FILTER_INIT_BOT                                         0x474e\n#define mmSCL5_SCL_VERT_FILTER_INIT_BOT                                         0x4a4e\n#define mmSCL_ROUND_OFFSET                                                      0x1b4f\n#define mmSCL0_SCL_ROUND_OFFSET                                                 0x1b4f\n#define mmSCL1_SCL_ROUND_OFFSET                                                 0x1e4f\n#define mmSCL2_SCL_ROUND_OFFSET                                                 0x414f\n#define mmSCL3_SCL_ROUND_OFFSET                                                 0x444f\n#define mmSCL4_SCL_ROUND_OFFSET                                                 0x474f\n#define mmSCL5_SCL_ROUND_OFFSET                                                 0x4a4f\n#define mmSCL_UPDATE                                                            0x1b51\n#define mmSCL0_SCL_UPDATE                                                       0x1b51\n#define mmSCL1_SCL_UPDATE                                                       0x1e51\n#define mmSCL2_SCL_UPDATE                                                       0x4151\n#define mmSCL3_SCL_UPDATE                                                       0x4451\n#define mmSCL4_SCL_UPDATE                                                       0x4751\n#define mmSCL5_SCL_UPDATE                                                       0x4a51\n#define mmSCL_F_SHARP_CONTROL                                                   0x1b53\n#define mmSCL0_SCL_F_SHARP_CONTROL                                              0x1b53\n#define mmSCL1_SCL_F_SHARP_CONTROL                                              0x1e53\n#define mmSCL2_SCL_F_SHARP_CONTROL                                              0x4153\n#define mmSCL3_SCL_F_SHARP_CONTROL                                              0x4453\n#define mmSCL4_SCL_F_SHARP_CONTROL                                              0x4753\n#define mmSCL5_SCL_F_SHARP_CONTROL                                              0x4a53\n#define mmSCL_ALU_CONTROL                                                       0x1b54\n#define mmSCL0_SCL_ALU_CONTROL                                                  0x1b54\n#define mmSCL1_SCL_ALU_CONTROL                                                  0x1e54\n#define mmSCL2_SCL_ALU_CONTROL                                                  0x4154\n#define mmSCL3_SCL_ALU_CONTROL                                                  0x4454\n#define mmSCL4_SCL_ALU_CONTROL                                                  0x4754\n#define mmSCL5_SCL_ALU_CONTROL                                                  0x4a54\n#define mmSCL_COEF_RAM_CONFLICT_STATUS                                          0x1b55\n#define mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS                                     0x1b55\n#define mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS                                     0x1e55\n#define mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS                                     0x4155\n#define mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS                                     0x4455\n#define mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS                                     0x4755\n#define mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS                                     0x4a55\n#define mmVIEWPORT_START                                                        0x1b5c\n#define mmSCL0_VIEWPORT_START                                                   0x1b5c\n#define mmSCL1_VIEWPORT_START                                                   0x1e5c\n#define mmSCL2_VIEWPORT_START                                                   0x415c\n#define mmSCL3_VIEWPORT_START                                                   0x445c\n#define mmSCL4_VIEWPORT_START                                                   0x475c\n#define mmSCL5_VIEWPORT_START                                                   0x4a5c\n#define mmVIEWPORT_SIZE                                                         0x1b5d\n#define mmSCL0_VIEWPORT_SIZE                                                    0x1b5d\n#define mmSCL1_VIEWPORT_SIZE                                                    0x1e5d\n#define mmSCL2_VIEWPORT_SIZE                                                    0x415d\n#define mmSCL3_VIEWPORT_SIZE                                                    0x445d\n#define mmSCL4_VIEWPORT_SIZE                                                    0x475d\n#define mmSCL5_VIEWPORT_SIZE                                                    0x4a5d\n#define mmEXT_OVERSCAN_LEFT_RIGHT                                               0x1b5e\n#define mmSCL0_EXT_OVERSCAN_LEFT_RIGHT                                          0x1b5e\n#define mmSCL1_EXT_OVERSCAN_LEFT_RIGHT                                          0x1e5e\n#define mmSCL2_EXT_OVERSCAN_LEFT_RIGHT                                          0x415e\n#define mmSCL3_EXT_OVERSCAN_LEFT_RIGHT                                          0x445e\n#define mmSCL4_EXT_OVERSCAN_LEFT_RIGHT                                          0x475e\n#define mmSCL5_EXT_OVERSCAN_LEFT_RIGHT                                          0x4a5e\n#define mmEXT_OVERSCAN_TOP_BOTTOM                                               0x1b5f\n#define mmSCL0_EXT_OVERSCAN_TOP_BOTTOM                                          0x1b5f\n#define mmSCL1_EXT_OVERSCAN_TOP_BOTTOM                                          0x1e5f\n#define mmSCL2_EXT_OVERSCAN_TOP_BOTTOM                                          0x415f\n#define mmSCL3_EXT_OVERSCAN_TOP_BOTTOM                                          0x445f\n#define mmSCL4_EXT_OVERSCAN_TOP_BOTTOM                                          0x475f\n#define mmSCL5_EXT_OVERSCAN_TOP_BOTTOM                                          0x4a5f\n#define mmSCL_MODE_CHANGE_DET1                                                  0x1b60\n#define mmSCL0_SCL_MODE_CHANGE_DET1                                             0x1b60\n#define mmSCL1_SCL_MODE_CHANGE_DET1                                             0x1e60\n#define mmSCL2_SCL_MODE_CHANGE_DET1                                             0x4160\n#define mmSCL3_SCL_MODE_CHANGE_DET1                                             0x4460\n#define mmSCL4_SCL_MODE_CHANGE_DET1                                             0x4760\n#define mmSCL5_SCL_MODE_CHANGE_DET1                                             0x4a60\n#define mmSCL_MODE_CHANGE_DET2                                                  0x1b61\n#define mmSCL0_SCL_MODE_CHANGE_DET2                                             0x1b61\n#define mmSCL1_SCL_MODE_CHANGE_DET2                                             0x1e61\n#define mmSCL2_SCL_MODE_CHANGE_DET2                                             0x4161\n#define mmSCL3_SCL_MODE_CHANGE_DET2                                             0x4461\n#define mmSCL4_SCL_MODE_CHANGE_DET2                                             0x4761\n#define mmSCL5_SCL_MODE_CHANGE_DET2                                             0x4a61\n#define mmSCL_MODE_CHANGE_DET3                                                  0x1b62\n#define mmSCL0_SCL_MODE_CHANGE_DET3                                             0x1b62\n#define mmSCL1_SCL_MODE_CHANGE_DET3                                             0x1e62\n#define mmSCL2_SCL_MODE_CHANGE_DET3                                             0x4162\n#define mmSCL3_SCL_MODE_CHANGE_DET3                                             0x4462\n#define mmSCL4_SCL_MODE_CHANGE_DET3                                             0x4762\n#define mmSCL5_SCL_MODE_CHANGE_DET3                                             0x4a62\n#define mmSCL_MODE_CHANGE_MASK                                                  0x1b63\n#define mmSCL0_SCL_MODE_CHANGE_MASK                                             0x1b63\n#define mmSCL1_SCL_MODE_CHANGE_MASK                                             0x1e63\n#define mmSCL2_SCL_MODE_CHANGE_MASK                                             0x4163\n#define mmSCL3_SCL_MODE_CHANGE_MASK                                             0x4463\n#define mmSCL4_SCL_MODE_CHANGE_MASK                                             0x4763\n#define mmSCL5_SCL_MODE_CHANGE_MASK                                             0x4a63\n#define mmSCL_DEBUG2                                                            0x1b69\n#define mmSCL0_SCL_DEBUG2                                                       0x1b69\n#define mmSCL1_SCL_DEBUG2                                                       0x1e69\n#define mmSCL2_SCL_DEBUG2                                                       0x4169\n#define mmSCL3_SCL_DEBUG2                                                       0x4469\n#define mmSCL4_SCL_DEBUG2                                                       0x4769\n#define mmSCL5_SCL_DEBUG2                                                       0x4a69\n#define mmSCL_DEBUG                                                             0x1b6a\n#define mmSCL0_SCL_DEBUG                                                        0x1b6a\n#define mmSCL1_SCL_DEBUG                                                        0x1e6a\n#define mmSCL2_SCL_DEBUG                                                        0x416a\n#define mmSCL3_SCL_DEBUG                                                        0x446a\n#define mmSCL4_SCL_DEBUG                                                        0x476a\n#define mmSCL5_SCL_DEBUG                                                        0x4a6a\n#define mmSCL_TEST_DEBUG_INDEX                                                  0x1b6b\n#define mmSCL0_SCL_TEST_DEBUG_INDEX                                             0x1b6b\n#define mmSCL1_SCL_TEST_DEBUG_INDEX                                             0x1e6b\n#define mmSCL2_SCL_TEST_DEBUG_INDEX                                             0x416b\n#define mmSCL3_SCL_TEST_DEBUG_INDEX                                             0x446b\n#define mmSCL4_SCL_TEST_DEBUG_INDEX                                             0x476b\n#define mmSCL5_SCL_TEST_DEBUG_INDEX                                             0x4a6b\n#define mmSCL_TEST_DEBUG_DATA                                                   0x1b6c\n#define mmSCL0_SCL_TEST_DEBUG_DATA                                              0x1b6c\n#define mmSCL1_SCL_TEST_DEBUG_DATA                                              0x1e6c\n#define mmSCL2_SCL_TEST_DEBUG_DATA                                              0x416c\n#define mmSCL3_SCL_TEST_DEBUG_DATA                                              0x446c\n#define mmSCL4_SCL_TEST_DEBUG_DATA                                              0x476c\n#define mmSCL5_SCL_TEST_DEBUG_DATA                                              0x4a6c\n#define mmGENMO_WT                                                              0xf0\n#define mmGENMO_RD                                                              0xf3\n#define mmGENENB                                                                0xf0\n#define mmGENFC_WT                                                              0xee\n#define mmVGA0_GENFC_WT                                                         0xee\n#define mmVGA1_GENFC_WT                                                         0xf6\n#define mmGENFC_RD                                                              0xf2\n#define mmGENS0                                                                 0xf0\n#define mmGENS1                                                                 0xee\n#define mmVGA0_GENS1                                                            0xee\n#define mmVGA1_GENS1                                                            0xf6\n#define mmDAC_DATA                                                              0xf2\n#define mmDAC_MASK                                                              0xf1\n#define mmDAC_R_INDEX                                                           0xf1\n#define mmDAC_W_INDEX                                                           0xf2\n#define mmSEQ8_IDX                                                              0xf1\n#define mmSEQ8_DATA                                                             0xf1\n#define ixSEQ00                                                                 0x0\n#define ixSEQ01                                                                 0x1\n#define ixSEQ02                                                                 0x2\n#define ixSEQ03                                                                 0x3\n#define ixSEQ04                                                                 0x4\n#define mmCRTC8_IDX                                                             0xed\n#define mmVGA0_CRTC8_IDX                                                        0xed\n#define mmVGA1_CRTC8_IDX                                                        0xf5\n#define mmCRTC8_DATA                                                            0xed\n#define mmVGA0_CRTC8_DATA                                                       0xed\n#define mmVGA1_CRTC8_DATA                                                       0xf5\n#define ixCRT00                                                                 0x0\n#define ixCRT01                                                                 0x1\n#define ixCRT02                                                                 0x2\n#define ixCRT03                                                                 0x3\n#define ixCRT04                                                                 0x4\n#define ixCRT05                                                                 0x5\n#define ixCRT06                                                                 0x6\n#define ixCRT07                                                                 0x7\n#define ixCRT08                                                                 0x8\n#define ixCRT09                                                                 0x9\n#define ixCRT0A                                                                 0xa\n#define ixCRT0B                                                                 0xb\n#define ixCRT0C                                                                 0xc\n#define ixCRT0D                                                                 0xd\n#define ixCRT0E                                                                 0xe\n#define ixCRT0F                                                                 0xf\n#define ixCRT10                                                                 0x10\n#define ixCRT11                                                                 0x11\n#define ixCRT12                                                                 0x12\n#define ixCRT13                                                                 0x13\n#define ixCRT14                                                                 0x14\n#define ixCRT15                                                                 0x15\n#define ixCRT16                                                                 0x16\n#define ixCRT17                                                                 0x17\n#define ixCRT18                                                                 0x18\n#define ixCRT1E                                                                 0x1e\n#define ixCRT1F                                                                 0x1f\n#define ixCRT22                                                                 0x22\n#define mmGRPH8_IDX                                                             0xf3\n#define mmGRPH8_DATA                                                            0xf3\n#define ixGRA00                                                                 0x0\n#define ixGRA01                                                                 0x1\n#define ixGRA02                                                                 0x2\n#define ixGRA03                                                                 0x3\n#define ixGRA04                                                                 0x4\n#define ixGRA05                                                                 0x5\n#define ixGRA06                                                                 0x6\n#define ixGRA07                                                                 0x7\n#define ixGRA08                                                                 0x8\n#define mmATTRX                                                                 0xf0\n#define mmATTRDW                                                                0xf0\n#define mmATTRDR                                                                0xf0\n#define ixATTR00                                                                0x0\n#define ixATTR01                                                                0x1\n#define ixATTR02                                                                0x2\n#define ixATTR03                                                                0x3\n#define ixATTR04                                                                0x4\n#define ixATTR05                                                                0x5\n#define ixATTR06                                                                0x6\n#define ixATTR07                                                                0x7\n#define ixATTR08                                                                0x8\n#define ixATTR09                                                                0x9\n#define ixATTR0A                                                                0xa\n#define ixATTR0B                                                                0xb\n#define ixATTR0C                                                                0xc\n#define ixATTR0D                                                                0xd\n#define ixATTR0E                                                                0xe\n#define ixATTR0F                                                                0xf\n#define ixATTR10                                                                0x10\n#define ixATTR11                                                                0x11\n#define ixATTR12                                                                0x12\n#define ixATTR13                                                                0x13\n#define ixATTR14                                                                0x14\n#define mmVGA_RENDER_CONTROL                                                    0xc0\n#define mmVGA_SOURCE_SELECT                                                     0xfc\n#define mmVGA_SEQUENCER_RESET_CONTROL                                           0xc1\n#define mmVGA_MODE_CONTROL                                                      0xc2\n#define mmVGA_SURFACE_PITCH_SELECT                                              0xc3\n#define mmVGA_MEMORY_BASE_ADDRESS                                               0xc4\n#define mmVGA_MEMORY_BASE_ADDRESS_HIGH                                          0xc9\n#define mmVGA_DISPBUF1_SURFACE_ADDR                                             0xc6\n#define mmVGA_DISPBUF2_SURFACE_ADDR                                             0xc8\n#define mmVGA_HDP_CONTROL                                                       0xca\n#define mmVGA_CACHE_CONTROL                                                     0xcb\n#define mmD1VGA_CONTROL                                                         0xcc\n#define mmD2VGA_CONTROL                                                         0xce\n#define mmD3VGA_CONTROL                                                         0xf8\n#define mmD4VGA_CONTROL                                                         0xf9\n#define mmD5VGA_CONTROL                                                         0xfa\n#define mmD6VGA_CONTROL                                                         0xfb\n#define mmVGA_HW_DEBUG                                                          0xcf\n#define mmVGA_STATUS                                                            0xd0\n#define mmVGA_INTERRUPT_CONTROL                                                 0xd1\n#define mmVGA_STATUS_CLEAR                                                      0xd2\n#define mmVGA_INTERRUPT_STATUS                                                  0xd3\n#define mmVGA_MAIN_CONTROL                                                      0xd4\n#define mmVGA_TEST_CONTROL                                                      0xd5\n#define mmVGA_DEBUG_READBACK_INDEX                                              0xd6\n#define mmVGA_DEBUG_READBACK_DATA                                               0xd7\n#define mmVGA_MEM_WRITE_PAGE_ADDR                                               0x12\n#define mmVGA_MEM_READ_PAGE_ADDR                                                0x13\n#define mmVGA_TEST_DEBUG_INDEX                                                  0xc5\n#define mmVGA_TEST_DEBUG_DATA                                                   0xc7\n#define ixVGADCC_DBG_DCCIF_C                                                    0x7e\n#define mmBPHYC_DAC_MACRO_CNTL                                                  0x19fd\n#define mmBPHYC_DAC_AUTO_CALIB_CONTROL                                          0x19fe\n#define mmDPG_PIPE_ARBITRATION_CONTROL1                                         0x1b30\n#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1                                0x1b30\n#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1                                0x1e30\n#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1                                0x4130\n#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1                                0x4430\n#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1                                0x4730\n#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1                                0x4a30\n#define mmDPG_PIPE_ARBITRATION_CONTROL2                                         0x1b31\n#define mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2                                0x1b31\n#define mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2                                0x1e31\n#define mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2                                0x4131\n#define mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2                                0x4431\n#define mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2                                0x4731\n#define mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2                                0x4a31\n#define mmDPG_WATERMARK_MASK_CONTROL                                            0x1b32\n#define mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL                                   0x1b32\n#define mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL                                   0x1e32\n#define mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL                                   0x4132\n#define mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL                                   0x4432\n#define mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL                                   0x4732\n#define mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL                                   0x4a32\n#define mmDPG_PIPE_URGENCY_CONTROL                                              0x1b33\n#define mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL                                     0x1b33\n#define mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL                                     0x1e33\n#define mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL                                     0x4133\n#define mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL                                     0x4433\n#define mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL                                     0x4733\n#define mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL                                     0x4a33\n#define mmDPG_PIPE_DPM_CONTROL                                                  0x1b34\n#define mmDMIF_PG0_DPG_PIPE_DPM_CONTROL                                         0x1b34\n#define mmDMIF_PG1_DPG_PIPE_DPM_CONTROL                                         0x1e34\n#define mmDMIF_PG2_DPG_PIPE_DPM_CONTROL                                         0x4134\n#define mmDMIF_PG3_DPG_PIPE_DPM_CONTROL                                         0x4434\n#define mmDMIF_PG4_DPG_PIPE_DPM_CONTROL                                         0x4734\n#define mmDMIF_PG5_DPG_PIPE_DPM_CONTROL                                         0x4a34\n#define mmDPG_PIPE_STUTTER_CONTROL                                              0x1b35\n#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL                                     0x1b35\n#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL                                     0x1e35\n#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL                                     0x4135\n#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL                                     0x4435\n#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL                                     0x4735\n#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL                                     0x4a35\n#define mmDPG_PIPE_NB_PSTATE_CHANGE_CONTROL                                     0x1b36\n#define mmDMIF_PG0_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL                            0x1b36\n#define mmDMIF_PG1_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL                            0x1e36\n#define mmDMIF_PG2_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL                            0x4136\n#define mmDMIF_PG3_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL                            0x4436\n#define mmDMIF_PG4_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL                            0x4736\n#define mmDMIF_PG5_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL                            0x4a36\n#define mmDPG_PIPE_STUTTER_CONTROL_NONLPTCH                                     0x1b37\n#define mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL_NONLPTCH                            0x1b37\n#define mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL_NONLPTCH                            0x1e37\n#define mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL_NONLPTCH                            0x4137\n#define mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL_NONLPTCH                            0x4437\n#define mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL_NONLPTCH                            0x4737\n#define mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL_NONLPTCH                            0x4a37\n#define mmDPG_REPEATER_PROGRAM                                                  0x1b3a\n#define mmDMIF_PG0_DPG_REPEATER_PROGRAM                                         0x1b3a\n#define mmDMIF_PG1_DPG_REPEATER_PROGRAM                                         0x1e3a\n#define mmDMIF_PG2_DPG_REPEATER_PROGRAM                                         0x413a\n#define mmDMIF_PG3_DPG_REPEATER_PROGRAM                                         0x443a\n#define mmDMIF_PG4_DPG_REPEATER_PROGRAM                                         0x473a\n#define mmDMIF_PG5_DPG_REPEATER_PROGRAM                                         0x4a3a\n#define mmDPG_HW_DEBUG_A                                                        0x1b3b\n#define mmDMIF_PG0_DPG_HW_DEBUG_A                                               0x1b3b\n#define mmDMIF_PG1_DPG_HW_DEBUG_A                                               0x1e3b\n#define mmDMIF_PG2_DPG_HW_DEBUG_A                                               0x413b\n#define mmDMIF_PG3_DPG_HW_DEBUG_A                                               0x443b\n#define mmDMIF_PG4_DPG_HW_DEBUG_A                                               0x473b\n#define mmDMIF_PG5_DPG_HW_DEBUG_A                                               0x4a3b\n#define mmDPG_HW_DEBUG_B                                                        0x1b3c\n#define mmDMIF_PG0_DPG_HW_DEBUG_B                                               0x1b3c\n#define mmDMIF_PG1_DPG_HW_DEBUG_B                                               0x1e3c\n#define mmDMIF_PG2_DPG_HW_DEBUG_B                                               0x413c\n#define mmDMIF_PG3_DPG_HW_DEBUG_B                                               0x443c\n#define mmDMIF_PG4_DPG_HW_DEBUG_B                                               0x473c\n#define mmDMIF_PG5_DPG_HW_DEBUG_B                                               0x4a3c\n#define mmDPG_TEST_DEBUG_INDEX                                                  0x1b38\n#define mmDMIF_PG0_DPG_TEST_DEBUG_INDEX                                         0x1b38\n#define mmDMIF_PG1_DPG_TEST_DEBUG_INDEX                                         0x1e38\n#define mmDMIF_PG2_DPG_TEST_DEBUG_INDEX                                         0x4138\n#define mmDMIF_PG3_DPG_TEST_DEBUG_INDEX                                         0x4438\n#define mmDMIF_PG4_DPG_TEST_DEBUG_INDEX                                         0x4738\n#define mmDMIF_PG5_DPG_TEST_DEBUG_INDEX                                         0x4a38\n#define mmDPG_TEST_DEBUG_DATA                                                   0x1b39\n#define mmDMIF_PG0_DPG_TEST_DEBUG_DATA                                          0x1b39\n#define mmDMIF_PG1_DPG_TEST_DEBUG_DATA                                          0x1e39\n#define mmDMIF_PG2_DPG_TEST_DEBUG_DATA                                          0x4139\n#define mmDMIF_PG3_DPG_TEST_DEBUG_DATA                                          0x4439\n#define mmDMIF_PG4_DPG_TEST_DEBUG_DATA                                          0x4739\n#define mmDMIF_PG5_DPG_TEST_DEBUG_DATA                                          0x4a39\n#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                       0x18\n#define mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                        0x18\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                   0xf00\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID                            0xf02\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT                 0xf04\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT             0x1f04\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                         0x1f05\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES               0x1f0a\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                     0x1f0b\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES                       0x1f0f\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE                          0x1705\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET                                0x17ff\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                0x1720\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2              0x1721\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3              0x1722\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4              0x1723\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION            0x1770\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                   0x17d2\n#define mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID                            0x17d3\n#define mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL                                 0x17d5\n#define mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL                                   0x17d6\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                         0x17d7\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES               0x17d8\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                     0x17d9\n#define mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES                       0x17da\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE                          0x17db\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET                                0x17dc\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                0x17dd\n#define mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION            0x17de\n#define mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY                                     0x17d4\n#define mmAZALIA_F0_CODEC_DEBUG                                                 0x17df\n#define mmAZALIA_F0_GTC_GROUP_OFFSET0                                           0x17e1\n#define mmAZALIA_F0_GTC_GROUP_OFFSET1                                           0x17e2\n#define mmAZALIA_F0_GTC_GROUP_OFFSET2                                           0x17e3\n#define mmAZALIA_F0_GTC_GROUP_OFFSET3                                           0x17e4\n#define mmAZALIA_F0_GTC_GROUP_OFFSET4                                           0x17e5\n#define mmAZALIA_F0_GTC_GROUP_OFFSET5                                           0x17e6\n#define mmAZALIA_F0_GTC_GROUP_OFFSET6                                           0x17e7\n#define mmGLOBAL_CAPABILITIES                                                   0x0\n#define mmMINOR_VERSION                                                         0x0\n#define mmMAJOR_VERSION                                                         0x0\n#define mmOUTPUT_PAYLOAD_CAPABILITY                                             0x1\n#define mmINPUT_PAYLOAD_CAPABILITY                                              0x1\n#define mmGLOBAL_CONTROL                                                        0x2\n#define mmWAKE_ENABLE                                                           0x3\n#define mmSTATE_CHANGE_STATUS                                                   0x3\n#define mmGLOBAL_STATUS                                                         0x4\n#define mmOUTPUT_STREAM_PAYLOAD_CAPABILITY                                      0x6\n#define mmINTERRUPT_CONTROL                                                     0x8\n#define mmINTERRUPT_STATUS                                                      0x9\n#define mmWALL_CLOCK_COUNTER                                                    0xc\n#define mmSTREAM_SYNCHRONIZATION                                                0xe\n#define mmCORB_LOWER_BASE_ADDRESS                                               0x10\n#define mmCORB_UPPER_BASE_ADDRESS                                               0x11\n#define mmCORB_WRITE_POINTER                                                    0x12\n#define mmCORB_READ_POINTER                                                     0x12\n#define mmCORB_CONTROL                                                          0x13\n#define mmCORB_STATUS                                                           0x13\n#define mmCORB_SIZE                                                             0x13\n#define mmRIRB_LOWER_BASE_ADDRESS                                               0x14\n#define mmRIRB_UPPER_BASE_ADDRESS                                               0x15\n#define mmRIRB_WRITE_POINTER                                                    0x16\n#define mmRESPONSE_INTERRUPT_COUNT                                              0x16\n#define mmRIRB_CONTROL                                                          0x17\n#define mmRIRB_STATUS                                                           0x17\n#define mmRIRB_SIZE                                                             0x17\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE                                    0x18\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                              0x18\n#define mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                               0x18\n#define mmIMMEDIATE_RESPONSE_INPUT_INTERFACE                                    0x19\n#define mmIMMEDIATE_COMMAND_STATUS                                              0x1a\n#define mmDMA_POSITION_LOWER_BASE_ADDRESS                                       0x1c\n#define mmDMA_POSITION_UPPER_BASE_ADDRESS                                       0x1d\n#define mmWALL_CLOCK_COUNTER_ALIAS                                              0x80c\n#define mmOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                           0x20\n#define mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER              0x21\n#define mmOUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                         0x22\n#define mmOUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                             0x23\n#define mmOUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                    0x24\n#define mmOUTPUT_STREAM_DESCRIPTOR_FORMAT                                       0x24\n#define mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS               0x26\n#define mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS               0x27\n#define mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS        0x821\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                   0x18\n#define mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                    0x18\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES         0x2f09\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES              0x2f0a\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                    0x2f0b\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                    0x2200\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                   0x2706\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                   0x270d\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2                 0x270e\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3                 0x273e\n#define ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL                              0x2724\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE                           0x2770\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                       0x2771\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES               0x3f09\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES                            0x3f0c\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH                  0x3f0e\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY            0x3702\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL                            0x3707\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                      0x3708\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                        0x3709\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT            0x371c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2          0x371d\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3          0x371e\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4          0x371f\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION               0x3770\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION                        0x3771\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO                             0x3772\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR                          0x3776\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA                     0x3776\n#define ixAUDIO_DESCRIPTOR0                                                     0x1\n#define ixAUDIO_DESCRIPTOR1                                                     0x2\n#define ixAUDIO_DESCRIPTOR2                                                     0x3\n#define ixAUDIO_DESCRIPTOR3                                                     0x4\n#define ixAUDIO_DESCRIPTOR4                                                     0x5\n#define ixAUDIO_DESCRIPTOR5                                                     0x6\n#define ixAUDIO_DESCRIPTOR6                                                     0x7\n#define ixAUDIO_DESCRIPTOR7                                                     0x8\n#define ixAUDIO_DESCRIPTOR8                                                     0x9\n#define ixAUDIO_DESCRIPTOR9                                                     0xa\n#define ixAUDIO_DESCRIPTOR10                                                    0xb\n#define ixAUDIO_DESCRIPTOR11                                                    0xc\n#define ixAUDIO_DESCRIPTOR12                                                    0xd\n#define ixAUDIO_DESCRIPTOR13                                                    0xe\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE                     0x3777\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE                     0x3778\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE                     0x3779\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE                     0x377a\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC                                   0x377b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_HBR                                       0x377c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX                     0x3780\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA                      0x3781\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID                           0x0\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID                                0x1\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN                      0x2\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0                                   0x3\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1                                   0x4\n#define ixSINK_DESCRIPTION0                                                     0x5\n#define ixSINK_DESCRIPTION1                                                     0x6\n#define ixSINK_DESCRIPTION2                                                     0x7\n#define ixSINK_DESCRIPTION3                                                     0x8\n#define ixSINK_DESCRIPTION4                                                     0x9\n#define ixSINK_DESCRIPTION5                                                     0xa\n#define ixSINK_DESCRIPTION6                                                     0xb\n#define ixSINK_DESCRIPTION7                                                     0xc\n#define ixSINK_DESCRIPTION8                                                     0xd\n#define ixSINK_DESCRIPTION9                                                     0xe\n#define ixSINK_DESCRIPTION10                                                    0xf\n#define ixSINK_DESCRIPTION11                                                    0x10\n#define ixSINK_DESCRIPTION12                                                    0x11\n#define ixSINK_DESCRIPTION13                                                    0x12\n#define ixSINK_DESCRIPTION14                                                    0x13\n#define ixSINK_DESCRIPTION15                                                    0x14\n#define ixSINK_DESCRIPTION16                                                    0x15\n#define ixSINK_DESCRIPTION17                                                    0x16\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE                      0x3785\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE                      0x3786\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE                      0x3787\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE                      0x3788\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                         0x3789\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0                             0x378a\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1                             0x378b\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2                             0x378c\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3                             0x378d\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4                             0x378e\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5                             0x378f\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6                             0x3790\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7                             0x3791\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8                             0x3792\n#define ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO                                  0x3793\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                     0x3797\n#define mmAZALIA_CONTROLLER_CLOCK_GATING                                        0x17b9\n#define mmAZALIA_AUDIO_DTO                                                      0x17ba\n#define mmAZALIA_AUDIO_DTO_CONTROL                                              0x17bb\n#define mmAZALIA_SCLK_CONTROL                                                   0x17bc\n#define mmAZALIA_UNDERFLOW_FILLER_SAMPLE                                        0x17bd\n#define mmAZALIA_DATA_DMA_CONTROL                                               0x17be\n#define mmAZALIA_BDL_DMA_CONTROL                                                0x17bf\n#define mmAZALIA_RIRB_AND_DP_CONTROL                                            0x17c0\n#define mmAZALIA_CORB_DMA_CONTROL                                               0x17c1\n#define mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER                          0x17c9\n#define mmAZALIA_CYCLIC_BUFFER_SYNC                                             0x17ca\n#define mmAZALIA_GLOBAL_CAPABILITIES                                            0x17cb\n#define mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY                                      0x17cc\n#define mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL                                  0x17cd\n#define mmAZALIA_CONTROLLER_DEBUG                                               0x17cf\n#define mmAZALIA_CRC0_CONTROL0                                                  0x17ae\n#define mmAZALIA_CRC0_CONTROL1                                                  0x17af\n#define mmAZALIA_CRC0_CONTROL2                                                  0x17b0\n#define mmAZALIA_CRC0_CONTROL3                                                  0x17b1\n#define mmAZALIA_CRC0_RESULT                                                    0x17b2\n#define ixAZALIA_CRC0_CHANNEL0                                                  0x0\n#define ixAZALIA_CRC0_CHANNEL1                                                  0x1\n#define ixAZALIA_CRC0_CHANNEL2                                                  0x2\n#define ixAZALIA_CRC0_CHANNEL3                                                  0x3\n#define ixAZALIA_CRC0_CHANNEL4                                                  0x4\n#define ixAZALIA_CRC0_CHANNEL5                                                  0x5\n#define ixAZALIA_CRC0_CHANNEL6                                                  0x6\n#define ixAZALIA_CRC0_CHANNEL7                                                  0x7\n#define mmAZALIA_CRC1_CONTROL0                                                  0x17b3\n#define mmAZALIA_CRC1_CONTROL1                                                  0x17b4\n#define mmAZALIA_CRC1_CONTROL2                                                  0x17b5\n#define mmAZALIA_CRC1_CONTROL3                                                  0x17b6\n#define mmAZALIA_CRC1_RESULT                                                    0x17b7\n#define ixAZALIA_CRC1_CHANNEL0                                                  0x0\n#define ixAZALIA_CRC1_CHANNEL1                                                  0x1\n#define ixAZALIA_CRC1_CHANNEL2                                                  0x2\n#define ixAZALIA_CRC1_CHANNEL3                                                  0x3\n#define ixAZALIA_CRC1_CHANNEL4                                                  0x4\n#define ixAZALIA_CRC1_CHANNEL5                                                  0x5\n#define ixAZALIA_CRC1_CHANNEL6                                                  0x6\n#define ixAZALIA_CRC1_CHANNEL7                                                  0x7\n#define mmAZ_TEST_DEBUG_INDEX                                                   0x17d0\n#define mmAZ_TEST_DEBUG_DATA                                                    0x17d1\n#define mmAZALIA_STREAM_INDEX                                                   0x17e8\n#define mmAZF0STREAM0_AZALIA_STREAM_INDEX                                       0x17e8\n#define mmAZF0STREAM1_AZALIA_STREAM_INDEX                                       0x17ec\n#define mmAZF0STREAM2_AZALIA_STREAM_INDEX                                       0x17f0\n#define mmAZF0STREAM3_AZALIA_STREAM_INDEX                                       0x17f4\n#define mmAZF0STREAM4_AZALIA_STREAM_INDEX                                       0x17f8\n#define mmAZF0STREAM5_AZALIA_STREAM_INDEX                                       0x17fc\n#define mmAZALIA_STREAM_DATA                                                    0x17e9\n#define mmAZF0STREAM0_AZALIA_STREAM_DATA                                        0x17e9\n#define mmAZF0STREAM1_AZALIA_STREAM_DATA                                        0x17ed\n#define mmAZF0STREAM2_AZALIA_STREAM_DATA                                        0x17f1\n#define mmAZF0STREAM3_AZALIA_STREAM_DATA                                        0x17f5\n#define mmAZF0STREAM4_AZALIA_STREAM_DATA                                        0x17f9\n#define mmAZF0STREAM5_AZALIA_STREAM_DATA                                        0x17fd\n#define ixAZALIA_FIFO_SIZE_CONTROL                                              0x0\n#define ixAZALIA_LATENCY_COUNTER_CONTROL                                        0x1\n#define ixAZALIA_WORSTCASE_LATENCY_COUNT                                        0x2\n#define ixAZALIA_CUMULATIVE_LATENCY_COUNT                                       0x3\n#define ixAZALIA_CUMULATIVE_REQUEST_COUNT                                       0x4\n#define ixAZALIA_STREAM_DEBUG                                                   0x5\n#define mmAZALIA_F0_CODEC_ENDPOINT_INDEX                                        0x1780\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x1780\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x1786\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x178c\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x1792\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x1798\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x179e\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX                          0x17a4\n#define mmAZALIA_F0_CODEC_ENDPOINT_DATA                                         0x1781\n#define mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x1781\n#define mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x1787\n#define mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x178d\n#define mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x1793\n#define mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x1799\n#define mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x179f\n#define mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA                           0x17a5\n#define ixAZALIA_F0_CODEC_CONVERTER_PIN_DEBUG                                   0x0\n#define ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES         0x1\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                    0x2\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                   0x3\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                   0x4\n#define ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                    0x5\n#define ixAZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES              0x6\n#define ixAZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                              0x7\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                           0x8\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                       0x9\n#define ixAZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_OFFSET_DEBUG                    0xa\n#define ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                           0xc\n#define ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                       0xd\n#define ixAZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                       0xe\n#define ixAZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES               0x20\n#define ixAZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                            0x21\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                      0x22\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                        0x23\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                            0x24\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                           0x25\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                         0x28\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                         0x29\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                         0x2a\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                         0x2b\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                         0x2c\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                         0x2d\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                         0x2e\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                         0x2f\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                         0x30\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                         0x31\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                        0x32\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                        0x33\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                        0x34\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                        0x35\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                       0x36\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                      0x57\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                         0x58\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                          0x37\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                              0x38\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                0x3a\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                0x3b\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                0x3c\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                0x3d\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                0x3e\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                0x3f\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                0x40\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                0x41\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                0x42\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                          0x54\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                0x55\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT            0x56\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                             0x59\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                             0x5a\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                             0x5b\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                             0x5c\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                             0x5d\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                             0x5e\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                             0x5f\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                             0x60\n#define ixAZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                             0x61\n#define ixAZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                  0x62\n#define ixAZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                     0x63\n#define mmBLND_CONTROL                                                          0x1b6d\n#define mmBLND0_BLND_CONTROL                                                    0x1b6d\n#define mmBLND1_BLND_CONTROL                                                    0x1e6d\n#define mmBLND2_BLND_CONTROL                                                    0x416d\n#define mmBLND3_BLND_CONTROL                                                    0x446d\n#define mmBLND4_BLND_CONTROL                                                    0x476d\n#define mmBLND5_BLND_CONTROL                                                    0x4a6d\n#define mmSM_CONTROL2                                                           0x1b6e\n#define mmBLND0_SM_CONTROL2                                                     0x1b6e\n#define mmBLND1_SM_CONTROL2                                                     0x1e6e\n#define mmBLND2_SM_CONTROL2                                                     0x416e\n#define mmBLND3_SM_CONTROL2                                                     0x446e\n#define mmBLND4_SM_CONTROL2                                                     0x476e\n#define mmBLND5_SM_CONTROL2                                                     0x4a6e\n#define mmPTI_CONTROL                                                           0x1b6f\n#define mmBLND0_PTI_CONTROL                                                     0x1b6f\n#define mmBLND1_PTI_CONTROL                                                     0x1e6f\n#define mmBLND2_PTI_CONTROL                                                     0x416f\n#define mmBLND3_PTI_CONTROL                                                     0x446f\n#define mmBLND4_PTI_CONTROL                                                     0x476f\n#define mmBLND5_PTI_CONTROL                                                     0x4a6f\n#define mmBLND_UPDATE                                                           0x1b70\n#define mmBLND0_BLND_UPDATE                                                     0x1b70\n#define mmBLND1_BLND_UPDATE                                                     0x1e70\n#define mmBLND2_BLND_UPDATE                                                     0x4170\n#define mmBLND3_BLND_UPDATE                                                     0x4470\n#define mmBLND4_BLND_UPDATE                                                     0x4770\n#define mmBLND5_BLND_UPDATE                                                     0x4a70\n#define mmBLND_UNDERFLOW_INTERRUPT                                              0x1b71\n#define mmBLND0_BLND_UNDERFLOW_INTERRUPT                                        0x1b71\n#define mmBLND1_BLND_UNDERFLOW_INTERRUPT                                        0x1e71\n#define mmBLND2_BLND_UNDERFLOW_INTERRUPT                                        0x4171\n#define mmBLND3_BLND_UNDERFLOW_INTERRUPT                                        0x4471\n#define mmBLND4_BLND_UNDERFLOW_INTERRUPT                                        0x4771\n#define mmBLND5_BLND_UNDERFLOW_INTERRUPT                                        0x4a71\n#define mmBLND_V_UPDATE_LOCK                                                    0x1b73\n#define mmBLND0_BLND_V_UPDATE_LOCK                                              0x1b73\n#define mmBLND1_BLND_V_UPDATE_LOCK                                              0x1e73\n#define mmBLND2_BLND_V_UPDATE_LOCK                                              0x4173\n#define mmBLND3_BLND_V_UPDATE_LOCK                                              0x4473\n#define mmBLND4_BLND_V_UPDATE_LOCK                                              0x4773\n#define mmBLND5_BLND_V_UPDATE_LOCK                                              0x4a73\n#define mmBLND_REG_UPDATE_STATUS                                                0x1b77\n#define mmBLND0_BLND_REG_UPDATE_STATUS                                          0x1b77\n#define mmBLND1_BLND_REG_UPDATE_STATUS                                          0x1e77\n#define mmBLND2_BLND_REG_UPDATE_STATUS                                          0x4177\n#define mmBLND3_BLND_REG_UPDATE_STATUS                                          0x4477\n#define mmBLND4_BLND_REG_UPDATE_STATUS                                          0x4777\n#define mmBLND5_BLND_REG_UPDATE_STATUS                                          0x4a77\n#define mmBLND_DEBUG                                                            0x1b74\n#define mmBLND0_BLND_DEBUG                                                      0x1b74\n#define mmBLND1_BLND_DEBUG                                                      0x1e74\n#define mmBLND2_BLND_DEBUG                                                      0x4174\n#define mmBLND3_BLND_DEBUG                                                      0x4474\n#define mmBLND4_BLND_DEBUG                                                      0x4774\n#define mmBLND5_BLND_DEBUG                                                      0x4a74\n#define mmBLND_TEST_DEBUG_INDEX                                                 0x1b75\n#define mmBLND0_BLND_TEST_DEBUG_INDEX                                           0x1b75\n#define mmBLND1_BLND_TEST_DEBUG_INDEX                                           0x1e75\n#define mmBLND2_BLND_TEST_DEBUG_INDEX                                           0x4175\n#define mmBLND3_BLND_TEST_DEBUG_INDEX                                           0x4475\n#define mmBLND4_BLND_TEST_DEBUG_INDEX                                           0x4775\n#define mmBLND5_BLND_TEST_DEBUG_INDEX                                           0x4a75\n#define mmBLND_TEST_DEBUG_DATA                                                  0x1b76\n#define mmBLND0_BLND_TEST_DEBUG_DATA                                            0x1b76\n#define mmBLND1_BLND_TEST_DEBUG_DATA                                            0x1e76\n#define mmBLND2_BLND_TEST_DEBUG_DATA                                            0x4176\n#define mmBLND3_BLND_TEST_DEBUG_DATA                                            0x4476\n#define mmBLND4_BLND_TEST_DEBUG_DATA                                            0x4776\n#define mmBLND5_BLND_TEST_DEBUG_DATA                                            0x4a76\n#define mmSI_ENABLE                                                             0x4c00\n#define mmSI_EC_CONFIG                                                          0x4c01\n#define mmCNV_MODE                                                              0x4c02\n#define mmCNV_WINDOW_START                                                      0x4c03\n#define mmCNV_WINDOW_SIZE                                                       0x4c04\n#define mmCNV_UPDATE                                                            0x4c05\n#define mmCNV_SOURCE_SIZE                                                       0x4c06\n#define mmCNV_CSC_CONTROL                                                       0x4c07\n#define mmCNV_CSC_C11_C12                                                       0x4c08\n#define mmCNV_CSC_C13_C14                                                       0x4c09\n#define mmCNV_CSC_C21_C22                                                       0x4c0a\n#define mmCNV_CSC_C23_C24                                                       0x4c0b\n#define mmCNV_CSC_C31_C32                                                       0x4c0c\n#define mmCNV_CSC_C33_C34                                                       0x4c0d\n#define mmCNV_CSC_ROUND_OFFSET_R                                                0x4c0e\n#define mmCNV_CSC_ROUND_OFFSET_G                                                0x4c0f\n#define mmCNV_CSC_ROUND_OFFSET_B                                                0x4c10\n#define mmCNV_CSC_CLAMP_R                                                       0x4c11\n#define mmCNV_CSC_CLAMP_G                                                       0x4c12\n#define mmCNV_CSC_CLAMP_B                                                       0x4c13\n#define mmCNV_TEST_CNTL                                                         0x4c14\n#define mmCNV_TEST_CRC_RED                                                      0x4c15\n#define mmCNV_TEST_CRC_GREEN                                                    0x4c16\n#define mmCNV_TEST_CRC_BLUE                                                     0x4c17\n#define mmSI_DEBUG_CTRL                                                         0x4c18\n#define mmSI_DBG_MODE                                                           0x4c1b\n#define mmSI_HARD_DEBUG                                                         0x4c1c\n#define mmCNV_TEST_DEBUG_INDEX                                                  0x4c19\n#define mmCNV_TEST_DEBUG_DATA                                                   0x4c1a\n#define mmSISCL_COEF_RAM_SELECT                                                 0x4c20\n#define mmSISCL_COEF_RAM_TAP_DATA                                               0x4c21\n#define mmSISCL_MODE                                                            0x4c22\n#define mmSISCL_TAP_CONTROL                                                     0x4c23\n#define mmSISCL_DEST_SIZE                                                       0x4c24\n#define mmSISCL_HORZ_FILTER_SCALE_RATIO                                         0x4c25\n#define mmSISCL_HORZ_FILTER_INIT_Y_RGB                                          0x4c26\n#define mmSISCL_HORZ_FILTER_INIT_CBCR                                           0x4c27\n#define mmSISCL_VERT_FILTER_SCALE_RATIO                                         0x4c28\n#define mmSISCL_VERT_FILTER_INIT_Y_RGB                                          0x4c29\n#define mmSISCL_VERT_FILTER_INIT_CBCR                                           0x4c2a\n#define mmSISCL_ROUND_OFFSET                                                    0x4c2b\n#define mmSISCL_CLAMP                                                           0x4c2c\n#define mmSISCL_OVERFLOW_STATUS                                                 0x4c2d\n#define mmSISCL_COEF_RAM_CONFLICT_STATUS                                        0x4c2e\n#define mmSISCL_OUTSIDE_PIX_STRATEGY                                            0x4c2f\n#define mmSISCL_TEST_CNTL                                                       0x4c30\n#define mmSISCL_TEST_CRC_RED                                                    0x4c31\n#define mmSISCL_TEST_CRC_GREEN                                                  0x4c32\n#define mmSISCL_TEST_CRC_BLUE                                                   0x4c33\n#define mmSISCL_BACKPRESSURE_CNT_EN                                             0x4c36\n#define mmSISCL_MCIF_BACKPRESSURE_CNT                                           0x4c37\n#define mmSISCL_TEST_DEBUG_INDEX                                                0x4c34\n#define mmSISCL_TEST_DEBUG_DATA                                                 0x4c35\n#define mmXDMA_MC_PCIE_CLIENT_CONFIG                                            0x3e0\n#define mmXDMA_LOCAL_SURFACE_TILING1                                            0x3e1\n#define mmXDMA_LOCAL_SURFACE_TILING2                                            0x3e2\n#define mmXDMA_INTERRUPT                                                        0x3e3\n#define mmXDMA_CLOCK_GATING_CNTL                                                0x3e4\n#define mmXDMA_MEM_POWER_CNTL                                                   0x3e6\n#define mmXDMA_IF_BIF_STATUS                                                    0x3e7\n#define mmXDMA_PERF_MEAS_STATUS                                                 0x3e8\n#define mmXDMA_IF_STATUS                                                        0x3e9\n#define mmXDMA_TEST_DEBUG_INDEX                                                 0x3ea\n#define mmXDMA_TEST_DEBUG_DATA                                                  0x3eb\n#define mmXDMA_RBBMIF_RDWR_CNTL                                                 0x3f8\n#define mmXDMA_PG_CONTROL                                                       0x3f9\n#define mmXDMA_PG_WDATA                                                         0x3fa\n#define mmXDMA_PG_STATUS                                                        0x3fb\n#define mmXDMA_AON_TEST_DEBUG_INDEX                                             0x3fc\n#define mmXDMA_AON_TEST_DEBUG_DATA                                              0x3fd\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}