
*** Running vivado
    with args -log adder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source adder.tcl -notrace
Command: synth_design -top adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8292 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 379.715 ; gain = 82.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder' [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/adder.vhd:43]
	Parameter k bound to: 4 - type: integer 
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'serial_adder' declared at 'E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/imports/new/serial_adder.vhd:23' bound to instance 's_adder' of component 'serial_adder' [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/adder.vhd:70]
INFO: [Synth 8-638] synthesizing module 'serial_adder' [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/imports/new/serial_adder.vhd:30]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'add3bits' declared at 'E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/imports/new/add3bits.vhd:6' bound to instance 'ADD3b' of component 'add3bits' [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/imports/new/serial_adder.vhd:78]
INFO: [Synth 8-638] synthesizing module 'add3bits' [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/imports/new/add3bits.vhd:12]
INFO: [Synth 8-226] default block is never used [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/imports/new/add3bits.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/imports/new/add3bits.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'add3bits' (1#1) [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/imports/new/add3bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'serial_adder' (2#1) [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/imports/new/serial_adder.vhd:30]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sh_reg' declared at 'E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/sh_reg.vhd:34' bound to instance 'reg_A' of component 'sh_reg' [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/adder.vhd:73]
INFO: [Synth 8-638] synthesizing module 'sh_reg' [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/sh_reg.vhd:43]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sh_reg' (3#1) [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/sh_reg.vhd:43]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sh_reg' declared at 'E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/sh_reg.vhd:34' bound to instance 'reg_B' of component 'sh_reg' [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/adder.vhd:76]
INFO: [Synth 8-3491] module 'control' declared at 'E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/control.vhd:34' bound to instance 'ctrl' of component 'control' [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/adder.vhd:79]
INFO: [Synth 8-638] synthesizing module 'control' [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/control.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/control.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/sources_1/imports/sources_1/new/adder.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.043 ; gain = 121.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 419.043 ; gain = 121.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'done'. [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'done'. [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn1'. [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn1'. [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn0'. [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn0'. [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 711.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module add3bits 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module serial_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sh_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ctrl/sel_reg[0]' (FDE) to 'ctrl/reset_sadder_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     2|
|4     |LUT3 |    10|
|5     |LUT4 |     2|
|6     |LUT5 |     2|
|7     |FDRE |    21|
|8     |IBUF |    11|
|9     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+----------+-------------+------+
|      |Instance  |Module       |Cells |
+------+----------+-------------+------+
|1     |top       |             |    56|
|2     |  ctrl    |control      |     9|
|3     |  reg_A   |sh_reg       |     7|
|4     |  reg_B   |sh_reg_0     |     7|
|5     |  s_adder |serial_adder |    16|
|6     |    ADD3b |add3bits     |     2|
+------+----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 711.680 ; gain = 414.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 711.680 ; gain = 121.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 711.680 ; gain = 414.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

29 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 711.680 ; gain = 422.281
INFO: [Common 17-1381] The checkpoint 'E:/ECEC302 DSP/Lab 3/adder_legacy/adder_legacy.runs/synth_1/adder.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 711.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 16:54:17 2019...
