read -sv run_verilog_mid/adder_32b_16_75_d1b0c9f4a84857f300b27d9b70bae1d2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_75_d1b0c9f4a84857f300b27d9b70bae1d2_yosys.v
