Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 30 09:48:22 2022
| Host         : LAPTOP-8I7AMU76 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (17)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: M_game_state_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.378        0.000                      0                 1087        0.066        0.000                      0                 1087        4.500        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.378        0.000                      0                 1087        0.066        0.000                      0                 1087        4.500        0.000                       0                   410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initial_states/M_counter_q_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.047ns  (logic 1.550ns (21.997%)  route 5.497ns (78.003%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.567     5.151    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.816     6.423    button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  button_cond_gen_0[7].button_cond/M_last_q_i_4__7/O
                         net (fo=1, routed)           0.449     6.996    button_cond_gen_0[7].button_cond/M_last_q_i_4__7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  button_cond_gen_0[7].button_cond/M_last_q_i_3__7/O
                         net (fo=1, routed)           0.583     7.704    button_cond_gen_0[7].button_cond/M_last_q_i_3__7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.828 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=3, routed)           0.745     8.573    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.153     8.726 r  button_cond_gen_0[7].button_cond/M_alu_machine_button_pressed_reg[7]_i_2/O
                         net (fo=2, routed)           0.980     9.706    button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_3
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.327    10.033 r  button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_4/O
                         net (fo=1, routed)           0.444    10.477    button_cond_gen_0[10].button_cond/M_board_state_q_reg[4]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  button_cond_gen_0[10].button_cond/M_alu_machine_state_reg[15]_i_3/O
                         net (fo=51, routed)          0.847    11.448    button_cond_gen_0[10].button_cond/M_last_q_reg
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.118    11.566 r  button_cond_gen_0[10].button_cond/M_counter_q[1]_i_1/O
                         net (fo=2, routed)           0.632    12.198    initial_states/CEB2
    SLICE_X37Y55         FDRE                                         r  initial_states/M_counter_q_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.435    14.839    initial_states/clk_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  initial_states/M_counter_q_reg[0]__0/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X37Y55         FDRE (Setup_fdre_C_CE)      -0.407    14.576    initial_states/M_counter_q_reg[0]__0
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.556ns (21.866%)  route 5.560ns (78.133%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.567     5.151    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.816     6.423    button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  button_cond_gen_0[7].button_cond/M_last_q_i_4__7/O
                         net (fo=1, routed)           0.449     6.996    button_cond_gen_0[7].button_cond/M_last_q_i_4__7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  button_cond_gen_0[7].button_cond/M_last_q_i_3__7/O
                         net (fo=1, routed)           0.583     7.704    button_cond_gen_0[7].button_cond/M_last_q_i_3__7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.828 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=3, routed)           0.745     8.573    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.153     8.726 r  button_cond_gen_0[7].button_cond/M_alu_machine_button_pressed_reg[7]_i_2/O
                         net (fo=2, routed)           0.980     9.706    button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_3
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.327    10.033 r  button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_4/O
                         net (fo=1, routed)           0.444    10.477    button_cond_gen_0[10].button_cond/M_board_state_q_reg[4]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  button_cond_gen_0[10].button_cond/M_alu_machine_state_reg[15]_i_3/O
                         net (fo=51, routed)          0.847    11.448    button_cond_gen_0[10].button_cond/M_last_q_reg
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  button_cond_gen_0[10].button_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.696    12.267    button_cond_gen_0[10].button_cond_n_7
    SLICE_X41Y55         FDSE                                         r  M_board_state_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.437    14.841    clk_IBUF_BUFG
    SLICE_X41Y55         FDSE                                         r  M_board_state_q_reg[10]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X41Y55         FDSE (Setup_fdse_C_CE)      -0.205    14.780    M_board_state_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.556ns (21.866%)  route 5.560ns (78.133%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.567     5.151    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.816     6.423    button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  button_cond_gen_0[7].button_cond/M_last_q_i_4__7/O
                         net (fo=1, routed)           0.449     6.996    button_cond_gen_0[7].button_cond/M_last_q_i_4__7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  button_cond_gen_0[7].button_cond/M_last_q_i_3__7/O
                         net (fo=1, routed)           0.583     7.704    button_cond_gen_0[7].button_cond/M_last_q_i_3__7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.828 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=3, routed)           0.745     8.573    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.153     8.726 r  button_cond_gen_0[7].button_cond/M_alu_machine_button_pressed_reg[7]_i_2/O
                         net (fo=2, routed)           0.980     9.706    button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_3
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.327    10.033 r  button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_4/O
                         net (fo=1, routed)           0.444    10.477    button_cond_gen_0[10].button_cond/M_board_state_q_reg[4]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  button_cond_gen_0[10].button_cond/M_alu_machine_state_reg[15]_i_3/O
                         net (fo=51, routed)          0.847    11.448    button_cond_gen_0[10].button_cond/M_last_q_reg
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  button_cond_gen_0[10].button_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.696    12.267    button_cond_gen_0[10].button_cond_n_7
    SLICE_X41Y55         FDSE                                         r  M_board_state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.437    14.841    clk_IBUF_BUFG
    SLICE_X41Y55         FDSE                                         r  M_board_state_q_reg[1]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X41Y55         FDSE (Setup_fdse_C_CE)      -0.205    14.780    M_board_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.556ns (21.866%)  route 5.560ns (78.133%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.567     5.151    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.816     6.423    button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  button_cond_gen_0[7].button_cond/M_last_q_i_4__7/O
                         net (fo=1, routed)           0.449     6.996    button_cond_gen_0[7].button_cond/M_last_q_i_4__7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  button_cond_gen_0[7].button_cond/M_last_q_i_3__7/O
                         net (fo=1, routed)           0.583     7.704    button_cond_gen_0[7].button_cond/M_last_q_i_3__7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.828 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=3, routed)           0.745     8.573    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.153     8.726 r  button_cond_gen_0[7].button_cond/M_alu_machine_button_pressed_reg[7]_i_2/O
                         net (fo=2, routed)           0.980     9.706    button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_3
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.327    10.033 r  button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_4/O
                         net (fo=1, routed)           0.444    10.477    button_cond_gen_0[10].button_cond/M_board_state_q_reg[4]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  button_cond_gen_0[10].button_cond/M_alu_machine_state_reg[15]_i_3/O
                         net (fo=51, routed)          0.847    11.448    button_cond_gen_0[10].button_cond/M_last_q_reg
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  button_cond_gen_0[10].button_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.696    12.267    button_cond_gen_0[10].button_cond_n_7
    SLICE_X41Y55         FDSE                                         r  M_board_state_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.437    14.841    clk_IBUF_BUFG
    SLICE_X41Y55         FDSE                                         r  M_board_state_q_reg[4]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X41Y55         FDSE (Setup_fdse_C_CE)      -0.205    14.780    M_board_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initial_states/M_counter_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 1.550ns (22.446%)  route 5.355ns (77.554%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.567     5.151    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.816     6.423    button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  button_cond_gen_0[7].button_cond/M_last_q_i_4__7/O
                         net (fo=1, routed)           0.449     6.996    button_cond_gen_0[7].button_cond/M_last_q_i_4__7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  button_cond_gen_0[7].button_cond/M_last_q_i_3__7/O
                         net (fo=1, routed)           0.583     7.704    button_cond_gen_0[7].button_cond/M_last_q_i_3__7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.828 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=3, routed)           0.745     8.573    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.153     8.726 r  button_cond_gen_0[7].button_cond/M_alu_machine_button_pressed_reg[7]_i_2/O
                         net (fo=2, routed)           0.980     9.706    button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_3
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.327    10.033 r  button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_4/O
                         net (fo=1, routed)           0.444    10.477    button_cond_gen_0[10].button_cond/M_board_state_q_reg[4]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  button_cond_gen_0[10].button_cond/M_alu_machine_state_reg[15]_i_3/O
                         net (fo=51, routed)          0.847    11.448    button_cond_gen_0[10].button_cond/M_last_q_reg
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.118    11.566 r  button_cond_gen_0[10].button_cond/M_counter_q[1]_i_1/O
                         net (fo=2, routed)           0.491    12.057    initial_states/CEB2
    SLICE_X36Y53         FDRE                                         r  initial_states/M_counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.435    14.839    initial_states/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  initial_states/M_counter_q_reg[1]/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X36Y53         FDRE (Setup_fdre_C_CE)      -0.407    14.576    initial_states/M_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 1.556ns (22.050%)  route 5.501ns (77.950%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.567     5.151    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.816     6.423    button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  button_cond_gen_0[7].button_cond/M_last_q_i_4__7/O
                         net (fo=1, routed)           0.449     6.996    button_cond_gen_0[7].button_cond/M_last_q_i_4__7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  button_cond_gen_0[7].button_cond/M_last_q_i_3__7/O
                         net (fo=1, routed)           0.583     7.704    button_cond_gen_0[7].button_cond/M_last_q_i_3__7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.828 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=3, routed)           0.745     8.573    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.153     8.726 r  button_cond_gen_0[7].button_cond/M_alu_machine_button_pressed_reg[7]_i_2/O
                         net (fo=2, routed)           0.980     9.706    button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_3
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.327    10.033 r  button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_4/O
                         net (fo=1, routed)           0.444    10.477    button_cond_gen_0[10].button_cond/M_board_state_q_reg[4]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  button_cond_gen_0[10].button_cond/M_alu_machine_state_reg[15]_i_3/O
                         net (fo=51, routed)          0.847    11.448    button_cond_gen_0[10].button_cond/M_last_q_reg
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  button_cond_gen_0[10].button_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.637    12.208    button_cond_gen_0[10].button_cond_n_7
    SLICE_X38Y56         FDSE                                         r  M_board_state_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.435    14.839    clk_IBUF_BUFG
    SLICE_X38Y56         FDSE                                         r  M_board_state_q_reg[7]/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X38Y56         FDSE (Setup_fdse_C_CE)      -0.169    14.814    M_board_state_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -12.208    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 1.556ns (22.182%)  route 5.459ns (77.818%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.567     5.151    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.816     6.423    button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  button_cond_gen_0[7].button_cond/M_last_q_i_4__7/O
                         net (fo=1, routed)           0.449     6.996    button_cond_gen_0[7].button_cond/M_last_q_i_4__7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  button_cond_gen_0[7].button_cond/M_last_q_i_3__7/O
                         net (fo=1, routed)           0.583     7.704    button_cond_gen_0[7].button_cond/M_last_q_i_3__7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.828 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=3, routed)           0.745     8.573    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.153     8.726 r  button_cond_gen_0[7].button_cond/M_alu_machine_button_pressed_reg[7]_i_2/O
                         net (fo=2, routed)           0.980     9.706    button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_3
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.327    10.033 r  button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_4/O
                         net (fo=1, routed)           0.444    10.477    button_cond_gen_0[10].button_cond/M_board_state_q_reg[4]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  button_cond_gen_0[10].button_cond/M_alu_machine_state_reg[15]_i_3/O
                         net (fo=51, routed)          0.847    11.448    button_cond_gen_0[10].button_cond/M_last_q_reg
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  button_cond_gen_0[10].button_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.595    12.166    button_cond_gen_0[10].button_cond_n_7
    SLICE_X36Y55         FDSE                                         r  M_board_state_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.435    14.839    clk_IBUF_BUFG
    SLICE_X36Y55         FDSE                                         r  M_board_state_q_reg[12]/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X36Y55         FDSE (Setup_fdse_C_CE)      -0.205    14.778    M_board_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 1.556ns (22.182%)  route 5.459ns (77.818%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.567     5.151    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.816     6.423    button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  button_cond_gen_0[7].button_cond/M_last_q_i_4__7/O
                         net (fo=1, routed)           0.449     6.996    button_cond_gen_0[7].button_cond/M_last_q_i_4__7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  button_cond_gen_0[7].button_cond/M_last_q_i_3__7/O
                         net (fo=1, routed)           0.583     7.704    button_cond_gen_0[7].button_cond/M_last_q_i_3__7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.828 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=3, routed)           0.745     8.573    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.153     8.726 r  button_cond_gen_0[7].button_cond/M_alu_machine_button_pressed_reg[7]_i_2/O
                         net (fo=2, routed)           0.980     9.706    button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_3
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.327    10.033 r  button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_4/O
                         net (fo=1, routed)           0.444    10.477    button_cond_gen_0[10].button_cond/M_board_state_q_reg[4]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  button_cond_gen_0[10].button_cond/M_alu_machine_state_reg[15]_i_3/O
                         net (fo=51, routed)          0.847    11.448    button_cond_gen_0[10].button_cond/M_last_q_reg
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  button_cond_gen_0[10].button_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.595    12.166    button_cond_gen_0[10].button_cond_n_7
    SLICE_X36Y55         FDRE                                         r  M_board_state_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.435    14.839    clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  M_board_state_q_reg[14]/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X36Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.778    M_board_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 1.556ns (22.305%)  route 5.420ns (77.695%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.567     5.151    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.816     6.423    button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  button_cond_gen_0[7].button_cond/M_last_q_i_4__7/O
                         net (fo=1, routed)           0.449     6.996    button_cond_gen_0[7].button_cond/M_last_q_i_4__7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  button_cond_gen_0[7].button_cond/M_last_q_i_3__7/O
                         net (fo=1, routed)           0.583     7.704    button_cond_gen_0[7].button_cond/M_last_q_i_3__7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.828 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=3, routed)           0.745     8.573    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.153     8.726 r  button_cond_gen_0[7].button_cond/M_alu_machine_button_pressed_reg[7]_i_2/O
                         net (fo=2, routed)           0.980     9.706    button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_3
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.327    10.033 r  button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_4/O
                         net (fo=1, routed)           0.444    10.477    button_cond_gen_0[10].button_cond/M_board_state_q_reg[4]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  button_cond_gen_0[10].button_cond/M_alu_machine_state_reg[15]_i_3/O
                         net (fo=51, routed)          0.847    11.448    button_cond_gen_0[10].button_cond/M_last_q_reg
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  button_cond_gen_0[10].button_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.556    12.127    button_cond_gen_0[10].button_cond_n_7
    SLICE_X41Y56         FDSE                                         r  M_board_state_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.437    14.841    clk_IBUF_BUFG
    SLICE_X41Y56         FDSE                                         r  M_board_state_q_reg[8]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X41Y56         FDSE (Setup_fdse_C_CE)      -0.205    14.780    M_board_state_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 1.556ns (22.386%)  route 5.395ns (77.614%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.567     5.151    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.816     6.423    button_cond_gen_0[7].button_cond/M_ctr_q_reg[6]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  button_cond_gen_0[7].button_cond/M_last_q_i_4__7/O
                         net (fo=1, routed)           0.449     6.996    button_cond_gen_0[7].button_cond/M_last_q_i_4__7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.120 r  button_cond_gen_0[7].button_cond/M_last_q_i_3__7/O
                         net (fo=1, routed)           0.583     7.704    button_cond_gen_0[7].button_cond/M_last_q_i_3__7_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.828 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=3, routed)           0.745     8.573    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.153     8.726 r  button_cond_gen_0[7].button_cond/M_alu_machine_button_pressed_reg[7]_i_2/O
                         net (fo=2, routed)           0.980     9.706    button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_3
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.327    10.033 r  button_cond_gen_0[12].button_cond/M_alu_machine_state_reg[15]_i_4/O
                         net (fo=1, routed)           0.444    10.477    button_cond_gen_0[10].button_cond/M_board_state_q_reg[4]
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  button_cond_gen_0[10].button_cond/M_alu_machine_state_reg[15]_i_3/O
                         net (fo=51, routed)          0.847    11.448    button_cond_gen_0[10].button_cond/M_last_q_reg
    SLICE_X37Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  button_cond_gen_0[10].button_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.531    12.102    button_cond_gen_0[10].button_cond_n_7
    SLICE_X39Y53         FDSE                                         r  M_board_state_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.435    14.839    clk_IBUF_BUFG
    SLICE_X39Y53         FDSE                                         r  M_board_state_q_reg[9]/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X39Y53         FDSE (Setup_fdse_C_CE)      -0.205    14.778    M_board_state_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                  2.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.908%)  route 0.237ns (59.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.563     1.507    reset_cond/clk_IBUF_BUFG
    SLICE_X30Y45         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDSE (Prop_fdse_C_Q)         0.164     1.671 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.237     1.908    reset_cond/M_stage_d[2]
    SLICE_X37Y47         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y47         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X37Y47         FDSE (Hold_fdse_C_D)         0.070     1.842    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/M_counter_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.220%)  route 0.178ns (55.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y47         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=37, routed)          0.178     1.827    display/Q[0]
    SLICE_X35Y47         FDRE                                         r  display/M_counter_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.832     2.022    display/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  display/M_counter_q_reg[12]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X35Y47         FDRE (Hold_fdre_C_R)        -0.018     1.753    display/M_counter_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/M_counter_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.220%)  route 0.178ns (55.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.564     1.508    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y47         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=37, routed)          0.178     1.827    display/Q[0]
    SLICE_X35Y47         FDRE                                         r  display/M_counter_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.832     2.022    display/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  display/M_counter_q_reg[13]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X35Y47         FDRE (Hold_fdre_C_R)        -0.018     1.753    display/M_counter_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 M_board_state_q_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/M_board_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.287%)  route 0.270ns (65.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.505    clk_IBUF_BUFG
    SLICE_X39Y53         FDSE                                         r  M_board_state_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  M_board_state_q_reg[9]/Q
                         net (fo=3, routed)           0.270     1.916    display/M_board_q_reg[6]_0[3]
    SLICE_X34Y50         FDRE                                         r  display/M_board_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.829     2.019    display/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  display/M_board_q_reg[6]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.059     1.828    display/M_board_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.567     1.511    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    button_cond_gen_0[0].button_cond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.010 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X52Y50         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.835     2.025    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 button_cond_gen_0[1].button_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[1].button_cond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.564     1.508    button_cond_gen_0[1].button_cond/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.798    button_cond_gen_0[1].button_cond/M_ctr_q_reg[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.955    button_cond_gen_0[1].button_cond/M_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.008 r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.008    button_cond_gen_0[1].button_cond/M_ctr_q_reg[4]_i_1__0_n_7
    SLICE_X42Y50         FDRE                                         r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.832     2.021    button_cond_gen_0[1].button_cond/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  button_cond_gen_0[1].button_cond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    button_cond_gen_0[1].button_cond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 button_cond_gen_0[4].button_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[4].button_cond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.565     1.509    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.767    button_cond_gen_0[4].button_cond/M_ctr_q_reg[7]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.928    button_cond_gen_0[4].button_cond/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.982    button_cond_gen_0[4].button_cond/M_ctr_q_reg[8]_i_1__3_n_7
    SLICE_X47Y50         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     2.022    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    button_cond_gen_0[4].button_cond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 button_cond_gen_0[11].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[11].button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.564     1.508    button_cond_gen_0[11].button_cond/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.769    button_cond_gen_0[11].button_cond/M_ctr_q_reg[11]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.930    button_cond_gen_0[11].button_cond/M_ctr_q_reg[8]_i_1__10_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[12]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.984    button_cond_gen_0[11].button_cond/M_ctr_q_reg[12]_i_1__10_n_7
    SLICE_X43Y50         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.832     2.021    button_cond_gen_0[11].button_cond/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    button_cond_gen_0[11].button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.567     1.511    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.957    button_cond_gen_0[0].button_cond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.023 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X52Y50         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.835     2.025    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 button_cond_gen_0[4].button_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[4].button_cond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.565     1.509    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.767    button_cond_gen_0[4].button_cond/M_ctr_q_reg[7]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.928    button_cond_gen_0[4].button_cond/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.993 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.993    button_cond_gen_0[4].button_cond/M_ctr_q_reg[8]_i_1__3_n_5
    SLICE_X47Y50         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     2.022    button_cond_gen_0[4].button_cond/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    button_cond_gen_0[4].button_cond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y41   button_cond_gen_0[10].button_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y43   button_cond_gen_0[10].button_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y43   button_cond_gen_0[10].button_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y44   button_cond_gen_0[10].button_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y44   button_cond_gen_0[10].button_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y44   button_cond_gen_0[10].button_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y44   button_cond_gen_0[10].button_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y45   button_cond_gen_0[10].button_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y45   button_cond_gen_0[10].button_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   button_cond_gen_0[11].button_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   button_cond_gen_0[11].button_cond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   button_cond_gen_0[11].button_cond/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   button_cond_gen_0[2].button_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   button_cond_gen_0[2].button_cond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   button_cond_gen_0[2].button_cond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   button_cond_gen_0[6].button_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   button_cond_gen_0[6].button_cond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   button_cond_gen_0[6].button_cond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   button_cond_gen_0[6].button_cond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   button_cond_gen_0[11].button_cond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   button_cond_gen_0[11].button_cond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   button_cond_gen_0[11].button_cond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y47   button_cond_gen_0[11].button_cond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y47   button_cond_gen_0[11].button_cond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y47   button_cond_gen_0[11].button_cond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y48   button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y48   button_cond_gen_0[11].button_cond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y48   button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y48   button_cond_gen_0[11].button_cond/M_ctr_q_reg[7]/C



