// Seed: 645491435
`define pp_0 0
`define pp_1 0
module module_0;
  assign id_0 = 1;
  reg id_1 = id_0;
  assign id_1 = 1;
  reg   id_2 = 1;
  logic id_3;
  always begin
    id_2 <= id_1;
  end
  logic id_4;
  defparam id_5.id_6 = 1;
  assign id_6 = id_5;
  type_10(
      id_3
  );
endmodule
