{"version":"1.1.0","info":[["/home/neo/NAND-2-FPGA/project_1/nand/nand_test.v",[[[[[["testbench",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[21,0]],[[["A",[[2,4],[2,9]],[[2,8],[2,9]],["testbench"],["variable","reg"]],["B",[[2,4],[2,12]],[[2,11],[2,12]],["testbench"],["variable","A"]],["Y",[[3,4],[3,10]],[[3,9],[3,10]],["testbench"],["variable","wire"]],["uut",[[6,4],[6,38]],[[6,13],[6,16]],["testbench"],["instance","NandGate"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/nand/nand.v",[[[[[["NandGate",[[1,0],[5,2]],[[1,7],[1,15]],[],["module"]],[8,0]],[[["Y",[[2,4],[2,12]],[[2,11],[2,12]],["NandGate"],["port","output"]],["A",[[3,4],[3,12]],[[3,11],[3,12]],["NandGate"],["port","input"]],["B",[[4,4],[4,12]],[[4,11],[4,12]],["NandGate"],["port","input"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/trying_verilog/counter.v",[[[[[["counter",[[0,0],[4,2]],[[0,7],[0,14]],[],["module"]],[11,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["counter"],["port","input"]],["rst",[[2,4],[2,13]],[[2,10],[2,13]],["counter"],["port","input"]],["count",[[3,4],[3,26]],[[3,21],[3,26]],["counter"],["port","reg"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/trying_verilog/test.v",[[[[[["counter",[[0,0],[4,2]],[[0,7],[0,14]],[],["module"]],[11,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["counter"],["port","input"]],["rst",[[2,4],[2,13]],[[2,10],[2,13]],["counter"],["port","input"]],["count",[[3,4],[3,26]],[[3,21],[3,26]],["counter"],["port","reg"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/trying_verilog/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[27,9]],[[["clk",[[3,2],[3,9]],[[3,6],[3,9]],["testbench"],["variable","reg"]],["rst",[[3,2],[3,14]],[[3,11],[3,14]],["testbench"],["variable","clk"]],["count",[[4,2],[4,18]],[[4,13],[4,18]],["testbench"],["variable","wire"]],["uut",[[7,2],[11,3]],[[7,10],[7,13]],["testbench"],["instance","counter"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/and2/and2.v",[[[[[["and_gate",[[1,0],[5,2]],[[1,7],[1,15]],[],["module"]],[7,9]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["and_gate"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["and_gate"],["port","input"]],["out",[[4,4],[4,14]],[[4,11],[4,14]],["and_gate"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/demux_2:1/demux_2:1.v",[[[[[["dmux",[[1,0],[6,2]],[[1,7],[1,11]],[],["module"]],[9,9]],[[["in",[[2,4],[2,12]],[[2,10],[2,12]],["dmux"],["port","input"]],["sel",[[3,4],[3,13]],[[3,10],[3,13]],["dmux"],["port","input"]],["out0",[[4,4],[4,15]],[[4,11],[4,15]],["dmux"],["port","output"]],["out1",[[5,4],[5,15]],[[5,11],[5,15]],["dmux"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/mux_2:1/mux_2:1.v",[[[[[["mux",[[1,0],[6,2]],[[1,7],[1,10]],[],["module"]],[9,0]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["mux"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["mux"],["port","input"]],["sel",[[4,4],[4,13]],[[4,10],[4,13]],["mux"],["port","input"]],["out",[[5,4],[5,14]],[[5,11],[5,14]],["mux"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/not16.v",[[[[[["not16",[[1,0],[4,2]],[[1,7],[1,12]],[],["module"]],[6,9]],[[["a",[[2,4],[2,19]],[[2,18],[2,19]],["not16"],["port","input"]],["out",[[3,4],[3,21]],[[3,18],[3,21]],["not16"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/not2/not2.v",[[[[[["not_gate",[[2,0],[5,2]],[[2,7],[2,15]],[],["module"]],[7,9]],[[["a",[[3,4],[3,12]],[[3,11],[3,12]],["not_gate"],["port","input"]],["out",[[4,4],[4,14]],[[4,11],[4,14]],["not_gate"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/or2/or2.v",[[[[[["or_gate",[[1,0],[5,2]],[[1,7],[1,14]],[],["module"]],[7,9]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["or_gate"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["or_gate"],["port","input"]],["out",[[4,4],[4,14]],[[4,11],[4,14]],["or_gate"],["port","output"]]]]]]],null,0]],["/home/neo/NAND-2-FPGA/project_1/xor/xor.v",[[[[[["xor_gate",[[1,0],[5,2]],[[1,7],[1,15]],[],["module"]],[7,9]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["xor_gate"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["xor_gate"],["port","input"]],["out",[[4,4],[4,14]],[[4,11],[4,14]],["xor_gate"],["port","output"]]]]]]],null,0]]]}