<h1 align="center">Hi there <img src="https://raw.githubusercontent.com/MartinHeinz/MartinHeinz/master/wave.gif" width="30px">, I'm Prajwal</h1>

<p align="center">
  <a href="https://git.io/typing-svg">
    <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&weight=600&size=24&pause=1000&color=2CF7E1&center=true&vCenter=true&random=false&width=435&lines=Digital+Electronics+Enthusiast;Verilog+%7C+NGSpice+%7C+RTL+Design;Aspiring+VLSI+Engineer" alt="Typing SVG" />
  </a>
</p>

<hr/>

## ğŸ“ Education

- Graduated with a B.E. in **Electronics and Communication Engineering** from Govt. SKSJTI, Bangalore (2025).
- Currently pursuing **VLSI Design & Verification Training** at **CoachED**
- Completed **VLSI internship at Yuvasaarathi | Exposure to digital VLSI concepts and basic Verilog design**

<hr/>

## ğŸš€ Current Work

```verilog
module AboutMe (
  input clock,
  input reset,
  output reg passion,
  output reg knowledge,
  output reg innovation
);

  always @(posedge clock or posedge reset) begin
    if (reset) begin
      passion <= 0;
      knowledge <= 0;
      innovation <= 0;
    end else begin
      passion <= 1;    // Passionate about VLSI Design & Digital Electronics
      knowledge <= 1;  // Expanding knowledge in RTL Design & Circuit Simulation
      innovation <= 1; // Creating innovative solutions to real-world problems
    end
  end
endmodule
```

This repository contains various aspects of my academic journey, including advanced digital electronics and system design using Verilog!

<hr/>

## ğŸ› ï¸ Tech Stack & Skills

<p align="center">
  <img src="https://img.shields.io/badge/Verilog-2E8BC0?style=for-the-badge&logo=v&logoColor=white" />
  <img src="https://img.shields.io/badge/Xilinx_Vivado-FF1010?style=for-the-badge&logo=xilinx&logoColor=white" />
  <img src="https://img.shields.io/badge/NGSpice-FFA500?style=for-the-badge&logo=spice&logoColor=white" />
</p>
<p align="center">
  <img src="https://img.shields.io/badge/Cadence_Virtuoso-0096FF?style=for-the-badge&logo=cadence&logoColor=white" />
  <img src="https://img.shields.io/badge/Arduino_IDE-00979D?style=for-the-badge&logo=arduino&logoColor=white" />
  <img src="https://img.shields.io/badge/PSPICE-4B8BBE?style=for-the-badge&logo=spice&logoColor=white" />
  <img src="https://img.shields.io/badge/C-A5C9CA?style=for-the-badge&logo=c&logoColor=white" />
</p>


<hr/>

## ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Prajwal-r-7&show_icons=true&theme=dark" alt="GitHub Stats" />
</p>

<div align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Prajwal-r-7&theme=dark" alt="GitHub Streak" />
</div>

<hr/>

<p align="center"> <img src="https://komarev.com/ghpvc/?username=Prajwal-r-7&label=Profile%20views&color=0e75b6&style=flat" alt="Profile views" /> </p> <p align="center"> 

<hr/>

## ğŸŒŸ Projects Highlights

- âš™ï¸ **CACHE MASTER** â€“ Final-year project based on hybrid cache memory using LRU & LFU with low power techniques
- ğŸ¤– **College Chatbot** â€“ Developed a rule-based chatbot for student/faculty queries
- ğŸŒ± **BINERGY** â€“ Developed a burnable waste segregation system to generate usable energy (*Hack4Sustainability by Siemens*)
- ğŸ”‹ **PGEN** â€“ Power generating shoes design under Design & Innovation Clinic 2023 (CMTI)

<hr/>

## ğŸ‘¥ Leadership

Led all 4 major projects, managing both technical development and team coordination to ensure successful outcomes.

<hr/>

## ğŸ“« How to Reach Me:

<p align="center">
  <a href="mailto:rprajwal745@gmail.com"><img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white"/></a>
  <a href="https://www.linkedin.com/in/prajwal~r/"><img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white"/></a>
  <!-- Add other social media as needed -->
</p>

<hr/>

## ğŸ”§ Languages and Tools:

<p align="center">
  <!-- HDL -->
  <img src="https://img.shields.io/badge/Verilog-007ACC?style=for-the-badge&logo=v&logoColor=white" alt="verilog" />
    <img src="https://img.shields.io/badge/Xilinx_Vivado-E01F27?style=for-the-badge&logo=xilinx&logoColor=white" alt="xilinx vivado" />
  <!-- EDA Tools -->
  <img src="https://img.shields.io/badge/Cadence_Virtuoso-1B5E20?style=for-the-badge&logo=cadence&logoColor=white" alt="cadence virtuoso" />
  <img src="https://img.shields.io/badge/NGSpice-FF7F00?style=for-the-badge&logo=spice&logoColor=white" alt="ngspice" />
  <!-- Programming -->
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/arduino/arduino-original-wordmark.svg" alt="arduino" width="40" height="40"/>
</p>

<hr/>

## âš¡ Fun Fact:
I'm a fast learner, always eager to explore new technologies and innovate within the VLSI domain!

