{
  "Top": "CMFRL1",
  "RtlTop": "CMFRL1",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "aartix7",
    "Device": "xa7a12t",
    "Package": "csg325",
    "Speed": "-1q"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "CMFRL1",
    "Version": "1.0",
    "DisplayName": "Cmfrl1",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/CMFRL1.cpp"],
    "Vhdl": [
      "impl\/vhdl\/CMFRL1_fadd_32ns_bkb.vhd",
      "impl\/vhdl\/CMFRL1_fmul_32ns_cud.vhd",
      "impl\/vhdl\/CMFRL1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/CMFRL1_fadd_32ns_bkb.v",
      "impl\/verilog\/CMFRL1_fmul_32ns_cud.v",
      "impl\/verilog\/CMFRL1.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/CMFRL1_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/CMFRL1_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/cleit\/Documents\/GitHub\/Simulador_FPGA_UERJ\/CMF-2508\/HLS-RL1\/CMFRL1\/solution1\/.autopilot\/db\/CMFRL1.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "CMFRL1_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name CMFRL1_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "CMFRL1_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name CMFRL1_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "i_RL": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "sinc_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "teste1": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "teste2_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "sinc_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "i_RL": {
      "dir": "out",
      "width": "32"
    },
    "i_RL_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "teste1": {
      "dir": "out",
      "width": "32"
    },
    "teste1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "teste2_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "teste2_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "sinc_V": {
      "interfaceRef": "sinc_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "i_RL": {
      "interfaceRef": "i_RL",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "9"
    },
    "teste1": {
      "interfaceRef": "teste1",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "9"
    },
    "teste2_V": {
      "interfaceRef": "teste2_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "9"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "CMFRL1"},
    "Metrics": {"CMFRL1": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "5",
          "LatencyWorst": "9",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.177"
        },
        "Area": {
          "DSP48E": "5",
          "FF": "521",
          "LUT": "806",
          "BRAM_18K": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "CMFRL1",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-08-31 14:43:03 -0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
