
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ca  00800200  00001ca4  00001d38  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ca4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000041  008002ca  008002ca  00001e02  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001e02  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000318  00000000  00000000  00001e5e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000021e0  00000000  00000000  00002176  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000119a  00000000  00000000  00004356  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000018c5  00000000  00000000  000054f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000740  00000000  00000000  00006db8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000007aa  00000000  00000000  000074f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000010ac  00000000  00000000  00007ca2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000250  00000000  00000000  00008d4e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	e6 c1       	rjmp	.+972    	; 0x3f2 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	16 c2       	rjmp	.+1068   	; 0x4a2 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	67 c3       	rjmp	.+1742   	; 0x75c <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	f9 c6       	rjmp	.+3570   	; 0xe90 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	63 07       	cpc	r22, r19
      e6:	b5 07       	cpc	r27, r21
      e8:	b5 07       	cpc	r27, r21
      ea:	b5 07       	cpc	r27, r21
      ec:	b5 07       	cpc	r27, r21
      ee:	b5 07       	cpc	r27, r21
      f0:	b5 07       	cpc	r27, r21
      f2:	b5 07       	cpc	r27, r21
      f4:	63 07       	cpc	r22, r19
      f6:	b5 07       	cpc	r27, r21
      f8:	b5 07       	cpc	r27, r21
      fa:	b5 07       	cpc	r27, r21
      fc:	b5 07       	cpc	r27, r21
      fe:	b5 07       	cpc	r27, r21
     100:	b5 07       	cpc	r27, r21
     102:	b5 07       	cpc	r27, r21
     104:	65 07       	cpc	r22, r21
     106:	b5 07       	cpc	r27, r21
     108:	b5 07       	cpc	r27, r21
     10a:	b5 07       	cpc	r27, r21
     10c:	b5 07       	cpc	r27, r21
     10e:	b5 07       	cpc	r27, r21
     110:	b5 07       	cpc	r27, r21
     112:	b5 07       	cpc	r27, r21
     114:	b5 07       	cpc	r27, r21
     116:	b5 07       	cpc	r27, r21
     118:	b5 07       	cpc	r27, r21
     11a:	b5 07       	cpc	r27, r21
     11c:	b5 07       	cpc	r27, r21
     11e:	b5 07       	cpc	r27, r21
     120:	b5 07       	cpc	r27, r21
     122:	b5 07       	cpc	r27, r21
     124:	65 07       	cpc	r22, r21
     126:	b5 07       	cpc	r27, r21
     128:	b5 07       	cpc	r27, r21
     12a:	b5 07       	cpc	r27, r21
     12c:	b5 07       	cpc	r27, r21
     12e:	b5 07       	cpc	r27, r21
     130:	b5 07       	cpc	r27, r21
     132:	b5 07       	cpc	r27, r21
     134:	b5 07       	cpc	r27, r21
     136:	b5 07       	cpc	r27, r21
     138:	b5 07       	cpc	r27, r21
     13a:	b5 07       	cpc	r27, r21
     13c:	b5 07       	cpc	r27, r21
     13e:	b5 07       	cpc	r27, r21
     140:	b5 07       	cpc	r27, r21
     142:	b5 07       	cpc	r27, r21
     144:	b1 07       	cpc	r27, r17
     146:	b5 07       	cpc	r27, r21
     148:	b5 07       	cpc	r27, r21
     14a:	b5 07       	cpc	r27, r21
     14c:	b5 07       	cpc	r27, r21
     14e:	b5 07       	cpc	r27, r21
     150:	b5 07       	cpc	r27, r21
     152:	b5 07       	cpc	r27, r21
     154:	8e 07       	cpc	r24, r30
     156:	b5 07       	cpc	r27, r21
     158:	b5 07       	cpc	r27, r21
     15a:	b5 07       	cpc	r27, r21
     15c:	b5 07       	cpc	r27, r21
     15e:	b5 07       	cpc	r27, r21
     160:	b5 07       	cpc	r27, r21
     162:	b5 07       	cpc	r27, r21
     164:	b5 07       	cpc	r27, r21
     166:	b5 07       	cpc	r27, r21
     168:	b5 07       	cpc	r27, r21
     16a:	b5 07       	cpc	r27, r21
     16c:	b5 07       	cpc	r27, r21
     16e:	b5 07       	cpc	r27, r21
     170:	b5 07       	cpc	r27, r21
     172:	b5 07       	cpc	r27, r21
     174:	82 07       	cpc	r24, r18
     176:	b5 07       	cpc	r27, r21
     178:	b5 07       	cpc	r27, r21
     17a:	b5 07       	cpc	r27, r21
     17c:	b5 07       	cpc	r27, r21
     17e:	b5 07       	cpc	r27, r21
     180:	b5 07       	cpc	r27, r21
     182:	b5 07       	cpc	r27, r21
     184:	a0 07       	cpc	r26, r16

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 ea       	ldi	r30, 0xA4	; 164
     19e:	fc e1       	ldi	r31, 0x1C	; 28
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	aa 3c       	cpi	r26, 0xCA	; 202
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	aa ec       	ldi	r26, 0xCA	; 202
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ab 30       	cpi	r26, 0x0B	; 11
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	54 d5       	rcall	.+2728   	; 0xc6a <main>
     1c2:	0c 94 50 0e 	jmp	0x1ca0	; 0x1ca0 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	c2 d5       	rcall	.+2948   	; 0xd58 <SPI_init>
     1d4:	06 d5       	rcall	.+2572   	; 0xbe2 <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	03 d5       	rcall	.+2566   	; 0xbec <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	39 f0       	breq	.+14     	; 0x1fe <CAN_init+0x36>
     1f0:	87 e0       	ldi	r24, 0x07	; 7
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	0e 94 47 0a 	call	0x148e	; 0x148e <puts>
     1f8:	81 e0       	ldi	r24, 0x01	; 1
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	2d c0       	rjmp	.+90     	; 0x258 <CAN_init+0x90>
     1fe:	41 e0       	ldi	r20, 0x01	; 1
     200:	61 e0       	ldi	r22, 0x01	; 1
     202:	8b e2       	ldi	r24, 0x2B	; 43
     204:	1e d5       	rcall	.+2620   	; 0xc42 <MCP2515_bit_modify>
     206:	4f ef       	ldi	r20, 0xFF	; 255
     208:	60 e6       	ldi	r22, 0x60	; 96
     20a:	80 e6       	ldi	r24, 0x60	; 96
     20c:	1a d5       	rcall	.+2612   	; 0xc42 <MCP2515_bit_modify>
     20e:	40 e0       	ldi	r20, 0x00	; 0
     210:	60 ee       	ldi	r22, 0xE0	; 224
     212:	8f e0       	ldi	r24, 0x0F	; 15
     214:	16 d5       	rcall	.+2604   	; 0xc42 <MCP2515_bit_modify>
     216:	8e e0       	ldi	r24, 0x0E	; 14
     218:	e9 d4       	rcall	.+2514   	; 0xbec <MCP2515_read>
     21a:	89 83       	std	Y+1, r24	; 0x01
     21c:	89 81       	ldd	r24, Y+1	; 0x01
     21e:	80 7e       	andi	r24, 0xE0	; 224
     220:	39 f0       	breq	.+14     	; 0x230 <CAN_init+0x68>
     222:	82 e3       	ldi	r24, 0x32	; 50
     224:	92 e0       	ldi	r25, 0x02	; 2
     226:	0e 94 47 0a 	call	0x148e	; 0x148e <puts>
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	14 c0       	rjmp	.+40     	; 0x258 <CAN_init+0x90>
     230:	eb e6       	ldi	r30, 0x6B	; 107
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	80 64       	ori	r24, 0x40	; 64
     238:	80 83       	st	Z, r24
     23a:	e8 e6       	ldi	r30, 0x68	; 104
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	81 60       	ori	r24, 0x01	; 1
     242:	80 83       	st	Z, r24
     244:	e9 e6       	ldi	r30, 0x69	; 105
     246:	f0 e0       	ldi	r31, 0x00	; 0
     248:	80 81       	ld	r24, Z
     24a:	8d 7f       	andi	r24, 0xFD	; 253
     24c:	80 83       	st	Z, r24
     24e:	80 81       	ld	r24, Z
     250:	8e 7f       	andi	r24, 0xFE	; 254
     252:	80 83       	st	Z, r24
     254:	80 e0       	ldi	r24, 0x00	; 0
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	0f 90       	pop	r0
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	08 95       	ret

00000260 <CAN_transmit_complete>:
     260:	80 e3       	ldi	r24, 0x30	; 48
     262:	c4 d4       	rcall	.+2440   	; 0xbec <MCP2515_read>
     264:	86 95       	lsr	r24
     266:	86 95       	lsr	r24
     268:	86 95       	lsr	r24
     26a:	91 e0       	ldi	r25, 0x01	; 1
     26c:	89 27       	eor	r24, r25
     26e:	81 70       	andi	r24, 0x01	; 1
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	08 95       	ret

00000274 <CAN_send>:
     274:	ef 92       	push	r14
     276:	ff 92       	push	r15
     278:	0f 93       	push	r16
     27a:	1f 93       	push	r17
     27c:	cf 93       	push	r28
     27e:	df 93       	push	r29
     280:	7c 01       	movw	r14, r24
     282:	ee df       	rcall	.-36     	; 0x260 <CAN_transmit_complete>
     284:	89 2b       	or	r24, r25
     286:	b1 f1       	breq	.+108    	; 0x2f4 <CAN_send+0x80>
     288:	f7 01       	movw	r30, r14
     28a:	60 81       	ld	r22, Z
     28c:	66 95       	lsr	r22
     28e:	66 95       	lsr	r22
     290:	66 95       	lsr	r22
     292:	81 e3       	ldi	r24, 0x31	; 49
     294:	b9 d4       	rcall	.+2418   	; 0xc08 <MCP2515_write>
     296:	f7 01       	movw	r30, r14
     298:	60 81       	ld	r22, Z
     29a:	62 95       	swap	r22
     29c:	66 0f       	add	r22, r22
     29e:	60 7e       	andi	r22, 0xE0	; 224
     2a0:	82 e3       	ldi	r24, 0x32	; 50
     2a2:	b2 d4       	rcall	.+2404   	; 0xc08 <MCP2515_write>
     2a4:	f7 01       	movw	r30, r14
     2a6:	62 81       	ldd	r22, Z+2	; 0x02
     2a8:	6f 70       	andi	r22, 0x0F	; 15
     2aa:	85 e3       	ldi	r24, 0x35	; 53
     2ac:	ad d4       	rcall	.+2394   	; 0xc08 <MCP2515_write>
     2ae:	f7 01       	movw	r30, r14
     2b0:	82 81       	ldd	r24, Z+2	; 0x02
     2b2:	93 81       	ldd	r25, Z+3	; 0x03
     2b4:	89 30       	cpi	r24, 0x09	; 9
     2b6:	91 05       	cpc	r25, r1
     2b8:	54 f0       	brlt	.+20     	; 0x2ce <CAN_send+0x5a>
     2ba:	88 e0       	ldi	r24, 0x08	; 8
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	93 83       	std	Z+3, r25	; 0x03
     2c0:	82 83       	std	Z+2, r24	; 0x02
     2c2:	87 01       	movw	r16, r14
     2c4:	0c 5f       	subi	r16, 0xFC	; 252
     2c6:	1f 4f       	sbci	r17, 0xFF	; 255
     2c8:	c0 e0       	ldi	r28, 0x00	; 0
     2ca:	d0 e0       	ldi	r29, 0x00	; 0
     2cc:	04 c0       	rjmp	.+8      	; 0x2d6 <CAN_send+0x62>
     2ce:	18 16       	cp	r1, r24
     2d0:	19 06       	cpc	r1, r25
     2d2:	bc f3       	brlt	.-18     	; 0x2c2 <CAN_send+0x4e>
     2d4:	0d c0       	rjmp	.+26     	; 0x2f0 <CAN_send+0x7c>
     2d6:	f8 01       	movw	r30, r16
     2d8:	61 91       	ld	r22, Z+
     2da:	8f 01       	movw	r16, r30
     2dc:	8c 2f       	mov	r24, r28
     2de:	8a 5c       	subi	r24, 0xCA	; 202
     2e0:	93 d4       	rcall	.+2342   	; 0xc08 <MCP2515_write>
     2e2:	21 96       	adiw	r28, 0x01	; 1
     2e4:	f7 01       	movw	r30, r14
     2e6:	22 81       	ldd	r18, Z+2	; 0x02
     2e8:	33 81       	ldd	r19, Z+3	; 0x03
     2ea:	c2 17       	cp	r28, r18
     2ec:	d3 07       	cpc	r29, r19
     2ee:	9c f3       	brlt	.-26     	; 0x2d6 <CAN_send+0x62>
     2f0:	81 e0       	ldi	r24, 0x01	; 1
     2f2:	99 d4       	rcall	.+2354   	; 0xc26 <MCP2515_request_to_send>
     2f4:	df 91       	pop	r29
     2f6:	cf 91       	pop	r28
     2f8:	1f 91       	pop	r17
     2fa:	0f 91       	pop	r16
     2fc:	ff 90       	pop	r15
     2fe:	ef 90       	pop	r14
     300:	08 95       	ret

00000302 <CAN_recieve>:
     302:	7f 92       	push	r7
     304:	8f 92       	push	r8
     306:	9f 92       	push	r9
     308:	af 92       	push	r10
     30a:	bf 92       	push	r11
     30c:	cf 92       	push	r12
     30e:	df 92       	push	r13
     310:	ef 92       	push	r14
     312:	ff 92       	push	r15
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	cf 93       	push	r28
     31a:	df 93       	push	r29
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	2c 97       	sbiw	r28, 0x0c	; 12
     322:	0f b6       	in	r0, 0x3f	; 63
     324:	f8 94       	cli
     326:	de bf       	out	0x3e, r29	; 62
     328:	0f be       	out	0x3f, r0	; 63
     32a:	cd bf       	out	0x3d, r28	; 61
     32c:	5c 01       	movw	r10, r24
     32e:	81 e6       	ldi	r24, 0x61	; 97
     330:	5d d4       	rcall	.+2234   	; 0xbec <MCP2515_read>
     332:	88 2e       	mov	r8, r24
     334:	82 e6       	ldi	r24, 0x62	; 98
     336:	5a d4       	rcall	.+2228   	; 0xbec <MCP2515_read>
     338:	82 95       	swap	r24
     33a:	86 95       	lsr	r24
     33c:	87 70       	andi	r24, 0x07	; 7
     33e:	91 2c       	mov	r9, r1
     340:	88 0c       	add	r8, r8
     342:	99 1c       	adc	r9, r9
     344:	88 0c       	add	r8, r8
     346:	99 1c       	adc	r9, r9
     348:	88 0c       	add	r8, r8
     34a:	99 1c       	adc	r9, r9
     34c:	88 2a       	or	r8, r24
     34e:	85 e6       	ldi	r24, 0x65	; 101
     350:	4d d4       	rcall	.+2202   	; 0xbec <MCP2515_read>
     352:	8f 70       	andi	r24, 0x0F	; 15
     354:	c8 2e       	mov	r12, r24
     356:	d1 2c       	mov	r13, r1
     358:	89 e0       	ldi	r24, 0x09	; 9
     35a:	c8 16       	cp	r12, r24
     35c:	d1 04       	cpc	r13, r1
     35e:	24 f0       	brlt	.+8      	; 0x368 <CAN_recieve+0x66>
     360:	68 94       	set
     362:	cc 24       	eor	r12, r12
     364:	c3 f8       	bld	r12, 3
     366:	d1 2c       	mov	r13, r1
     368:	1c 14       	cp	r1, r12
     36a:	1d 04       	cpc	r1, r13
     36c:	9c f4       	brge	.+38     	; 0x394 <CAN_recieve+0x92>
     36e:	8e 01       	movw	r16, r28
     370:	0b 5f       	subi	r16, 0xFB	; 251
     372:	1f 4f       	sbci	r17, 0xFF	; 255
     374:	78 01       	movw	r14, r16
     376:	ec 0c       	add	r14, r12
     378:	fd 1c       	adc	r15, r13
     37a:	0f 2e       	mov	r0, r31
     37c:	f6 e6       	ldi	r31, 0x66	; 102
     37e:	7f 2e       	mov	r7, r31
     380:	f0 2d       	mov	r31, r0
     382:	87 2d       	mov	r24, r7
     384:	33 d4       	rcall	.+2150   	; 0xbec <MCP2515_read>
     386:	f8 01       	movw	r30, r16
     388:	81 93       	st	Z+, r24
     38a:	8f 01       	movw	r16, r30
     38c:	73 94       	inc	r7
     38e:	ee 15       	cp	r30, r14
     390:	ff 05       	cpc	r31, r15
     392:	b9 f7       	brne	.-18     	; 0x382 <CAN_recieve+0x80>
     394:	10 92 d6 02 	sts	0x02D6, r1
     398:	9a 82       	std	Y+2, r9	; 0x02
     39a:	89 82       	std	Y+1, r8	; 0x01
     39c:	dc 82       	std	Y+4, r13	; 0x04
     39e:	cb 82       	std	Y+3, r12	; 0x03
     3a0:	8c e0       	ldi	r24, 0x0C	; 12
     3a2:	fe 01       	movw	r30, r28
     3a4:	31 96       	adiw	r30, 0x01	; 1
     3a6:	d5 01       	movw	r26, r10
     3a8:	01 90       	ld	r0, Z+
     3aa:	0d 92       	st	X+, r0
     3ac:	8a 95       	dec	r24
     3ae:	e1 f7       	brne	.-8      	; 0x3a8 <CAN_recieve+0xa6>
     3b0:	c5 01       	movw	r24, r10
     3b2:	2c 96       	adiw	r28, 0x0c	; 12
     3b4:	0f b6       	in	r0, 0x3f	; 63
     3b6:	f8 94       	cli
     3b8:	de bf       	out	0x3e, r29	; 62
     3ba:	0f be       	out	0x3f, r0	; 63
     3bc:	cd bf       	out	0x3d, r28	; 61
     3be:	df 91       	pop	r29
     3c0:	cf 91       	pop	r28
     3c2:	1f 91       	pop	r17
     3c4:	0f 91       	pop	r16
     3c6:	ff 90       	pop	r15
     3c8:	ef 90       	pop	r14
     3ca:	df 90       	pop	r13
     3cc:	cf 90       	pop	r12
     3ce:	bf 90       	pop	r11
     3d0:	af 90       	pop	r10
     3d2:	9f 90       	pop	r9
     3d4:	8f 90       	pop	r8
     3d6:	7f 90       	pop	r7
     3d8:	08 95       	ret

000003da <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3da:	40 e0       	ldi	r20, 0x00	; 0
     3dc:	61 e0       	ldi	r22, 0x01	; 1
     3de:	8c e2       	ldi	r24, 0x2C	; 44
     3e0:	30 d4       	rcall	.+2144   	; 0xc42 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     3e2:	40 e0       	ldi	r20, 0x00	; 0
     3e4:	64 e0       	ldi	r22, 0x04	; 4
     3e6:	8c e2       	ldi	r24, 0x2C	; 44
     3e8:	2c d4       	rcall	.+2136   	; 0xc42 <MCP2515_bit_modify>
	rx_int_flag = 1;
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	80 93 d6 02 	sts	0x02D6, r24
     3f0:	08 95       	ret

000003f2 <__vector_9>:
	
}

ISR(PCINT0_vect){
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	0b b6       	in	r0, 0x3b	; 59
     3fe:	0f 92       	push	r0
     400:	2f 93       	push	r18
     402:	3f 93       	push	r19
     404:	4f 93       	push	r20
     406:	5f 93       	push	r21
     408:	6f 93       	push	r22
     40a:	7f 93       	push	r23
     40c:	8f 93       	push	r24
     40e:	9f 93       	push	r25
     410:	af 93       	push	r26
     412:	bf 93       	push	r27
     414:	ef 93       	push	r30
     416:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     418:	e0 df       	rcall	.-64     	; 0x3da <CAN_int_vect>
     41a:	ff 91       	pop	r31
     41c:	ef 91       	pop	r30
     41e:	bf 91       	pop	r27
     420:	af 91       	pop	r26
     422:	9f 91       	pop	r25
     424:	8f 91       	pop	r24
     426:	7f 91       	pop	r23
     428:	6f 91       	pop	r22
     42a:	5f 91       	pop	r21
     42c:	4f 91       	pop	r20
     42e:	3f 91       	pop	r19
     430:	2f 91       	pop	r18
     432:	0f 90       	pop	r0
     434:	0b be       	out	0x3b, r0	; 59
     436:	0f 90       	pop	r0
     438:	0f be       	out	0x3f, r0	; 63
     43a:	0f 90       	pop	r0
     43c:	1f 90       	pop	r1
     43e:	18 95       	reti

00000440 <ADC_init>:
volatile int ADC_ready;


void ADC_init(void){
	//Set PF0 to input
	clr_bit(DDRF, PF0);
     440:	80 98       	cbi	0x10, 0	; 16
	//enable ADC
	set_bit(ADCSRA, ADEN);
     442:	ea e7       	ldi	r30, 0x7A	; 122
     444:	f0 e0       	ldi	r31, 0x00	; 0
     446:	80 81       	ld	r24, Z
     448:	80 68       	ori	r24, 0x80	; 128
     44a:	80 83       	st	Z, r24
	//set prescaler to 128
	set_bit(ADCSRA, ADPS2);
     44c:	80 81       	ld	r24, Z
     44e:	84 60       	ori	r24, 0x04	; 4
     450:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     452:	80 81       	ld	r24, Z
     454:	82 60       	ori	r24, 0x02	; 2
     456:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     458:	80 81       	ld	r24, Z
     45a:	81 60       	ori	r24, 0x01	; 1
     45c:	80 83       	st	Z, r24

	set_bit(ADMUX, REFS1);
     45e:	ac e7       	ldi	r26, 0x7C	; 124
     460:	b0 e0       	ldi	r27, 0x00	; 0
     462:	8c 91       	ld	r24, X
     464:	80 68       	ori	r24, 0x80	; 128
     466:	8c 93       	st	X, r24
	set_bit(ADMUX, REFS0);
     468:	8c 91       	ld	r24, X
     46a:	80 64       	ori	r24, 0x40	; 64
     46c:	8c 93       	st	X, r24
	//enable interrupt
	set_bit(ADCSRA, ADIE);
     46e:	80 81       	ld	r24, Z
     470:	88 60       	ori	r24, 0x08	; 8
     472:	80 83       	st	Z, r24
     474:	08 95       	ret

00000476 <ADC_read>:
}

uint16_t ADC_read(void){
	//ADC0 is default channel
	//start conversion, when done automatically set to 0
	set_bit(ADCSRA, ADSC);
     476:	ea e7       	ldi	r30, 0x7A	; 122
     478:	f0 e0       	ldi	r31, 0x00	; 0
     47a:	80 81       	ld	r24, Z
     47c:	80 64       	ori	r24, 0x40	; 64
     47e:	80 83       	st	Z, r24
	
	while(!ADC_ready);
     480:	80 91 de 02 	lds	r24, 0x02DE
     484:	90 91 df 02 	lds	r25, 0x02DF
     488:	89 2b       	or	r24, r25
     48a:	d1 f3       	breq	.-12     	; 0x480 <ADC_read+0xa>
	ADC_ready = 0;
     48c:	10 92 df 02 	sts	0x02DF, r1
     490:	10 92 de 02 	sts	0x02DE, r1
	uint16_t data = ADCL | ADCH << 8;
     494:	80 91 78 00 	lds	r24, 0x0078
     498:	20 91 79 00 	lds	r18, 0x0079
     49c:	90 e0       	ldi	r25, 0x00	; 0

	return data;
}
     49e:	92 2b       	or	r25, r18
     4a0:	08 95       	ret

000004a2 <__vector_29>:



ISR(ADC_vect){
     4a2:	1f 92       	push	r1
     4a4:	0f 92       	push	r0
     4a6:	0f b6       	in	r0, 0x3f	; 63
     4a8:	0f 92       	push	r0
     4aa:	11 24       	eor	r1, r1
     4ac:	8f 93       	push	r24
     4ae:	9f 93       	push	r25
	ADC_ready = 1;
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	90 93 df 02 	sts	0x02DF, r25
     4b8:	80 93 de 02 	sts	0x02DE, r24
	//wake up the CPU
}
     4bc:	9f 91       	pop	r25
     4be:	8f 91       	pop	r24
     4c0:	0f 90       	pop	r0
     4c2:	0f be       	out	0x3f, r0	; 63
     4c4:	0f 90       	pop	r0
     4c6:	1f 90       	pop	r1
     4c8:	18 95       	reti

000004ca <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     4ca:	78 94       	sei
	TWI_Master_Initialise();
     4cc:	b5 d4       	rcall	.+2410   	; 0xe38 <TWI_Master_Initialise>
	cli();
     4ce:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     4d0:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     4d2:	51 9a       	sbi	0x0a, 1	; 10
     4d4:	08 95       	ret

000004d6 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	00 d0       	rcall	.+0      	; 0x4dc <DAC_send_data+0x6>
     4dc:	cd b7       	in	r28, 0x3d	; 61
     4de:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     4e0:	90 e5       	ldi	r25, 0x50	; 80
     4e2:	99 83       	std	Y+1, r25	; 0x01
     4e4:	1a 82       	std	Y+2, r1	; 0x02
     4e6:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     4e8:	63 e0       	ldi	r22, 0x03	; 3
     4ea:	ce 01       	movw	r24, r28
     4ec:	01 96       	adiw	r24, 0x01	; 1
     4ee:	ae d4       	rcall	.+2396   	; 0xe4c <TWI_Start_Transceiver_With_Data>
}
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	0f 90       	pop	r0
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	08 95       	ret

000004fc <update_control_values>:
int timer_flag = 0;
int last_shooter = 0;
volatile uint8_t rx_int_flag;

void update_control_values(void)
{
     4fc:	0f 93       	push	r16
     4fe:	1f 93       	push	r17
     500:	cf 93       	push	r28
     502:	df 93       	push	r29
     504:	cd b7       	in	r28, 0x3d	; 61
     506:	de b7       	in	r29, 0x3e	; 62
     508:	2c 97       	sbiw	r28, 0x0c	; 12
     50a:	0f b6       	in	r0, 0x3f	; 63
     50c:	f8 94       	cli
     50e:	de bf       	out	0x3e, r29	; 62
     510:	0f be       	out	0x3f, r0	; 63
     512:	cd bf       	out	0x3d, r28	; 61
	Message recieve_msg = CAN_recieve();
     514:	ce 01       	movw	r24, r28
     516:	01 96       	adiw	r24, 0x01	; 1
     518:	f4 de       	rcall	.-536    	; 0x302 <CAN_recieve>
	
	joy_stick_x = recieve_msg.data[0];
     51a:	8d 81       	ldd	r24, Y+5	; 0x05
     51c:	80 93 e8 02 	sts	0x02E8, r24
	right_slider = recieve_msg.data[1];
     520:	9e 81       	ldd	r25, Y+6	; 0x06
     522:	90 93 ed 02 	sts	0x02ED, r25
	int shooter = recieve_msg.data[2];
     526:	0f 81       	ldd	r16, Y+7	; 0x07
     528:	10 e0       	ldi	r17, 0x00	; 0
	printf("right joystick %d\t, left_joystick %d\n", joy_stick_x, right_slider);
     52a:	1f 92       	push	r1
     52c:	9f 93       	push	r25
     52e:	1f 92       	push	r1
     530:	8f 93       	push	r24
     532:	81 e5       	ldi	r24, 0x51	; 81
     534:	92 e0       	ldi	r25, 0x02	; 2
     536:	9f 93       	push	r25
     538:	8f 93       	push	r24
     53a:	98 d7       	rcall	.+3888   	; 0x146c <printf>
	if (shooter == 0){
     53c:	0f 90       	pop	r0
     53e:	0f 90       	pop	r0
     540:	0f 90       	pop	r0
     542:	0f 90       	pop	r0
     544:	0f 90       	pop	r0
     546:	0f 90       	pop	r0
     548:	01 15       	cp	r16, r1
     54a:	11 05       	cpc	r17, r1
     54c:	29 f4       	brne	.+10     	; 0x558 <update_control_values+0x5c>
		last_shooter = 0;
     54e:	10 92 cb 02 	sts	0x02CB, r1
     552:	10 92 ca 02 	sts	0x02CA, r1
     556:	11 c0       	rjmp	.+34     	; 0x57a <update_control_values+0x7e>
	}
	
	if (shooter != last_shooter){
     558:	80 91 ca 02 	lds	r24, 0x02CA
     55c:	90 91 cb 02 	lds	r25, 0x02CB
     560:	08 17       	cp	r16, r24
     562:	19 07       	cpc	r17, r25
     564:	51 f0       	breq	.+20     	; 0x57a <update_control_values+0x7e>
		printf("shoot\n");
     566:	87 e7       	ldi	r24, 0x77	; 119
     568:	92 e0       	ldi	r25, 0x02	; 2
     56a:	91 d7       	rcall	.+3874   	; 0x148e <puts>
		solenoid_shoot();
     56c:	0b d3       	rcall	.+1558   	; 0xb84 <solenoid_shoot>
		last_shooter = 1;
     56e:	81 e0       	ldi	r24, 0x01	; 1
     570:	90 e0       	ldi	r25, 0x00	; 0
     572:	90 93 cb 02 	sts	0x02CB, r25
     576:	80 93 ca 02 	sts	0x02CA, r24
	}
}
     57a:	2c 96       	adiw	r28, 0x0c	; 12
     57c:	0f b6       	in	r0, 0x3f	; 63
     57e:	f8 94       	cli
     580:	de bf       	out	0x3e, r29	; 62
     582:	0f be       	out	0x3f, r0	; 63
     584:	cd bf       	out	0x3d, r28	; 61
     586:	df 91       	pop	r29
     588:	cf 91       	pop	r28
     58a:	1f 91       	pop	r17
     58c:	0f 91       	pop	r16
     58e:	08 95       	ret

00000590 <update_input>:

void update_input(void)
{
     590:	cf 92       	push	r12
     592:	df 92       	push	r13
     594:	ef 92       	push	r14
     596:	ff 92       	push	r15
     598:	0f 93       	push	r16
     59a:	1f 93       	push	r17
     59c:	cf 93       	push	r28
     59e:	df 93       	push	r29
	clr_bit(TIMSK3, TOIE3);
     5a0:	c1 e7       	ldi	r28, 0x71	; 113
     5a2:	d0 e0       	ldi	r29, 0x00	; 0
     5a4:	88 81       	ld	r24, Y
     5a6:	8e 7f       	andi	r24, 0xFE	; 254
     5a8:	88 83       	st	Y, r24
	motor_drive(motor_PID(right_slider, Kp, Ki, Kd));
     5aa:	c0 90 e4 02 	lds	r12, 0x02E4
     5ae:	d0 90 e5 02 	lds	r13, 0x02E5
     5b2:	e0 90 e6 02 	lds	r14, 0x02E6
     5b6:	f0 90 e7 02 	lds	r15, 0x02E7
     5ba:	00 91 e0 02 	lds	r16, 0x02E0
     5be:	10 91 e1 02 	lds	r17, 0x02E1
     5c2:	20 91 e2 02 	lds	r18, 0x02E2
     5c6:	30 91 e3 02 	lds	r19, 0x02E3
     5ca:	40 91 e9 02 	lds	r20, 0x02E9
     5ce:	50 91 ea 02 	lds	r21, 0x02EA
     5d2:	60 91 eb 02 	lds	r22, 0x02EB
     5d6:	70 91 ec 02 	lds	r23, 0x02EC
     5da:	80 91 ed 02 	lds	r24, 0x02ED
     5de:	90 e0       	ldi	r25, 0x00	; 0
     5e0:	f5 d1       	rcall	.+1002   	; 0x9cc <motor_PID>
     5e2:	02 d1       	rcall	.+516    	; 0x7e8 <motor_drive>
	servo_set_pos(joy_stick_x);
     5e4:	80 91 e8 02 	lds	r24, 0x02E8
     5e8:	9a d2       	rcall	.+1332   	; 0xb1e <servo_set_pos>
	set_bit(TIMSK3, TOIE3);
     5ea:	88 81       	ld	r24, Y
     5ec:	81 60       	ori	r24, 0x01	; 1
     5ee:	88 83       	st	Y, r24
	timer_flag = 0;
     5f0:	10 92 cd 02 	sts	0x02CD, r1
     5f4:	10 92 cc 02 	sts	0x02CC, r1
}
     5f8:	df 91       	pop	r29
     5fa:	cf 91       	pop	r28
     5fc:	1f 91       	pop	r17
     5fe:	0f 91       	pop	r16
     600:	ff 90       	pop	r15
     602:	ef 90       	pop	r14
     604:	df 90       	pop	r13
     606:	cf 90       	pop	r12
     608:	08 95       	ret

0000060a <end_game>:

void end_game(void)
{
     60a:	cf 93       	push	r28
     60c:	df 93       	push	r29
     60e:	cd b7       	in	r28, 0x3d	; 61
     610:	de b7       	in	r29, 0x3e	; 62
     612:	2c 97       	sbiw	r28, 0x0c	; 12
     614:	0f b6       	in	r0, 0x3f	; 63
     616:	f8 94       	cli
     618:	de bf       	out	0x3e, r29	; 62
     61a:	0f be       	out	0x3f, r0	; 63
     61c:	cd bf       	out	0x3d, r28	; 61
	printf("Can melding, spill over\n");
     61e:	8d e7       	ldi	r24, 0x7D	; 125
     620:	92 e0       	ldi	r25, 0x02	; 2
     622:	35 d7       	rcall	.+3690   	; 0x148e <puts>
	Message end_game_msg = {0, 1, {0}};
     624:	ce 01       	movw	r24, r28
     626:	01 96       	adiw	r24, 0x01	; 1
     628:	2c e0       	ldi	r18, 0x0C	; 12
     62a:	fc 01       	movw	r30, r24
     62c:	11 92       	st	Z+, r1
     62e:	2a 95       	dec	r18
     630:	e9 f7       	brne	.-6      	; 0x62c <end_game+0x22>
     632:	21 e0       	ldi	r18, 0x01	; 1
     634:	30 e0       	ldi	r19, 0x00	; 0
     636:	3c 83       	std	Y+4, r19	; 0x04
     638:	2b 83       	std	Y+3, r18	; 0x03
	CAN_send(&end_game_msg);
     63a:	1c de       	rcall	.-968    	; 0x274 <CAN_send>
}
     63c:	2c 96       	adiw	r28, 0x0c	; 12
     63e:	0f b6       	in	r0, 0x3f	; 63
     640:	f8 94       	cli
     642:	de bf       	out	0x3e, r29	; 62
     644:	0f be       	out	0x3f, r0	; 63
     646:	cd bf       	out	0x3d, r28	; 61
     648:	df 91       	pop	r29
     64a:	cf 91       	pop	r28
     64c:	08 95       	ret

0000064e <USB_play_game>:

void USB_play_game()
{
	if(rx_int_flag){
     64e:	80 91 d6 02 	lds	r24, 0x02D6
     652:	81 11       	cpse	r24, r1
		update_control_values();
     654:	53 df       	rcall	.-346    	; 0x4fc <update_control_values>
	}if(timer_flag == 1){
     656:	80 91 cc 02 	lds	r24, 0x02CC
     65a:	90 91 cd 02 	lds	r25, 0x02CD
     65e:	01 97       	sbiw	r24, 0x01	; 1
     660:	09 f4       	brne	.+2      	; 0x664 <USB_play_game+0x16>
		update_input();
     662:	96 df       	rcall	.-212    	; 0x590 <update_input>
	}if(IR_score()){
     664:	a7 d0       	rcall	.+334    	; 0x7b4 <IR_score>
     666:	89 2b       	or	r24, r25
     668:	19 f0       	breq	.+6      	; 0x670 <USB_play_game+0x22>
		end_game();
     66a:	cf df       	rcall	.-98     	; 0x60a <end_game>
		current_state = IDLE;  //waiting for message about new game
     66c:	10 92 d5 02 	sts	0x02D5, r1
     670:	08 95       	ret

00000672 <set_tuning_PID>:
	}
}

void set_tuning_PID(difficulty mode)
{
	if(mode == EASY){
     672:	81 11       	cpse	r24, r1
     674:	25 c0       	rjmp	.+74     	; 0x6c0 <set_tuning_PID+0x4e>
		Kp = 0.9;
     676:	86 e6       	ldi	r24, 0x66	; 102
     678:	96 e6       	ldi	r25, 0x66	; 102
     67a:	a6 e6       	ldi	r26, 0x66	; 102
     67c:	bf e3       	ldi	r27, 0x3F	; 63
     67e:	80 93 e9 02 	sts	0x02E9, r24
     682:	90 93 ea 02 	sts	0x02EA, r25
     686:	a0 93 eb 02 	sts	0x02EB, r26
     68a:	b0 93 ec 02 	sts	0x02EC, r27
		Kd = 0.07;
     68e:	89 e2       	ldi	r24, 0x29	; 41
     690:	9c e5       	ldi	r25, 0x5C	; 92
     692:	af e8       	ldi	r26, 0x8F	; 143
     694:	bd e3       	ldi	r27, 0x3D	; 61
     696:	80 93 e4 02 	sts	0x02E4, r24
     69a:	90 93 e5 02 	sts	0x02E5, r25
     69e:	a0 93 e6 02 	sts	0x02E6, r26
     6a2:	b0 93 e7 02 	sts	0x02E7, r27
		Ki = 0.1;
     6a6:	8d ec       	ldi	r24, 0xCD	; 205
     6a8:	9c ec       	ldi	r25, 0xCC	; 204
     6aa:	ac ec       	ldi	r26, 0xCC	; 204
     6ac:	bd e3       	ldi	r27, 0x3D	; 61
     6ae:	80 93 e0 02 	sts	0x02E0, r24
     6b2:	90 93 e1 02 	sts	0x02E1, r25
     6b6:	a0 93 e2 02 	sts	0x02E2, r26
     6ba:	b0 93 e3 02 	sts	0x02E3, r27
     6be:	08 95       	ret
	}else if(mode == MEDIUM){
     6c0:	81 30       	cpi	r24, 0x01	; 1
     6c2:	29 f5       	brne	.+74     	; 0x70e <set_tuning_PID+0x9c>
		Kp = 0.95;
     6c4:	83 e3       	ldi	r24, 0x33	; 51
     6c6:	93 e3       	ldi	r25, 0x33	; 51
     6c8:	a3 e7       	ldi	r26, 0x73	; 115
     6ca:	bf e3       	ldi	r27, 0x3F	; 63
     6cc:	80 93 e9 02 	sts	0x02E9, r24
     6d0:	90 93 ea 02 	sts	0x02EA, r25
     6d4:	a0 93 eb 02 	sts	0x02EB, r26
     6d8:	b0 93 ec 02 	sts	0x02EC, r27
		Kd = 0.1;
     6dc:	8d ec       	ldi	r24, 0xCD	; 205
     6de:	9c ec       	ldi	r25, 0xCC	; 204
     6e0:	ac ec       	ldi	r26, 0xCC	; 204
     6e2:	bd e3       	ldi	r27, 0x3D	; 61
     6e4:	80 93 e4 02 	sts	0x02E4, r24
     6e8:	90 93 e5 02 	sts	0x02E5, r25
     6ec:	a0 93 e6 02 	sts	0x02E6, r26
     6f0:	b0 93 e7 02 	sts	0x02E7, r27
		Ki = 0.05;
     6f4:	8d ec       	ldi	r24, 0xCD	; 205
     6f6:	9c ec       	ldi	r25, 0xCC	; 204
     6f8:	ac e4       	ldi	r26, 0x4C	; 76
     6fa:	bd e3       	ldi	r27, 0x3D	; 61
     6fc:	80 93 e0 02 	sts	0x02E0, r24
     700:	90 93 e1 02 	sts	0x02E1, r25
     704:	a0 93 e2 02 	sts	0x02E2, r26
     708:	b0 93 e3 02 	sts	0x02E3, r27
     70c:	08 95       	ret
	}else if(mode == HARD){
     70e:	82 30       	cpi	r24, 0x02	; 2
     710:	21 f5       	brne	.+72     	; 0x75a <set_tuning_PID+0xe8>
		Kp = 1;
     712:	80 e0       	ldi	r24, 0x00	; 0
     714:	90 e0       	ldi	r25, 0x00	; 0
     716:	a0 e8       	ldi	r26, 0x80	; 128
     718:	bf e3       	ldi	r27, 0x3F	; 63
     71a:	80 93 e9 02 	sts	0x02E9, r24
     71e:	90 93 ea 02 	sts	0x02EA, r25
     722:	a0 93 eb 02 	sts	0x02EB, r26
     726:	b0 93 ec 02 	sts	0x02EC, r27
		Kd = 0.1;
     72a:	8d ec       	ldi	r24, 0xCD	; 205
     72c:	9c ec       	ldi	r25, 0xCC	; 204
     72e:	ac ec       	ldi	r26, 0xCC	; 204
     730:	bd e3       	ldi	r27, 0x3D	; 61
     732:	80 93 e4 02 	sts	0x02E4, r24
     736:	90 93 e5 02 	sts	0x02E5, r25
     73a:	a0 93 e6 02 	sts	0x02E6, r26
     73e:	b0 93 e7 02 	sts	0x02E7, r27
		Ki = 0.01;
     742:	8a e0       	ldi	r24, 0x0A	; 10
     744:	97 ed       	ldi	r25, 0xD7	; 215
     746:	a3 e2       	ldi	r26, 0x23	; 35
     748:	bc e3       	ldi	r27, 0x3C	; 60
     74a:	80 93 e0 02 	sts	0x02E0, r24
     74e:	90 93 e1 02 	sts	0x02E1, r25
     752:	a0 93 e2 02 	sts	0x02E2, r26
     756:	b0 93 e3 02 	sts	0x02E3, r27
     75a:	08 95       	ret

0000075c <__vector_35>:
	}
}


ISR(TIMER3_OVF_vect){
     75c:	1f 92       	push	r1
     75e:	0f 92       	push	r0
     760:	0f b6       	in	r0, 0x3f	; 63
     762:	0f 92       	push	r0
     764:	11 24       	eor	r1, r1
     766:	8f 93       	push	r24
     768:	9f 93       	push	r25
	timer_flag = 1;
     76a:	81 e0       	ldi	r24, 0x01	; 1
     76c:	90 e0       	ldi	r25, 0x00	; 0
     76e:	90 93 cd 02 	sts	0x02CD, r25
     772:	80 93 cc 02 	sts	0x02CC, r24
}
     776:	9f 91       	pop	r25
     778:	8f 91       	pop	r24
     77a:	0f 90       	pop	r0
     77c:	0f be       	out	0x3f, r0	; 63
     77e:	0f 90       	pop	r0
     780:	1f 90       	pop	r1
     782:	18 95       	reti

00000784 <IR_digital_filter>:
#include "ADC_driver.h"
#include <stdio.h>



int IR_digital_filter(void){
     784:	0f 93       	push	r16
     786:	1f 93       	push	r17
     788:	cf 93       	push	r28
     78a:	df 93       	push	r29
     78c:	c4 e0       	ldi	r28, 0x04	; 4
     78e:	d0 e0       	ldi	r29, 0x00	; 0
	uint16_t total_read_value = 0;
     790:	00 e0       	ldi	r16, 0x00	; 0
     792:	10 e0       	ldi	r17, 0x00	; 0
	
	for(int i = 0 ; i < 4 ; i++){
		total_read_value += ADC_read();
     794:	70 de       	rcall	.-800    	; 0x476 <ADC_read>
     796:	08 0f       	add	r16, r24
     798:	19 1f       	adc	r17, r25
     79a:	21 97       	sbiw	r28, 0x01	; 1


int IR_digital_filter(void){
	uint16_t total_read_value = 0;
	
	for(int i = 0 ; i < 4 ; i++){
     79c:	20 97       	sbiw	r28, 0x00	; 0
     79e:	d1 f7       	brne	.-12     	; 0x794 <IR_digital_filter+0x10>
		total_read_value += ADC_read();
	}
	return total_read_value/4;
}
     7a0:	c8 01       	movw	r24, r16
     7a2:	96 95       	lsr	r25
     7a4:	87 95       	ror	r24
     7a6:	96 95       	lsr	r25
     7a8:	87 95       	ror	r24
     7aa:	df 91       	pop	r29
     7ac:	cf 91       	pop	r28
     7ae:	1f 91       	pop	r17
     7b0:	0f 91       	pop	r16
     7b2:	08 95       	ret

000007b4 <IR_score>:

int IR_score(){
	if(IR_digital_filter() < 250){
     7b4:	e7 df       	rcall	.-50     	; 0x784 <IR_digital_filter>
     7b6:	21 e0       	ldi	r18, 0x01	; 1
     7b8:	30 e0       	ldi	r19, 0x00	; 0
     7ba:	8a 3f       	cpi	r24, 0xFA	; 250
     7bc:	91 05       	cpc	r25, r1
     7be:	14 f0       	brlt	.+4      	; 0x7c4 <IR_score+0x10>
     7c0:	20 e0       	ldi	r18, 0x00	; 0
     7c2:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}
	return 0;
	
}
     7c4:	c9 01       	movw	r24, r18
     7c6:	08 95       	ret

000007c8 <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     7c8:	80 91 f0 02 	lds	r24, 0x02F0
     7cc:	81 30       	cpi	r24, 0x01	; 1
     7ce:	31 f4       	brne	.+12     	; 0x7dc <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     7d0:	e2 e0       	ldi	r30, 0x02	; 2
     7d2:	f1 e0       	ldi	r31, 0x01	; 1
     7d4:	80 81       	ld	r24, Z
     7d6:	8d 7f       	andi	r24, 0xFD	; 253
     7d8:	80 83       	st	Z, r24
     7da:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     7dc:	e2 e0       	ldi	r30, 0x02	; 2
     7de:	f1 e0       	ldi	r31, 0x01	; 1
     7e0:	80 81       	ld	r24, Z
     7e2:	82 60       	ori	r24, 0x02	; 2
     7e4:	80 83       	st	Z, r24
     7e6:	08 95       	ret

000007e8 <motor_drive>:
	
}


//Get joystick input 0-130: Left, 135-255: Right
void motor_drive(int motor_input){
     7e8:	cf 93       	push	r28
     7ea:	c8 2f       	mov	r28, r24
	motor_set_dir();
     7ec:	ed df       	rcall	.-38     	; 0x7c8 <motor_set_dir>
	DAC_send_data(motor_input);
     7ee:	8c 2f       	mov	r24, r28
     7f0:	72 de       	rcall	.-796    	; 0x4d6 <DAC_send_data>
}
     7f2:	cf 91       	pop	r28
     7f4:	08 95       	ret

000007f6 <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     7f6:	e2 e0       	ldi	r30, 0x02	; 2
     7f8:	f1 e0       	ldi	r31, 0x01	; 1
     7fa:	80 81       	ld	r24, Z
     7fc:	8f 7b       	andi	r24, 0xBF	; 191
     7fe:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     800:	2f ef       	ldi	r18, 0xFF	; 255
     802:	8a e6       	ldi	r24, 0x6A	; 106
     804:	93 e0       	ldi	r25, 0x03	; 3
     806:	21 50       	subi	r18, 0x01	; 1
     808:	80 40       	sbci	r24, 0x00	; 0
     80a:	90 40       	sbci	r25, 0x00	; 0
     80c:	e1 f7       	brne	.-8      	; 0x806 <motor_reset_encoder+0x10>
     80e:	00 c0       	rjmp	.+0      	; 0x810 <motor_reset_encoder+0x1a>
     810:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     812:	80 81       	ld	r24, Z
     814:	80 64       	ori	r24, 0x40	; 64
     816:	80 83       	st	Z, r24
     818:	08 95       	ret

0000081a <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     81a:	57 de       	rcall	.-850    	; 0x4ca <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     81c:	e1 e0       	ldi	r30, 0x01	; 1
     81e:	f1 e0       	ldi	r31, 0x01	; 1
     820:	80 81       	ld	r24, Z
     822:	80 61       	ori	r24, 0x10	; 16
     824:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     826:	a2 e0       	ldi	r26, 0x02	; 2
     828:	b1 e0       	ldi	r27, 0x01	; 1
     82a:	8c 91       	ld	r24, X
     82c:	80 61       	ori	r24, 0x10	; 16
     82e:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     830:	80 81       	ld	r24, Z
     832:	82 60       	ori	r24, 0x02	; 2
     834:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     836:	80 81       	ld	r24, Z
     838:	80 62       	ori	r24, 0x20	; 32
     83a:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     83c:	80 81       	ld	r24, Z
     83e:	88 60       	ori	r24, 0x08	; 8
     840:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     842:	80 81       	ld	r24, Z
     844:	80 64       	ori	r24, 0x40	; 64
     846:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     848:	8c 91       	ld	r24, X
     84a:	80 62       	ori	r24, 0x20	; 32
     84c:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     84e:	8c 91       	ld	r24, X
     850:	80 64       	ori	r24, 0x40	; 64
     852:	8c 93       	st	X, r24
	
	
	
	DDRK = 0x00;
     854:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     858:	ce df       	rcall	.-100    	; 0x7f6 <motor_reset_encoder>
	
	
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     85a:	e0 e9       	ldi	r30, 0x90	; 144
     85c:	f0 e0       	ldi	r31, 0x00	; 0
     85e:	80 81       	ld	r24, Z
     860:	8d 7f       	andi	r24, 0xFD	; 253
     862:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     864:	80 81       	ld	r24, Z
     866:	8e 7f       	andi	r24, 0xFE	; 254
     868:	80 83       	st	Z, r24
	
	//Prescaler Fosc/8
	set_bit(TCCR3B, CS31);
     86a:	e1 e9       	ldi	r30, 0x91	; 145
     86c:	f0 e0       	ldi	r31, 0x00	; 0
     86e:	80 81       	ld	r24, Z
     870:	82 60       	ori	r24, 0x02	; 2
     872:	80 83       	st	Z, r24

	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     874:	e1 e7       	ldi	r30, 0x71	; 113
     876:	f0 e0       	ldi	r31, 0x00	; 0
     878:	80 81       	ld	r24, Z
     87a:	81 60       	ori	r24, 0x01	; 1
     87c:	80 83       	st	Z, r24
     87e:	08 95       	ret

00000880 <motor_read_encoder_unscaled>:
	//Reset
}


int16_t motor_read_encoder_unscaled(void){
	clr_bit(PORTH, PH5);		//!OE low
     880:	e2 e0       	ldi	r30, 0x02	; 2
     882:	f1 e0       	ldi	r31, 0x01	; 1
     884:	80 81       	ld	r24, Z
     886:	8f 7d       	andi	r24, 0xDF	; 223
     888:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     88a:	80 81       	ld	r24, Z
     88c:	87 7f       	andi	r24, 0xF7	; 247
     88e:	80 83       	st	Z, r24
     890:	2f ef       	ldi	r18, 0xFF	; 255
     892:	39 ef       	ldi	r19, 0xF9	; 249
     894:	40 e0       	ldi	r20, 0x00	; 0
     896:	21 50       	subi	r18, 0x01	; 1
     898:	30 40       	sbci	r19, 0x00	; 0
     89a:	40 40       	sbci	r20, 0x00	; 0
     89c:	e1 f7       	brne	.-8      	; 0x896 <motor_read_encoder_unscaled+0x16>
     89e:	00 c0       	rjmp	.+0      	; 0x8a0 <motor_read_encoder_unscaled+0x20>
     8a0:	00 00       	nop
	_delay_ms(20);
	int16_t data = PINK << 8;	//Read MSB
     8a2:	80 91 06 01 	lds	r24, 0x0106
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	98 2f       	mov	r25, r24
     8aa:	88 27       	eor	r24, r24
	set_bit(PORTH, PH3);		//SEL high
     8ac:	20 81       	ld	r18, Z
     8ae:	28 60       	ori	r18, 0x08	; 8
     8b0:	20 83       	st	Z, r18
     8b2:	2f ef       	ldi	r18, 0xFF	; 255
     8b4:	39 ef       	ldi	r19, 0xF9	; 249
     8b6:	40 e0       	ldi	r20, 0x00	; 0
     8b8:	21 50       	subi	r18, 0x01	; 1
     8ba:	30 40       	sbci	r19, 0x00	; 0
     8bc:	40 40       	sbci	r20, 0x00	; 0
     8be:	e1 f7       	brne	.-8      	; 0x8b8 <motor_read_encoder_unscaled+0x38>
     8c0:	00 c0       	rjmp	.+0      	; 0x8c2 <motor_read_encoder_unscaled+0x42>
     8c2:	00 00       	nop
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     8c4:	20 91 06 01 	lds	r18, 0x0106
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
     8c8:	30 81       	ld	r19, Z
     8ca:	30 62       	ori	r19, 0x20	; 32
     8cc:	30 83       	st	Z, r19
	
	return data;
}
     8ce:	82 2b       	or	r24, r18
     8d0:	08 95       	ret

000008d2 <motor_read_encoder>:

int16_t motor_read_encoder(void){
     8d2:	cf 92       	push	r12
     8d4:	df 92       	push	r13
     8d6:	ef 92       	push	r14
     8d8:	ff 92       	push	r15
     8da:	cf 93       	push	r28
     8dc:	df 93       	push	r29
	int data = motor_read_encoder_unscaled();
     8de:	d0 df       	rcall	.-96     	; 0x880 <motor_read_encoder_unscaled>
     8e0:	ec 01       	movw	r28, r24

	return -((double)(255)/(0-right_pos))*data;
     8e2:	60 91 f1 02 	lds	r22, 0x02F1
     8e6:	70 91 f2 02 	lds	r23, 0x02F2
     8ea:	71 95       	neg	r23
     8ec:	61 95       	neg	r22
     8ee:	71 09       	sbc	r23, r1
     8f0:	88 27       	eor	r24, r24
     8f2:	77 fd       	sbrc	r23, 7
     8f4:	80 95       	com	r24
     8f6:	98 2f       	mov	r25, r24
     8f8:	52 d4       	rcall	.+2212   	; 0x119e <__floatsisf>
     8fa:	9b 01       	movw	r18, r22
     8fc:	ac 01       	movw	r20, r24
     8fe:	60 e0       	ldi	r22, 0x00	; 0
     900:	70 e0       	ldi	r23, 0x00	; 0
     902:	8f e7       	ldi	r24, 0x7F	; 127
     904:	93 e4       	ldi	r25, 0x43	; 67
     906:	b0 d3       	rcall	.+1888   	; 0x1068 <__divsf3>
     908:	6b 01       	movw	r12, r22
     90a:	7c 01       	movw	r14, r24
     90c:	f7 fa       	bst	r15, 7
     90e:	f0 94       	com	r15
     910:	f7 f8       	bld	r15, 7
     912:	f0 94       	com	r15
     914:	be 01       	movw	r22, r28
     916:	88 27       	eor	r24, r24
     918:	77 fd       	sbrc	r23, 7
     91a:	80 95       	com	r24
     91c:	98 2f       	mov	r25, r24
     91e:	3f d4       	rcall	.+2174   	; 0x119e <__floatsisf>
     920:	9b 01       	movw	r18, r22
     922:	ac 01       	movw	r20, r24
     924:	c7 01       	movw	r24, r14
     926:	b6 01       	movw	r22, r12
     928:	ee d4       	rcall	.+2524   	; 0x1306 <__mulsf3>
     92a:	06 d4       	rcall	.+2060   	; 0x1138 <__fixsfsi>
}
     92c:	cb 01       	movw	r24, r22
     92e:	df 91       	pop	r29
     930:	cf 91       	pop	r28
     932:	ff 90       	pop	r15
     934:	ef 90       	pop	r14
     936:	df 90       	pop	r13
     938:	cf 90       	pop	r12
     93a:	08 95       	ret

0000093c <motor_calibration>:

void motor_calibration(void){
	//drive to left corner
	dir = LEFT;
     93c:	81 e0       	ldi	r24, 0x01	; 1
     93e:	80 93 f0 02 	sts	0x02F0, r24
	motor_drive(150);
     942:	86 e9       	ldi	r24, 0x96	; 150
     944:	90 e0       	ldi	r25, 0x00	; 0
     946:	50 df       	rcall	.-352    	; 0x7e8 <motor_drive>
     948:	2f ef       	ldi	r18, 0xFF	; 255
     94a:	8d e2       	ldi	r24, 0x2D	; 45
     94c:	92 e2       	ldi	r25, 0x22	; 34
     94e:	21 50       	subi	r18, 0x01	; 1
     950:	80 40       	sbci	r24, 0x00	; 0
     952:	90 40       	sbci	r25, 0x00	; 0
     954:	e1 f7       	brne	.-8      	; 0x94e <motor_calibration+0x12>
     956:	00 c0       	rjmp	.+0      	; 0x958 <motor_calibration+0x1c>
     958:	00 00       	nop
	_delay_ms(700);
	
	//choose zero-position
	motor_reset_encoder();
     95a:	4d df       	rcall	.-358    	; 0x7f6 <motor_reset_encoder>
	
	dir = RIGHT;
     95c:	10 92 f0 02 	sts	0x02F0, r1
	motor_drive(150);
     960:	86 e9       	ldi	r24, 0x96	; 150
     962:	90 e0       	ldi	r25, 0x00	; 0
     964:	41 df       	rcall	.-382    	; 0x7e8 <motor_drive>
     966:	2f ef       	ldi	r18, 0xFF	; 255
     968:	8d e2       	ldi	r24, 0x2D	; 45
     96a:	92 e2       	ldi	r25, 0x22	; 34
     96c:	21 50       	subi	r18, 0x01	; 1
     96e:	80 40       	sbci	r24, 0x00	; 0
     970:	90 40       	sbci	r25, 0x00	; 0
     972:	e1 f7       	brne	.-8      	; 0x96c <motor_calibration+0x30>
     974:	00 c0       	rjmp	.+0      	; 0x976 <motor_calibration+0x3a>
     976:	00 00       	nop
	_delay_ms(700);
	right_pos = motor_read_encoder_unscaled();
     978:	83 df       	rcall	.-250    	; 0x880 <motor_read_encoder_unscaled>
     97a:	90 93 f2 02 	sts	0x02F2, r25
     97e:	80 93 f1 02 	sts	0x02F1, r24
	printf("right encoder value %d\n", motor_read_encoder_unscaled());
     982:	7e df       	rcall	.-260    	; 0x880 <motor_read_encoder_unscaled>
     984:	9f 93       	push	r25
     986:	8f 93       	push	r24
     988:	85 e9       	ldi	r24, 0x95	; 149
     98a:	92 e0       	ldi	r25, 0x02	; 2
     98c:	9f 93       	push	r25
     98e:	8f 93       	push	r24
     990:	6d d5       	rcall	.+2778   	; 0x146c <printf>
	motor_drive(STOP);
     992:	80 e0       	ldi	r24, 0x00	; 0
     994:	90 e0       	ldi	r25, 0x00	; 0
     996:	28 df       	rcall	.-432    	; 0x7e8 <motor_drive>
	
	dir = LEFT;
     998:	81 e0       	ldi	r24, 0x01	; 1
     99a:	80 93 f0 02 	sts	0x02F0, r24
	motor_drive(150);
     99e:	86 e9       	ldi	r24, 0x96	; 150
     9a0:	90 e0       	ldi	r25, 0x00	; 0
     9a2:	22 df       	rcall	.-444    	; 0x7e8 <motor_drive>
	left_pos = motor_read_encoder_unscaled();
     9a4:	6d df       	rcall	.-294    	; 0x880 <motor_read_encoder_unscaled>
     9a6:	90 93 ef 02 	sts	0x02EF, r25
     9aa:	80 93 ee 02 	sts	0x02EE, r24
     9ae:	2f ef       	ldi	r18, 0xFF	; 255
     9b0:	87 e9       	ldi	r24, 0x97	; 151
     9b2:	9a e3       	ldi	r25, 0x3A	; 58
     9b4:	21 50       	subi	r18, 0x01	; 1
     9b6:	80 40       	sbci	r24, 0x00	; 0
     9b8:	90 40       	sbci	r25, 0x00	; 0
     9ba:	e1 f7       	brne	.-8      	; 0x9b4 <motor_calibration+0x78>
     9bc:	00 c0       	rjmp	.+0      	; 0x9be <motor_calibration+0x82>
     9be:	00 00       	nop
	_delay_ms(1200);
	motor_reset_encoder();
     9c0:	1a df       	rcall	.-460    	; 0x7f6 <motor_reset_encoder>
     9c2:	0f 90       	pop	r0
     9c4:	0f 90       	pop	r0
     9c6:	0f 90       	pop	r0
     9c8:	0f 90       	pop	r0
     9ca:	08 95       	ret

000009cc <motor_PID>:
}


int motor_PID(int slider_value, float Kp, float Ki, float Kd){
     9cc:	4f 92       	push	r4
     9ce:	5f 92       	push	r5
     9d0:	6f 92       	push	r6
     9d2:	7f 92       	push	r7
     9d4:	8f 92       	push	r8
     9d6:	9f 92       	push	r9
     9d8:	af 92       	push	r10
     9da:	bf 92       	push	r11
     9dc:	cf 92       	push	r12
     9de:	df 92       	push	r13
     9e0:	ef 92       	push	r14
     9e2:	ff 92       	push	r15
     9e4:	0f 93       	push	r16
     9e6:	1f 93       	push	r17
     9e8:	cf 93       	push	r28
     9ea:	df 93       	push	r29
     9ec:	ec 01       	movw	r28, r24
     9ee:	4a 01       	movw	r8, r20
     9f0:	5b 01       	movw	r10, r22
     9f2:	28 01       	movw	r4, r16
     9f4:	39 01       	movw	r6, r18
	
	static float integral = 0; 
	int data = motor_read_encoder();
     9f6:	6d df       	rcall	.-294    	; 0x8d2 <motor_read_encoder>
	int error = slider_value - data; 
     9f8:	c8 1b       	sub	r28, r24
     9fa:	d9 0b       	sbc	r29, r25
	//printf("encoder: %d\n", data);
	if (error > 0){
     9fc:	1c 16       	cp	r1, r28
     9fe:	1d 06       	cpc	r1, r29
     a00:	1c f4       	brge	.+6      	; 0xa08 <motor_PID+0x3c>
		dir = RIGHT;
     a02:	10 92 f0 02 	sts	0x02F0, r1
     a06:	03 c0       	rjmp	.+6      	; 0xa0e <motor_PID+0x42>
	} 
	else{
		dir = LEFT; 
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	80 93 f0 02 	sts	0x02F0, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
     a0e:	8e 01       	movw	r16, r28
     a10:	dd 23       	and	r29, r29
     a12:	24 f4       	brge	.+8      	; 0xa1c <motor_PID+0x50>
     a14:	00 27       	eor	r16, r16
     a16:	11 27       	eor	r17, r17
     a18:	0c 1b       	sub	r16, r28
     a1a:	1d 0b       	sbc	r17, r29
     a1c:	02 30       	cpi	r16, 0x02	; 2
     a1e:	11 05       	cpc	r17, r1
     a20:	f4 f0       	brlt	.+60     	; 0xa5e <motor_PID+0x92>
		integral = integral + error*dt;
     a22:	be 01       	movw	r22, r28
     a24:	88 27       	eor	r24, r24
     a26:	77 fd       	sbrc	r23, 7
     a28:	80 95       	com	r24
     a2a:	98 2f       	mov	r25, r24
     a2c:	b8 d3       	rcall	.+1904   	; 0x119e <__floatsisf>
     a2e:	2f e6       	ldi	r18, 0x6F	; 111
     a30:	32 e1       	ldi	r19, 0x12	; 18
     a32:	43 e0       	ldi	r20, 0x03	; 3
     a34:	5d e3       	ldi	r21, 0x3D	; 61
     a36:	67 d4       	rcall	.+2254   	; 0x1306 <__mulsf3>
     a38:	9b 01       	movw	r18, r22
     a3a:	ac 01       	movw	r20, r24
     a3c:	60 91 ce 02 	lds	r22, 0x02CE
     a40:	70 91 cf 02 	lds	r23, 0x02CF
     a44:	80 91 d0 02 	lds	r24, 0x02D0
     a48:	90 91 d1 02 	lds	r25, 0x02D1
     a4c:	a5 d2       	rcall	.+1354   	; 0xf98 <__addsf3>
     a4e:	60 93 ce 02 	sts	0x02CE, r22
     a52:	70 93 cf 02 	sts	0x02CF, r23
     a56:	80 93 d0 02 	sts	0x02D0, r24
     a5a:	90 93 d1 02 	sts	0x02D1, r25
	} 
	float derivate = (error - prev_error)/dt;
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     a5e:	b8 01       	movw	r22, r16
     a60:	88 27       	eor	r24, r24
     a62:	77 fd       	sbrc	r23, 7
     a64:	80 95       	com	r24
     a66:	98 2f       	mov	r25, r24
     a68:	9a d3       	rcall	.+1844   	; 0x119e <__floatsisf>
     a6a:	a5 01       	movw	r20, r10
     a6c:	94 01       	movw	r18, r8
     a6e:	4b d4       	rcall	.+2198   	; 0x1306 <__mulsf3>
     a70:	4b 01       	movw	r8, r22
     a72:	5c 01       	movw	r10, r24
     a74:	20 91 ce 02 	lds	r18, 0x02CE
     a78:	30 91 cf 02 	lds	r19, 0x02CF
     a7c:	40 91 d0 02 	lds	r20, 0x02D0
     a80:	50 91 d1 02 	lds	r21, 0x02D1
     a84:	c3 01       	movw	r24, r6
     a86:	b2 01       	movw	r22, r4
     a88:	3e d4       	rcall	.+2172   	; 0x1306 <__mulsf3>
     a8a:	9b 01       	movw	r18, r22
     a8c:	ac 01       	movw	r20, r24
     a8e:	c5 01       	movw	r24, r10
     a90:	b4 01       	movw	r22, r8
     a92:	82 d2       	rcall	.+1284   	; 0xf98 <__addsf3>
     a94:	4b 01       	movw	r8, r22
     a96:	5c 01       	movw	r10, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
		integral = integral + error*dt;
	} 
	float derivate = (error - prev_error)/dt;
     a98:	80 91 d2 02 	lds	r24, 0x02D2
     a9c:	90 91 d3 02 	lds	r25, 0x02D3
     aa0:	be 01       	movw	r22, r28
     aa2:	68 1b       	sub	r22, r24
     aa4:	79 0b       	sbc	r23, r25
     aa6:	88 27       	eor	r24, r24
     aa8:	77 fd       	sbrc	r23, 7
     aaa:	80 95       	com	r24
     aac:	98 2f       	mov	r25, r24
     aae:	77 d3       	rcall	.+1774   	; 0x119e <__floatsisf>
     ab0:	2f e6       	ldi	r18, 0x6F	; 111
     ab2:	32 e1       	ldi	r19, 0x12	; 18
     ab4:	43 e0       	ldi	r20, 0x03	; 3
     ab6:	5d e3       	ldi	r21, 0x3D	; 61
     ab8:	d7 d2       	rcall	.+1454   	; 0x1068 <__divsf3>
     aba:	9b 01       	movw	r18, r22
     abc:	ac 01       	movw	r20, r24
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     abe:	c7 01       	movw	r24, r14
     ac0:	b6 01       	movw	r22, r12
     ac2:	21 d4       	rcall	.+2114   	; 0x1306 <__mulsf3>
     ac4:	9b 01       	movw	r18, r22
     ac6:	ac 01       	movw	r20, r24
     ac8:	c5 01       	movw	r24, r10
     aca:	b4 01       	movw	r22, r8
     acc:	65 d2       	rcall	.+1226   	; 0xf98 <__addsf3>
     ace:	34 d3       	rcall	.+1640   	; 0x1138 <__fixsfsi>
     ad0:	77 23       	and	r23, r23
     ad2:	14 f4       	brge	.+4      	; 0xad8 <motor_PID+0x10c>
     ad4:	60 e0       	ldi	r22, 0x00	; 0
     ad6:	70 e0       	ldi	r23, 0x00	; 0
	} 
	else if (output < MIN){
		output = MIN;
	} 
	
	prev_error = error;
     ad8:	d0 93 d3 02 	sts	0x02D3, r29
     adc:	c0 93 d2 02 	sts	0x02D2, r28
     ae0:	cb 01       	movw	r24, r22
     ae2:	6f 3f       	cpi	r22, 0xFF	; 255
     ae4:	71 05       	cpc	r23, r1
     ae6:	19 f0       	breq	.+6      	; 0xaee <motor_PID+0x122>
     ae8:	14 f0       	brlt	.+4      	; 0xaee <motor_PID+0x122>
     aea:	8f ef       	ldi	r24, 0xFF	; 255
     aec:	90 e0       	ldi	r25, 0x00	; 0
	return output;
}
     aee:	df 91       	pop	r29
     af0:	cf 91       	pop	r28
     af2:	1f 91       	pop	r17
     af4:	0f 91       	pop	r16
     af6:	ff 90       	pop	r15
     af8:	ef 90       	pop	r14
     afa:	df 90       	pop	r13
     afc:	cf 90       	pop	r12
     afe:	bf 90       	pop	r11
     b00:	af 90       	pop	r10
     b02:	9f 90       	pop	r9
     b04:	8f 90       	pop	r8
     b06:	7f 90       	pop	r7
     b08:	6f 90       	pop	r6
     b0a:	5f 90       	pop	r5
     b0c:	4f 90       	pop	r4
     b0e:	08 95       	ret

00000b10 <servo_init>:
#include "SERVO_driver.h"
#include "UART_driver.h"


void servo_init(void){
	pwm_init();
     b10:	38 d1       	rcall	.+624    	; 0xd82 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     b12:	66 ea       	ldi	r22, 0xA6	; 166
     b14:	7b e9       	ldi	r23, 0x9B	; 155
     b16:	84 ec       	ldi	r24, 0xC4	; 196
     b18:	9a e3       	ldi	r25, 0x3A	; 58
     b1a:	5a c1       	rjmp	.+692    	; 0xdd0 <pwm_set_pulse_width>
     b1c:	08 95       	ret

00000b1e <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     b1e:	88 38       	cpi	r24, 0x88	; 136
     b20:	a8 f0       	brcs	.+42     	; 0xb4c <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     b22:	68 2f       	mov	r22, r24
     b24:	70 e0       	ldi	r23, 0x00	; 0
     b26:	64 58       	subi	r22, 0x84	; 132
     b28:	71 09       	sbc	r23, r1
     b2a:	88 27       	eor	r24, r24
     b2c:	77 fd       	sbrc	r23, 7
     b2e:	80 95       	com	r24
     b30:	98 2f       	mov	r25, r24
     b32:	35 d3       	rcall	.+1642   	; 0x119e <__floatsisf>
     b34:	2d eb       	ldi	r18, 0xBD	; 189
     b36:	37 e3       	ldi	r19, 0x37	; 55
     b38:	46 e8       	ldi	r20, 0x86	; 134
     b3a:	56 e3       	ldi	r21, 0x36	; 54
     b3c:	e4 d3       	rcall	.+1992   	; 0x1306 <__mulsf3>
     b3e:	26 ea       	ldi	r18, 0xA6	; 166
     b40:	3b e9       	ldi	r19, 0x9B	; 155
     b42:	44 ec       	ldi	r20, 0xC4	; 196
     b44:	5a e3       	ldi	r21, 0x3A	; 58
     b46:	28 d2       	rcall	.+1104   	; 0xf98 <__addsf3>
     b48:	43 c1       	rjmp	.+646    	; 0xdd0 <pwm_set_pulse_width>
     b4a:	08 95       	ret
	}
	else if (dir < 130){
     b4c:	82 38       	cpi	r24, 0x82	; 130
     b4e:	88 f4       	brcc	.+34     	; 0xb72 <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     b50:	68 2f       	mov	r22, r24
     b52:	70 e0       	ldi	r23, 0x00	; 0
     b54:	80 e0       	ldi	r24, 0x00	; 0
     b56:	90 e0       	ldi	r25, 0x00	; 0
     b58:	22 d3       	rcall	.+1604   	; 0x119e <__floatsisf>
     b5a:	2d eb       	ldi	r18, 0xBD	; 189
     b5c:	37 e3       	ldi	r19, 0x37	; 55
     b5e:	46 e8       	ldi	r20, 0x86	; 134
     b60:	56 e3       	ldi	r21, 0x36	; 54
     b62:	d1 d3       	rcall	.+1954   	; 0x1306 <__mulsf3>
     b64:	2a ef       	ldi	r18, 0xFA	; 250
     b66:	3d ee       	ldi	r19, 0xED	; 237
     b68:	4b e6       	ldi	r20, 0x6B	; 107
     b6a:	5a e3       	ldi	r21, 0x3A	; 58
     b6c:	15 d2       	rcall	.+1066   	; 0xf98 <__addsf3>
     b6e:	30 c1       	rjmp	.+608    	; 0xdd0 <pwm_set_pulse_width>
     b70:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     b72:	66 ea       	ldi	r22, 0xA6	; 166
     b74:	7b e9       	ldi	r23, 0x9B	; 155
     b76:	84 ec       	ldi	r24, 0xC4	; 196
     b78:	9a e3       	ldi	r25, 0x3A	; 58
     b7a:	2a c1       	rjmp	.+596    	; 0xdd0 <pwm_set_pulse_width>
     b7c:	08 95       	ret

00000b7e <solenoid_init>:



void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF1);
     b7e:	81 9a       	sbi	0x10, 1	; 16
	set_bit(PORTF, PF1);
     b80:	89 9a       	sbi	0x11, 1	; 17
     b82:	08 95       	ret

00000b84 <solenoid_shoot>:
}

void solenoid_shoot(void){
	clr_bit(PORTF, PF1);
     b84:	89 98       	cbi	0x11, 1	; 17
     b86:	2f ef       	ldi	r18, 0xFF	; 255
     b88:	81 ee       	ldi	r24, 0xE1	; 225
     b8a:	94 e0       	ldi	r25, 0x04	; 4
     b8c:	21 50       	subi	r18, 0x01	; 1
     b8e:	80 40       	sbci	r24, 0x00	; 0
     b90:	90 40       	sbci	r25, 0x00	; 0
     b92:	e1 f7       	brne	.-8      	; 0xb8c <solenoid_shoot+0x8>
     b94:	00 c0       	rjmp	.+0      	; 0xb96 <solenoid_shoot+0x12>
     b96:	00 00       	nop
	_delay_ms(100); 
	set_bit(PORTF, PF1);
     b98:	89 9a       	sbi	0x11, 1	; 17
     b9a:	08 95       	ret

00000b9c <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     b9c:	e0 ec       	ldi	r30, 0xC0	; 192
     b9e:	f0 e0       	ldi	r31, 0x00	; 0
     ba0:	90 81       	ld	r25, Z
     ba2:	95 ff       	sbrs	r25, 5
     ba4:	fd cf       	rjmp	.-6      	; 0xba0 <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     ba6:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     baa:	80 e0       	ldi	r24, 0x00	; 0
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	08 95       	ret

00000bb0 <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     bb0:	e0 ec       	ldi	r30, 0xC0	; 192
     bb2:	f0 e0       	ldi	r31, 0x00	; 0
     bb4:	80 81       	ld	r24, Z
     bb6:	88 23       	and	r24, r24
     bb8:	ec f7       	brge	.-6      	; 0xbb4 <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     bba:	80 91 c6 00 	lds	r24, 0x00C6
}
     bbe:	08 95       	ret

00000bc0 <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     bc0:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     bc4:	88 e1       	ldi	r24, 0x18	; 24
     bc6:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     bca:	68 ed       	ldi	r22, 0xD8	; 216
     bcc:	75 e0       	ldi	r23, 0x05	; 5
     bce:	8e ec       	ldi	r24, 0xCE	; 206
     bd0:	95 e0       	ldi	r25, 0x05	; 5
     bd2:	02 d4       	rcall	.+2052   	; 0x13d8 <fdevopen>
     bd4:	90 93 f4 02 	sts	0x02F4, r25
     bd8:	80 93 f3 02 	sts	0x02F3, r24
	
	
	return 0; 
}
     bdc:	80 e0       	ldi	r24, 0x00	; 0
     bde:	90 e0       	ldi	r25, 0x00	; 0
     be0:	08 95       	ret

00000be2 <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     be2:	b6 d0       	rcall	.+364    	; 0xd50 <SPI_activate_SS>
     be4:	80 ec       	ldi	r24, 0xC0	; 192
     be6:	ae d0       	rcall	.+348    	; 0xd44 <SPI_read_write>
     be8:	b5 c0       	rjmp	.+362    	; 0xd54 <SPI_deactivate_SS>
     bea:	08 95       	ret

00000bec <MCP2515_read>:
     bec:	cf 93       	push	r28
     bee:	c8 2f       	mov	r28, r24
     bf0:	af d0       	rcall	.+350    	; 0xd50 <SPI_activate_SS>
     bf2:	83 e0       	ldi	r24, 0x03	; 3
     bf4:	a7 d0       	rcall	.+334    	; 0xd44 <SPI_read_write>
     bf6:	8c 2f       	mov	r24, r28
     bf8:	a5 d0       	rcall	.+330    	; 0xd44 <SPI_read_write>
     bfa:	80 e0       	ldi	r24, 0x00	; 0
     bfc:	a3 d0       	rcall	.+326    	; 0xd44 <SPI_read_write>
     bfe:	c8 2f       	mov	r28, r24
     c00:	a9 d0       	rcall	.+338    	; 0xd54 <SPI_deactivate_SS>
     c02:	8c 2f       	mov	r24, r28
     c04:	cf 91       	pop	r28
     c06:	08 95       	ret

00000c08 <MCP2515_write>:
     c08:	cf 93       	push	r28
     c0a:	df 93       	push	r29
     c0c:	d8 2f       	mov	r29, r24
     c0e:	c6 2f       	mov	r28, r22
     c10:	9f d0       	rcall	.+318    	; 0xd50 <SPI_activate_SS>
     c12:	82 e0       	ldi	r24, 0x02	; 2
     c14:	97 d0       	rcall	.+302    	; 0xd44 <SPI_read_write>
     c16:	8d 2f       	mov	r24, r29
     c18:	95 d0       	rcall	.+298    	; 0xd44 <SPI_read_write>
     c1a:	8c 2f       	mov	r24, r28
     c1c:	93 d0       	rcall	.+294    	; 0xd44 <SPI_read_write>
     c1e:	9a d0       	rcall	.+308    	; 0xd54 <SPI_deactivate_SS>
     c20:	df 91       	pop	r29
     c22:	cf 91       	pop	r28
     c24:	08 95       	ret

00000c26 <MCP2515_request_to_send>:
     c26:	cf 93       	push	r28
     c28:	c8 2f       	mov	r28, r24
     c2a:	92 d0       	rcall	.+292    	; 0xd50 <SPI_activate_SS>
     c2c:	c8 30       	cpi	r28, 0x08	; 8
     c2e:	20 f4       	brcc	.+8      	; 0xc38 <MCP2515_request_to_send+0x12>
     c30:	8c 2f       	mov	r24, r28
     c32:	80 68       	ori	r24, 0x80	; 128
     c34:	87 d0       	rcall	.+270    	; 0xd44 <SPI_read_write>
     c36:	02 c0       	rjmp	.+4      	; 0xc3c <MCP2515_request_to_send+0x16>
     c38:	80 e8       	ldi	r24, 0x80	; 128
     c3a:	84 d0       	rcall	.+264    	; 0xd44 <SPI_read_write>
     c3c:	8b d0       	rcall	.+278    	; 0xd54 <SPI_deactivate_SS>
     c3e:	cf 91       	pop	r28
     c40:	08 95       	ret

00000c42 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     c42:	1f 93       	push	r17
     c44:	cf 93       	push	r28
     c46:	df 93       	push	r29
     c48:	18 2f       	mov	r17, r24
     c4a:	d6 2f       	mov	r29, r22
     c4c:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     c4e:	80 d0       	rcall	.+256    	; 0xd50 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     c50:	85 e0       	ldi	r24, 0x05	; 5
     c52:	78 d0       	rcall	.+240    	; 0xd44 <SPI_read_write>
	SPI_read_write(address);
     c54:	81 2f       	mov	r24, r17
     c56:	76 d0       	rcall	.+236    	; 0xd44 <SPI_read_write>
	SPI_read_write(mask_byte);
     c58:	8d 2f       	mov	r24, r29
     c5a:	74 d0       	rcall	.+232    	; 0xd44 <SPI_read_write>
	SPI_read_write(data_byte);
     c5c:	8c 2f       	mov	r24, r28
     c5e:	72 d0       	rcall	.+228    	; 0xd44 <SPI_read_write>
	SPI_deactivate_SS();
     c60:	79 d0       	rcall	.+242    	; 0xd54 <SPI_deactivate_SS>
     c62:	df 91       	pop	r29
     c64:	cf 91       	pop	r28
     c66:	1f 91       	pop	r17
     c68:	08 95       	ret

00000c6a <main>:




int main(void)
{
     c6a:	cf 93       	push	r28
     c6c:	df 93       	push	r29
     c6e:	cd b7       	in	r28, 0x3d	; 61
     c70:	de b7       	in	r29, 0x3e	; 62
     c72:	2c 97       	sbiw	r28, 0x0c	; 12
     c74:	0f b6       	in	r0, 0x3f	; 63
     c76:	f8 94       	cli
     c78:	de bf       	out	0x3e, r29	; 62
     c7a:	0f be       	out	0x3f, r0	; 63
     c7c:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     c7e:	f8 94       	cli
	UART_init(MYUBRR);
     c80:	87 e6       	ldi	r24, 0x67	; 103
     c82:	90 e0       	ldi	r25, 0x00	; 0
     c84:	9d df       	rcall	.-198    	; 0xbc0 <UART_init>
	CAN_init();
     c86:	a0 da       	rcall	.-2752   	; 0x1c8 <CAN_init>
	servo_init();
     c88:	43 df       	rcall	.-378    	; 0xb10 <servo_init>
	ADC_init();
     c8a:	da db       	rcall	.-2124   	; 0x440 <ADC_init>
	solenoid_init();
     c8c:	78 df       	rcall	.-272    	; 0xb7e <solenoid_init>
	motor_init();
     c8e:	c5 dd       	rcall	.-1142   	; 0x81a <motor_init>
	sei();
     c90:	78 94       	sei
	
	while (!rx_int_flag);
     c92:	80 91 d6 02 	lds	r24, 0x02D6
     c96:	88 23       	and	r24, r24
     c98:	e1 f3       	breq	.-8      	; 0xc92 <main+0x28>
	config_msg = CAN_recieve();
     c9a:	ce 01       	movw	r24, r28
     c9c:	01 96       	adiw	r24, 0x01	; 1
     c9e:	31 db       	rcall	.-2462   	; 0x302 <CAN_recieve>
     ca0:	8c e0       	ldi	r24, 0x0C	; 12
     ca2:	fe 01       	movw	r30, r28
     ca4:	31 96       	adiw	r30, 0x01	; 1
     ca6:	a5 ef       	ldi	r26, 0xF5	; 245
     ca8:	b2 e0       	ldi	r27, 0x02	; 2
     caa:	01 90       	ld	r0, Z+
     cac:	0d 92       	st	X+, r0
     cae:	8a 95       	dec	r24
     cb0:	e1 f7       	brne	.-8      	; 0xcaa <main+0x40>
	motor_calibration();
     cb2:	44 de       	rcall	.-888    	; 0x93c <motor_calibration>
	current_state = config_msg.data[0];
     cb4:	80 91 f9 02 	lds	r24, 0x02F9
     cb8:	80 93 d5 02 	sts	0x02D5, r24
	mode = config_msg.data[1];
     cbc:	90 91 fa 02 	lds	r25, 0x02FA
     cc0:	90 93 d4 02 	sts	0x02D4, r25
	printf("CONFIG state %d \t mode %d \n", config_msg.data[0], config_msg.data[1]);
     cc4:	1f 92       	push	r1
     cc6:	9f 93       	push	r25
     cc8:	1f 92       	push	r1
     cca:	8f 93       	push	r24
     ccc:	8d ea       	ldi	r24, 0xAD	; 173
     cce:	92 e0       	ldi	r25, 0x02	; 2
     cd0:	9f 93       	push	r25
     cd2:	8f 93       	push	r24
     cd4:	cb d3       	rcall	.+1942   	; 0x146c <printf>
     cd6:	0f 90       	pop	r0
     cd8:	0f 90       	pop	r0
     cda:	0f 90       	pop	r0
     cdc:	0f 90       	pop	r0
     cde:	0f 90       	pop	r0
     ce0:	0f 90       	pop	r0
		switch (current_state)
		{
			printf("Current state: %d\n", current_state);
			case IDLE:
				if (rx_int_flag){
					config_msg = CAN_recieve();
     ce2:	0f 2e       	mov	r0, r31
     ce4:	fc e0       	ldi	r31, 0x0C	; 12
     ce6:	df 2e       	mov	r13, r31
     ce8:	f0 2d       	mov	r31, r0
					current_state = config_msg.data[0];
     cea:	0f 2e       	mov	r0, r31
     cec:	f9 ef       	ldi	r31, 0xF9	; 249
     cee:	ef 2e       	mov	r14, r31
     cf0:	f2 e0       	ldi	r31, 0x02	; 2
     cf2:	ff 2e       	mov	r15, r31
     cf4:	f0 2d       	mov	r31, r0
					mode = config_msg.data[1];
     cf6:	0a ef       	ldi	r16, 0xFA	; 250
     cf8:	12 e0       	ldi	r17, 0x02	; 2
	mode = config_msg.data[1];
	printf("CONFIG state %d \t mode %d \n", config_msg.data[0], config_msg.data[1]);
	while(1)
	{
		
		switch (current_state)
     cfa:	80 91 d5 02 	lds	r24, 0x02D5
     cfe:	88 23       	and	r24, r24
     d00:	19 f0       	breq	.+6      	; 0xd08 <main+0x9e>
     d02:	81 30       	cpi	r24, 0x01	; 1
     d04:	d1 f0       	breq	.+52     	; 0xd3a <main+0xd0>
     d06:	fb cf       	rjmp	.-10     	; 0xcfe <main+0x94>
		{
			printf("Current state: %d\n", current_state);
			case IDLE:
				if (rx_int_flag){
     d08:	80 91 d6 02 	lds	r24, 0x02D6
     d0c:	88 23       	and	r24, r24
     d0e:	a9 f3       	breq	.-22     	; 0xcfa <main+0x90>
					config_msg = CAN_recieve();
     d10:	ce 01       	movw	r24, r28
     d12:	01 96       	adiw	r24, 0x01	; 1
     d14:	f6 da       	rcall	.-2580   	; 0x302 <CAN_recieve>
     d16:	fe 01       	movw	r30, r28
     d18:	31 96       	adiw	r30, 0x01	; 1
     d1a:	a5 ef       	ldi	r26, 0xF5	; 245
     d1c:	b2 e0       	ldi	r27, 0x02	; 2
     d1e:	8d 2d       	mov	r24, r13
     d20:	01 90       	ld	r0, Z+
     d22:	0d 92       	st	X+, r0
     d24:	8a 95       	dec	r24
     d26:	e1 f7       	brne	.-8      	; 0xd20 <main+0xb6>
					current_state = config_msg.data[0];
     d28:	f7 01       	movw	r30, r14
     d2a:	80 81       	ld	r24, Z
     d2c:	80 93 d5 02 	sts	0x02D5, r24
					mode = config_msg.data[1];
     d30:	f8 01       	movw	r30, r16
     d32:	80 81       	ld	r24, Z
     d34:	80 93 d4 02 	sts	0x02D4, r24
     d38:	e0 cf       	rjmp	.-64     	; 0xcfa <main+0x90>
				}
				break;
			case USB:
				set_tuning_PID(mode);
     d3a:	80 91 d4 02 	lds	r24, 0x02D4
     d3e:	99 dc       	rcall	.-1742   	; 0x672 <set_tuning_PID>
				USB_play_game();
     d40:	86 dc       	rcall	.-1780   	; 0x64e <USB_play_game>
				break;
     d42:	db cf       	rjmp	.-74     	; 0xcfa <main+0x90>

00000d44 <SPI_read_write>:

} 

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     d44:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     d46:	0d b4       	in	r0, 0x2d	; 45
     d48:	07 fe       	sbrs	r0, 7
     d4a:	fd cf       	rjmp	.-6      	; 0xd46 <SPI_read_write+0x2>
	
	return SPDR;
     d4c:	8e b5       	in	r24, 0x2e	; 46
}
     d4e:	08 95       	ret

00000d50 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     d50:	2f 98       	cbi	0x05, 7	; 5
     d52:	08 95       	ret

00000d54 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     d54:	2f 9a       	sbi	0x05, 7	; 5
     d56:	08 95       	ret

00000d58 <SPI_init>:

void SPI_init(void){
	
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     d58:	8c b5       	in	r24, 0x2c	; 44
     d5a:	80 61       	ori	r24, 0x10	; 16
     d5c:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     d5e:	8c b5       	in	r24, 0x2c	; 44
     d60:	81 60       	ori	r24, 0x01	; 1
     d62:	8c bd       	out	0x2c, r24	; 44
	
	////Clock polarity SCK is high when idle
	set_bit(SPCR, CPOL);
     d64:	8c b5       	in	r24, 0x2c	; 44
     d66:	88 60       	ori	r24, 0x08	; 8
     d68:	8c bd       	out	0x2c, r24	; 44
	////Clock phase transmit
	set_bit(SPCR, CPHA);
     d6a:	8c b5       	in	r24, 0x2c	; 44
     d6c:	84 60       	ori	r24, 0x04	; 4
     d6e:	8c bd       	out	0x2c, r24	; 44
	//
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     d70:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     d72:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     d74:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     d76:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     d78:	8c b5       	in	r24, 0x2c	; 44
     d7a:	80 64       	ori	r24, 0x40	; 64
     d7c:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     d7e:	ea cf       	rjmp	.-44     	; 0xd54 <SPI_deactivate_SS>
     d80:	08 95       	ret

00000d82 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     d82:	e0 e8       	ldi	r30, 0x80	; 128
     d84:	f0 e0       	ldi	r31, 0x00	; 0
     d86:	80 81       	ld	r24, Z
     d88:	80 68       	ori	r24, 0x80	; 128
     d8a:	80 83       	st	Z, r24
     d8c:	80 81       	ld	r24, Z
     d8e:	8f 7b       	andi	r24, 0xBF	; 191
     d90:	80 83       	st	Z, r24
     d92:	80 81       	ld	r24, Z
     d94:	82 60       	ori	r24, 0x02	; 2
     d96:	80 83       	st	Z, r24
     d98:	80 81       	ld	r24, Z
     d9a:	8e 7f       	andi	r24, 0xFE	; 254
     d9c:	80 83       	st	Z, r24
     d9e:	e1 e8       	ldi	r30, 0x81	; 129
     da0:	f0 e0       	ldi	r31, 0x00	; 0
     da2:	80 81       	ld	r24, Z
     da4:	88 60       	ori	r24, 0x08	; 8
     da6:	80 83       	st	Z, r24
     da8:	80 81       	ld	r24, Z
     daa:	80 61       	ori	r24, 0x10	; 16
     dac:	80 83       	st	Z, r24
     dae:	80 81       	ld	r24, Z
     db0:	84 60       	ori	r24, 0x04	; 4
     db2:	80 83       	st	Z, r24
     db4:	80 81       	ld	r24, Z
     db6:	8d 7f       	andi	r24, 0xFD	; 253
     db8:	80 83       	st	Z, r24
     dba:	80 81       	ld	r24, Z
     dbc:	8e 7f       	andi	r24, 0xFE	; 254
     dbe:	80 83       	st	Z, r24
     dc0:	25 9a       	sbi	0x04, 5	; 4
     dc2:	81 ee       	ldi	r24, 0xE1	; 225
     dc4:	94 e0       	ldi	r25, 0x04	; 4
     dc6:	90 93 87 00 	sts	0x0087, r25
     dca:	80 93 86 00 	sts	0x0086, r24
     dce:	08 95       	ret

00000dd0 <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     dd0:	cf 92       	push	r12
     dd2:	df 92       	push	r13
     dd4:	ef 92       	push	r14
     dd6:	ff 92       	push	r15
     dd8:	cf 93       	push	r28
     dda:	6b 01       	movw	r12, r22
     ddc:	7c 01       	movw	r14, r24
	cli();
     dde:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     de0:	c1 e0       	ldi	r28, 0x01	; 1
     de2:	2a ef       	ldi	r18, 0xFA	; 250
     de4:	3d ee       	ldi	r19, 0xED	; 237
     de6:	4b e6       	ldi	r20, 0x6B	; 107
     de8:	5a e3       	ldi	r21, 0x3A	; 58
     dea:	89 d2       	rcall	.+1298   	; 0x12fe <__gesf2>
     dec:	18 16       	cp	r1, r24
     dee:	0c f0       	brlt	.+2      	; 0xdf2 <pwm_set_pulse_width+0x22>
     df0:	c0 e0       	ldi	r28, 0x00	; 0
     df2:	cc 23       	and	r28, r28
     df4:	d1 f0       	breq	.+52     	; 0xe2a <pwm_set_pulse_width+0x5a>
     df6:	27 e2       	ldi	r18, 0x27	; 39
     df8:	30 ea       	ldi	r19, 0xA0	; 160
     dfa:	49 e0       	ldi	r20, 0x09	; 9
     dfc:	5b e3       	ldi	r21, 0x3B	; 59
     dfe:	c7 01       	movw	r24, r14
     e00:	b6 01       	movw	r22, r12
     e02:	2e d1       	rcall	.+604    	; 0x1060 <__cmpsf2>
     e04:	88 23       	and	r24, r24
     e06:	8c f4       	brge	.+34     	; 0xe2a <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     e08:	20 e0       	ldi	r18, 0x00	; 0
     e0a:	34 e2       	ldi	r19, 0x24	; 36
     e0c:	44 e7       	ldi	r20, 0x74	; 116
     e0e:	57 e4       	ldi	r21, 0x47	; 71
     e10:	c7 01       	movw	r24, r14
     e12:	b6 01       	movw	r22, r12
     e14:	78 d2       	rcall	.+1264   	; 0x1306 <__mulsf3>
     e16:	20 e0       	ldi	r18, 0x00	; 0
     e18:	30 e0       	ldi	r19, 0x00	; 0
     e1a:	40 e0       	ldi	r20, 0x00	; 0
     e1c:	5f e3       	ldi	r21, 0x3F	; 63
     e1e:	bb d0       	rcall	.+374    	; 0xf96 <__subsf3>
     e20:	90 d1       	rcall	.+800    	; 0x1142 <__fixunssfsi>
		OCR1A = pulse;
     e22:	70 93 89 00 	sts	0x0089, r23
     e26:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     e2a:	78 94       	sei
}
     e2c:	cf 91       	pop	r28
     e2e:	ff 90       	pop	r15
     e30:	ef 90       	pop	r14
     e32:	df 90       	pop	r13
     e34:	cf 90       	pop	r12
     e36:	08 95       	ret

00000e38 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     e38:	8c e0       	ldi	r24, 0x0C	; 12
     e3a:	80 93 b8 00 	sts	0x00B8, r24
     e3e:	8f ef       	ldi	r24, 0xFF	; 255
     e40:	80 93 bb 00 	sts	0x00BB, r24
     e44:	84 e0       	ldi	r24, 0x04	; 4
     e46:	80 93 bc 00 	sts	0x00BC, r24
     e4a:	08 95       	ret

00000e4c <TWI_Start_Transceiver_With_Data>:
     e4c:	ec eb       	ldi	r30, 0xBC	; 188
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	20 81       	ld	r18, Z
     e52:	20 fd       	sbrc	r18, 0
     e54:	fd cf       	rjmp	.-6      	; 0xe50 <TWI_Start_Transceiver_With_Data+0x4>
     e56:	60 93 d9 02 	sts	0x02D9, r22
     e5a:	fc 01       	movw	r30, r24
     e5c:	20 81       	ld	r18, Z
     e5e:	20 93 da 02 	sts	0x02DA, r18
     e62:	20 fd       	sbrc	r18, 0
     e64:	0c c0       	rjmp	.+24     	; 0xe7e <TWI_Start_Transceiver_With_Data+0x32>
     e66:	62 30       	cpi	r22, 0x02	; 2
     e68:	50 f0       	brcs	.+20     	; 0xe7e <TWI_Start_Transceiver_With_Data+0x32>
     e6a:	dc 01       	movw	r26, r24
     e6c:	11 96       	adiw	r26, 0x01	; 1
     e6e:	eb ed       	ldi	r30, 0xDB	; 219
     e70:	f2 e0       	ldi	r31, 0x02	; 2
     e72:	81 e0       	ldi	r24, 0x01	; 1
     e74:	9d 91       	ld	r25, X+
     e76:	91 93       	st	Z+, r25
     e78:	8f 5f       	subi	r24, 0xFF	; 255
     e7a:	86 13       	cpse	r24, r22
     e7c:	fb cf       	rjmp	.-10     	; 0xe74 <TWI_Start_Transceiver_With_Data+0x28>
     e7e:	10 92 d8 02 	sts	0x02D8, r1
     e82:	88 ef       	ldi	r24, 0xF8	; 248
     e84:	80 93 06 02 	sts	0x0206, r24
     e88:	85 ea       	ldi	r24, 0xA5	; 165
     e8a:	80 93 bc 00 	sts	0x00BC, r24
     e8e:	08 95       	ret

00000e90 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     e90:	1f 92       	push	r1
     e92:	0f 92       	push	r0
     e94:	0f b6       	in	r0, 0x3f	; 63
     e96:	0f 92       	push	r0
     e98:	11 24       	eor	r1, r1
     e9a:	0b b6       	in	r0, 0x3b	; 59
     e9c:	0f 92       	push	r0
     e9e:	2f 93       	push	r18
     ea0:	3f 93       	push	r19
     ea2:	8f 93       	push	r24
     ea4:	9f 93       	push	r25
     ea6:	af 93       	push	r26
     ea8:	bf 93       	push	r27
     eaa:	ef 93       	push	r30
     eac:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     eae:	80 91 b9 00 	lds	r24, 0x00B9
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	fc 01       	movw	r30, r24
     eb6:	38 97       	sbiw	r30, 0x08	; 8
     eb8:	e1 35       	cpi	r30, 0x51	; 81
     eba:	f1 05       	cpc	r31, r1
     ebc:	08 f0       	brcs	.+2      	; 0xec0 <__vector_39+0x30>
     ebe:	55 c0       	rjmp	.+170    	; 0xf6a <__vector_39+0xda>
     ec0:	ee 58       	subi	r30, 0x8E	; 142
     ec2:	ff 4f       	sbci	r31, 0xFF	; 255
     ec4:	83 c2       	rjmp	.+1286   	; 0x13cc <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     ec6:	10 92 d7 02 	sts	0x02D7, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     eca:	e0 91 d7 02 	lds	r30, 0x02D7
     ece:	80 91 d9 02 	lds	r24, 0x02D9
     ed2:	e8 17       	cp	r30, r24
     ed4:	70 f4       	brcc	.+28     	; 0xef2 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     ed6:	81 e0       	ldi	r24, 0x01	; 1
     ed8:	8e 0f       	add	r24, r30
     eda:	80 93 d7 02 	sts	0x02D7, r24
     ede:	f0 e0       	ldi	r31, 0x00	; 0
     ee0:	e6 52       	subi	r30, 0x26	; 38
     ee2:	fd 4f       	sbci	r31, 0xFD	; 253
     ee4:	80 81       	ld	r24, Z
     ee6:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     eea:	85 e8       	ldi	r24, 0x85	; 133
     eec:	80 93 bc 00 	sts	0x00BC, r24
     ef0:	43 c0       	rjmp	.+134    	; 0xf78 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ef2:	80 91 d8 02 	lds	r24, 0x02D8
     ef6:	81 60       	ori	r24, 0x01	; 1
     ef8:	80 93 d8 02 	sts	0x02D8, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     efc:	84 e9       	ldi	r24, 0x94	; 148
     efe:	80 93 bc 00 	sts	0x00BC, r24
     f02:	3a c0       	rjmp	.+116    	; 0xf78 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     f04:	e0 91 d7 02 	lds	r30, 0x02D7
     f08:	81 e0       	ldi	r24, 0x01	; 1
     f0a:	8e 0f       	add	r24, r30
     f0c:	80 93 d7 02 	sts	0x02D7, r24
     f10:	80 91 bb 00 	lds	r24, 0x00BB
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	e6 52       	subi	r30, 0x26	; 38
     f18:	fd 4f       	sbci	r31, 0xFD	; 253
     f1a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     f1c:	20 91 d7 02 	lds	r18, 0x02D7
     f20:	30 e0       	ldi	r19, 0x00	; 0
     f22:	80 91 d9 02 	lds	r24, 0x02D9
     f26:	90 e0       	ldi	r25, 0x00	; 0
     f28:	01 97       	sbiw	r24, 0x01	; 1
     f2a:	28 17       	cp	r18, r24
     f2c:	39 07       	cpc	r19, r25
     f2e:	24 f4       	brge	.+8      	; 0xf38 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f30:	85 ec       	ldi	r24, 0xC5	; 197
     f32:	80 93 bc 00 	sts	0x00BC, r24
     f36:	20 c0       	rjmp	.+64     	; 0xf78 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f38:	85 e8       	ldi	r24, 0x85	; 133
     f3a:	80 93 bc 00 	sts	0x00BC, r24
     f3e:	1c c0       	rjmp	.+56     	; 0xf78 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     f40:	80 91 bb 00 	lds	r24, 0x00BB
     f44:	e0 91 d7 02 	lds	r30, 0x02D7
     f48:	f0 e0       	ldi	r31, 0x00	; 0
     f4a:	e6 52       	subi	r30, 0x26	; 38
     f4c:	fd 4f       	sbci	r31, 0xFD	; 253
     f4e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     f50:	80 91 d8 02 	lds	r24, 0x02D8
     f54:	81 60       	ori	r24, 0x01	; 1
     f56:	80 93 d8 02 	sts	0x02D8, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f5a:	84 e9       	ldi	r24, 0x94	; 148
     f5c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     f60:	0b c0       	rjmp	.+22     	; 0xf78 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f62:	85 ea       	ldi	r24, 0xA5	; 165
     f64:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     f68:	07 c0       	rjmp	.+14     	; 0xf78 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     f6a:	80 91 b9 00 	lds	r24, 0x00B9
     f6e:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     f72:	84 e0       	ldi	r24, 0x04	; 4
     f74:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     f78:	ff 91       	pop	r31
     f7a:	ef 91       	pop	r30
     f7c:	bf 91       	pop	r27
     f7e:	af 91       	pop	r26
     f80:	9f 91       	pop	r25
     f82:	8f 91       	pop	r24
     f84:	3f 91       	pop	r19
     f86:	2f 91       	pop	r18
     f88:	0f 90       	pop	r0
     f8a:	0b be       	out	0x3b, r0	; 59
     f8c:	0f 90       	pop	r0
     f8e:	0f be       	out	0x3f, r0	; 63
     f90:	0f 90       	pop	r0
     f92:	1f 90       	pop	r1
     f94:	18 95       	reti

00000f96 <__subsf3>:
     f96:	50 58       	subi	r21, 0x80	; 128

00000f98 <__addsf3>:
     f98:	bb 27       	eor	r27, r27
     f9a:	aa 27       	eor	r26, r26
     f9c:	0e d0       	rcall	.+28     	; 0xfba <__addsf3x>
     f9e:	75 c1       	rjmp	.+746    	; 0x128a <__fp_round>
     fa0:	66 d1       	rcall	.+716    	; 0x126e <__fp_pscA>
     fa2:	30 f0       	brcs	.+12     	; 0xfb0 <__addsf3+0x18>
     fa4:	6b d1       	rcall	.+726    	; 0x127c <__fp_pscB>
     fa6:	20 f0       	brcs	.+8      	; 0xfb0 <__addsf3+0x18>
     fa8:	31 f4       	brne	.+12     	; 0xfb6 <__addsf3+0x1e>
     faa:	9f 3f       	cpi	r25, 0xFF	; 255
     fac:	11 f4       	brne	.+4      	; 0xfb2 <__addsf3+0x1a>
     fae:	1e f4       	brtc	.+6      	; 0xfb6 <__addsf3+0x1e>
     fb0:	5b c1       	rjmp	.+694    	; 0x1268 <__fp_nan>
     fb2:	0e f4       	brtc	.+2      	; 0xfb6 <__addsf3+0x1e>
     fb4:	e0 95       	com	r30
     fb6:	e7 fb       	bst	r30, 7
     fb8:	51 c1       	rjmp	.+674    	; 0x125c <__fp_inf>

00000fba <__addsf3x>:
     fba:	e9 2f       	mov	r30, r25
     fbc:	77 d1       	rcall	.+750    	; 0x12ac <__fp_split3>
     fbe:	80 f3       	brcs	.-32     	; 0xfa0 <__addsf3+0x8>
     fc0:	ba 17       	cp	r27, r26
     fc2:	62 07       	cpc	r22, r18
     fc4:	73 07       	cpc	r23, r19
     fc6:	84 07       	cpc	r24, r20
     fc8:	95 07       	cpc	r25, r21
     fca:	18 f0       	brcs	.+6      	; 0xfd2 <__addsf3x+0x18>
     fcc:	71 f4       	brne	.+28     	; 0xfea <__addsf3x+0x30>
     fce:	9e f5       	brtc	.+102    	; 0x1036 <__addsf3x+0x7c>
     fd0:	8f c1       	rjmp	.+798    	; 0x12f0 <__fp_zero>
     fd2:	0e f4       	brtc	.+2      	; 0xfd6 <__addsf3x+0x1c>
     fd4:	e0 95       	com	r30
     fd6:	0b 2e       	mov	r0, r27
     fd8:	ba 2f       	mov	r27, r26
     fda:	a0 2d       	mov	r26, r0
     fdc:	0b 01       	movw	r0, r22
     fde:	b9 01       	movw	r22, r18
     fe0:	90 01       	movw	r18, r0
     fe2:	0c 01       	movw	r0, r24
     fe4:	ca 01       	movw	r24, r20
     fe6:	a0 01       	movw	r20, r0
     fe8:	11 24       	eor	r1, r1
     fea:	ff 27       	eor	r31, r31
     fec:	59 1b       	sub	r21, r25
     fee:	99 f0       	breq	.+38     	; 0x1016 <__addsf3x+0x5c>
     ff0:	59 3f       	cpi	r21, 0xF9	; 249
     ff2:	50 f4       	brcc	.+20     	; 0x1008 <__addsf3x+0x4e>
     ff4:	50 3e       	cpi	r21, 0xE0	; 224
     ff6:	68 f1       	brcs	.+90     	; 0x1052 <__addsf3x+0x98>
     ff8:	1a 16       	cp	r1, r26
     ffa:	f0 40       	sbci	r31, 0x00	; 0
     ffc:	a2 2f       	mov	r26, r18
     ffe:	23 2f       	mov	r18, r19
    1000:	34 2f       	mov	r19, r20
    1002:	44 27       	eor	r20, r20
    1004:	58 5f       	subi	r21, 0xF8	; 248
    1006:	f3 cf       	rjmp	.-26     	; 0xfee <__addsf3x+0x34>
    1008:	46 95       	lsr	r20
    100a:	37 95       	ror	r19
    100c:	27 95       	ror	r18
    100e:	a7 95       	ror	r26
    1010:	f0 40       	sbci	r31, 0x00	; 0
    1012:	53 95       	inc	r21
    1014:	c9 f7       	brne	.-14     	; 0x1008 <__addsf3x+0x4e>
    1016:	7e f4       	brtc	.+30     	; 0x1036 <__addsf3x+0x7c>
    1018:	1f 16       	cp	r1, r31
    101a:	ba 0b       	sbc	r27, r26
    101c:	62 0b       	sbc	r22, r18
    101e:	73 0b       	sbc	r23, r19
    1020:	84 0b       	sbc	r24, r20
    1022:	ba f0       	brmi	.+46     	; 0x1052 <__addsf3x+0x98>
    1024:	91 50       	subi	r25, 0x01	; 1
    1026:	a1 f0       	breq	.+40     	; 0x1050 <__addsf3x+0x96>
    1028:	ff 0f       	add	r31, r31
    102a:	bb 1f       	adc	r27, r27
    102c:	66 1f       	adc	r22, r22
    102e:	77 1f       	adc	r23, r23
    1030:	88 1f       	adc	r24, r24
    1032:	c2 f7       	brpl	.-16     	; 0x1024 <__addsf3x+0x6a>
    1034:	0e c0       	rjmp	.+28     	; 0x1052 <__addsf3x+0x98>
    1036:	ba 0f       	add	r27, r26
    1038:	62 1f       	adc	r22, r18
    103a:	73 1f       	adc	r23, r19
    103c:	84 1f       	adc	r24, r20
    103e:	48 f4       	brcc	.+18     	; 0x1052 <__addsf3x+0x98>
    1040:	87 95       	ror	r24
    1042:	77 95       	ror	r23
    1044:	67 95       	ror	r22
    1046:	b7 95       	ror	r27
    1048:	f7 95       	ror	r31
    104a:	9e 3f       	cpi	r25, 0xFE	; 254
    104c:	08 f0       	brcs	.+2      	; 0x1050 <__addsf3x+0x96>
    104e:	b3 cf       	rjmp	.-154    	; 0xfb6 <__addsf3+0x1e>
    1050:	93 95       	inc	r25
    1052:	88 0f       	add	r24, r24
    1054:	08 f0       	brcs	.+2      	; 0x1058 <__addsf3x+0x9e>
    1056:	99 27       	eor	r25, r25
    1058:	ee 0f       	add	r30, r30
    105a:	97 95       	ror	r25
    105c:	87 95       	ror	r24
    105e:	08 95       	ret

00001060 <__cmpsf2>:
    1060:	d9 d0       	rcall	.+434    	; 0x1214 <__fp_cmp>
    1062:	08 f4       	brcc	.+2      	; 0x1066 <__cmpsf2+0x6>
    1064:	81 e0       	ldi	r24, 0x01	; 1
    1066:	08 95       	ret

00001068 <__divsf3>:
    1068:	0c d0       	rcall	.+24     	; 0x1082 <__divsf3x>
    106a:	0f c1       	rjmp	.+542    	; 0x128a <__fp_round>
    106c:	07 d1       	rcall	.+526    	; 0x127c <__fp_pscB>
    106e:	40 f0       	brcs	.+16     	; 0x1080 <__divsf3+0x18>
    1070:	fe d0       	rcall	.+508    	; 0x126e <__fp_pscA>
    1072:	30 f0       	brcs	.+12     	; 0x1080 <__divsf3+0x18>
    1074:	21 f4       	brne	.+8      	; 0x107e <__divsf3+0x16>
    1076:	5f 3f       	cpi	r21, 0xFF	; 255
    1078:	19 f0       	breq	.+6      	; 0x1080 <__divsf3+0x18>
    107a:	f0 c0       	rjmp	.+480    	; 0x125c <__fp_inf>
    107c:	51 11       	cpse	r21, r1
    107e:	39 c1       	rjmp	.+626    	; 0x12f2 <__fp_szero>
    1080:	f3 c0       	rjmp	.+486    	; 0x1268 <__fp_nan>

00001082 <__divsf3x>:
    1082:	14 d1       	rcall	.+552    	; 0x12ac <__fp_split3>
    1084:	98 f3       	brcs	.-26     	; 0x106c <__divsf3+0x4>

00001086 <__divsf3_pse>:
    1086:	99 23       	and	r25, r25
    1088:	c9 f3       	breq	.-14     	; 0x107c <__divsf3+0x14>
    108a:	55 23       	and	r21, r21
    108c:	b1 f3       	breq	.-20     	; 0x107a <__divsf3+0x12>
    108e:	95 1b       	sub	r25, r21
    1090:	55 0b       	sbc	r21, r21
    1092:	bb 27       	eor	r27, r27
    1094:	aa 27       	eor	r26, r26
    1096:	62 17       	cp	r22, r18
    1098:	73 07       	cpc	r23, r19
    109a:	84 07       	cpc	r24, r20
    109c:	38 f0       	brcs	.+14     	; 0x10ac <__divsf3_pse+0x26>
    109e:	9f 5f       	subi	r25, 0xFF	; 255
    10a0:	5f 4f       	sbci	r21, 0xFF	; 255
    10a2:	22 0f       	add	r18, r18
    10a4:	33 1f       	adc	r19, r19
    10a6:	44 1f       	adc	r20, r20
    10a8:	aa 1f       	adc	r26, r26
    10aa:	a9 f3       	breq	.-22     	; 0x1096 <__divsf3_pse+0x10>
    10ac:	33 d0       	rcall	.+102    	; 0x1114 <__divsf3_pse+0x8e>
    10ae:	0e 2e       	mov	r0, r30
    10b0:	3a f0       	brmi	.+14     	; 0x10c0 <__divsf3_pse+0x3a>
    10b2:	e0 e8       	ldi	r30, 0x80	; 128
    10b4:	30 d0       	rcall	.+96     	; 0x1116 <__divsf3_pse+0x90>
    10b6:	91 50       	subi	r25, 0x01	; 1
    10b8:	50 40       	sbci	r21, 0x00	; 0
    10ba:	e6 95       	lsr	r30
    10bc:	00 1c       	adc	r0, r0
    10be:	ca f7       	brpl	.-14     	; 0x10b2 <__divsf3_pse+0x2c>
    10c0:	29 d0       	rcall	.+82     	; 0x1114 <__divsf3_pse+0x8e>
    10c2:	fe 2f       	mov	r31, r30
    10c4:	27 d0       	rcall	.+78     	; 0x1114 <__divsf3_pse+0x8e>
    10c6:	66 0f       	add	r22, r22
    10c8:	77 1f       	adc	r23, r23
    10ca:	88 1f       	adc	r24, r24
    10cc:	bb 1f       	adc	r27, r27
    10ce:	26 17       	cp	r18, r22
    10d0:	37 07       	cpc	r19, r23
    10d2:	48 07       	cpc	r20, r24
    10d4:	ab 07       	cpc	r26, r27
    10d6:	b0 e8       	ldi	r27, 0x80	; 128
    10d8:	09 f0       	breq	.+2      	; 0x10dc <__divsf3_pse+0x56>
    10da:	bb 0b       	sbc	r27, r27
    10dc:	80 2d       	mov	r24, r0
    10de:	bf 01       	movw	r22, r30
    10e0:	ff 27       	eor	r31, r31
    10e2:	93 58       	subi	r25, 0x83	; 131
    10e4:	5f 4f       	sbci	r21, 0xFF	; 255
    10e6:	2a f0       	brmi	.+10     	; 0x10f2 <__divsf3_pse+0x6c>
    10e8:	9e 3f       	cpi	r25, 0xFE	; 254
    10ea:	51 05       	cpc	r21, r1
    10ec:	68 f0       	brcs	.+26     	; 0x1108 <__divsf3_pse+0x82>
    10ee:	b6 c0       	rjmp	.+364    	; 0x125c <__fp_inf>
    10f0:	00 c1       	rjmp	.+512    	; 0x12f2 <__fp_szero>
    10f2:	5f 3f       	cpi	r21, 0xFF	; 255
    10f4:	ec f3       	brlt	.-6      	; 0x10f0 <__divsf3_pse+0x6a>
    10f6:	98 3e       	cpi	r25, 0xE8	; 232
    10f8:	dc f3       	brlt	.-10     	; 0x10f0 <__divsf3_pse+0x6a>
    10fa:	86 95       	lsr	r24
    10fc:	77 95       	ror	r23
    10fe:	67 95       	ror	r22
    1100:	b7 95       	ror	r27
    1102:	f7 95       	ror	r31
    1104:	9f 5f       	subi	r25, 0xFF	; 255
    1106:	c9 f7       	brne	.-14     	; 0x10fa <__divsf3_pse+0x74>
    1108:	88 0f       	add	r24, r24
    110a:	91 1d       	adc	r25, r1
    110c:	96 95       	lsr	r25
    110e:	87 95       	ror	r24
    1110:	97 f9       	bld	r25, 7
    1112:	08 95       	ret
    1114:	e1 e0       	ldi	r30, 0x01	; 1
    1116:	66 0f       	add	r22, r22
    1118:	77 1f       	adc	r23, r23
    111a:	88 1f       	adc	r24, r24
    111c:	bb 1f       	adc	r27, r27
    111e:	62 17       	cp	r22, r18
    1120:	73 07       	cpc	r23, r19
    1122:	84 07       	cpc	r24, r20
    1124:	ba 07       	cpc	r27, r26
    1126:	20 f0       	brcs	.+8      	; 0x1130 <__divsf3_pse+0xaa>
    1128:	62 1b       	sub	r22, r18
    112a:	73 0b       	sbc	r23, r19
    112c:	84 0b       	sbc	r24, r20
    112e:	ba 0b       	sbc	r27, r26
    1130:	ee 1f       	adc	r30, r30
    1132:	88 f7       	brcc	.-30     	; 0x1116 <__divsf3_pse+0x90>
    1134:	e0 95       	com	r30
    1136:	08 95       	ret

00001138 <__fixsfsi>:
    1138:	04 d0       	rcall	.+8      	; 0x1142 <__fixunssfsi>
    113a:	68 94       	set
    113c:	b1 11       	cpse	r27, r1
    113e:	d9 c0       	rjmp	.+434    	; 0x12f2 <__fp_szero>
    1140:	08 95       	ret

00001142 <__fixunssfsi>:
    1142:	bc d0       	rcall	.+376    	; 0x12bc <__fp_splitA>
    1144:	88 f0       	brcs	.+34     	; 0x1168 <__fixunssfsi+0x26>
    1146:	9f 57       	subi	r25, 0x7F	; 127
    1148:	90 f0       	brcs	.+36     	; 0x116e <__fixunssfsi+0x2c>
    114a:	b9 2f       	mov	r27, r25
    114c:	99 27       	eor	r25, r25
    114e:	b7 51       	subi	r27, 0x17	; 23
    1150:	a0 f0       	brcs	.+40     	; 0x117a <__fixunssfsi+0x38>
    1152:	d1 f0       	breq	.+52     	; 0x1188 <__fixunssfsi+0x46>
    1154:	66 0f       	add	r22, r22
    1156:	77 1f       	adc	r23, r23
    1158:	88 1f       	adc	r24, r24
    115a:	99 1f       	adc	r25, r25
    115c:	1a f0       	brmi	.+6      	; 0x1164 <__fixunssfsi+0x22>
    115e:	ba 95       	dec	r27
    1160:	c9 f7       	brne	.-14     	; 0x1154 <__fixunssfsi+0x12>
    1162:	12 c0       	rjmp	.+36     	; 0x1188 <__fixunssfsi+0x46>
    1164:	b1 30       	cpi	r27, 0x01	; 1
    1166:	81 f0       	breq	.+32     	; 0x1188 <__fixunssfsi+0x46>
    1168:	c3 d0       	rcall	.+390    	; 0x12f0 <__fp_zero>
    116a:	b1 e0       	ldi	r27, 0x01	; 1
    116c:	08 95       	ret
    116e:	c0 c0       	rjmp	.+384    	; 0x12f0 <__fp_zero>
    1170:	67 2f       	mov	r22, r23
    1172:	78 2f       	mov	r23, r24
    1174:	88 27       	eor	r24, r24
    1176:	b8 5f       	subi	r27, 0xF8	; 248
    1178:	39 f0       	breq	.+14     	; 0x1188 <__fixunssfsi+0x46>
    117a:	b9 3f       	cpi	r27, 0xF9	; 249
    117c:	cc f3       	brlt	.-14     	; 0x1170 <__fixunssfsi+0x2e>
    117e:	86 95       	lsr	r24
    1180:	77 95       	ror	r23
    1182:	67 95       	ror	r22
    1184:	b3 95       	inc	r27
    1186:	d9 f7       	brne	.-10     	; 0x117e <__fixunssfsi+0x3c>
    1188:	3e f4       	brtc	.+14     	; 0x1198 <__fixunssfsi+0x56>
    118a:	90 95       	com	r25
    118c:	80 95       	com	r24
    118e:	70 95       	com	r23
    1190:	61 95       	neg	r22
    1192:	7f 4f       	sbci	r23, 0xFF	; 255
    1194:	8f 4f       	sbci	r24, 0xFF	; 255
    1196:	9f 4f       	sbci	r25, 0xFF	; 255
    1198:	08 95       	ret

0000119a <__floatunsisf>:
    119a:	e8 94       	clt
    119c:	09 c0       	rjmp	.+18     	; 0x11b0 <__floatsisf+0x12>

0000119e <__floatsisf>:
    119e:	97 fb       	bst	r25, 7
    11a0:	3e f4       	brtc	.+14     	; 0x11b0 <__floatsisf+0x12>
    11a2:	90 95       	com	r25
    11a4:	80 95       	com	r24
    11a6:	70 95       	com	r23
    11a8:	61 95       	neg	r22
    11aa:	7f 4f       	sbci	r23, 0xFF	; 255
    11ac:	8f 4f       	sbci	r24, 0xFF	; 255
    11ae:	9f 4f       	sbci	r25, 0xFF	; 255
    11b0:	99 23       	and	r25, r25
    11b2:	a9 f0       	breq	.+42     	; 0x11de <__floatsisf+0x40>
    11b4:	f9 2f       	mov	r31, r25
    11b6:	96 e9       	ldi	r25, 0x96	; 150
    11b8:	bb 27       	eor	r27, r27
    11ba:	93 95       	inc	r25
    11bc:	f6 95       	lsr	r31
    11be:	87 95       	ror	r24
    11c0:	77 95       	ror	r23
    11c2:	67 95       	ror	r22
    11c4:	b7 95       	ror	r27
    11c6:	f1 11       	cpse	r31, r1
    11c8:	f8 cf       	rjmp	.-16     	; 0x11ba <__floatsisf+0x1c>
    11ca:	fa f4       	brpl	.+62     	; 0x120a <__floatsisf+0x6c>
    11cc:	bb 0f       	add	r27, r27
    11ce:	11 f4       	brne	.+4      	; 0x11d4 <__floatsisf+0x36>
    11d0:	60 ff       	sbrs	r22, 0
    11d2:	1b c0       	rjmp	.+54     	; 0x120a <__floatsisf+0x6c>
    11d4:	6f 5f       	subi	r22, 0xFF	; 255
    11d6:	7f 4f       	sbci	r23, 0xFF	; 255
    11d8:	8f 4f       	sbci	r24, 0xFF	; 255
    11da:	9f 4f       	sbci	r25, 0xFF	; 255
    11dc:	16 c0       	rjmp	.+44     	; 0x120a <__floatsisf+0x6c>
    11de:	88 23       	and	r24, r24
    11e0:	11 f0       	breq	.+4      	; 0x11e6 <__floatsisf+0x48>
    11e2:	96 e9       	ldi	r25, 0x96	; 150
    11e4:	11 c0       	rjmp	.+34     	; 0x1208 <__floatsisf+0x6a>
    11e6:	77 23       	and	r23, r23
    11e8:	21 f0       	breq	.+8      	; 0x11f2 <__floatsisf+0x54>
    11ea:	9e e8       	ldi	r25, 0x8E	; 142
    11ec:	87 2f       	mov	r24, r23
    11ee:	76 2f       	mov	r23, r22
    11f0:	05 c0       	rjmp	.+10     	; 0x11fc <__floatsisf+0x5e>
    11f2:	66 23       	and	r22, r22
    11f4:	71 f0       	breq	.+28     	; 0x1212 <__floatsisf+0x74>
    11f6:	96 e8       	ldi	r25, 0x86	; 134
    11f8:	86 2f       	mov	r24, r22
    11fa:	70 e0       	ldi	r23, 0x00	; 0
    11fc:	60 e0       	ldi	r22, 0x00	; 0
    11fe:	2a f0       	brmi	.+10     	; 0x120a <__floatsisf+0x6c>
    1200:	9a 95       	dec	r25
    1202:	66 0f       	add	r22, r22
    1204:	77 1f       	adc	r23, r23
    1206:	88 1f       	adc	r24, r24
    1208:	da f7       	brpl	.-10     	; 0x1200 <__floatsisf+0x62>
    120a:	88 0f       	add	r24, r24
    120c:	96 95       	lsr	r25
    120e:	87 95       	ror	r24
    1210:	97 f9       	bld	r25, 7
    1212:	08 95       	ret

00001214 <__fp_cmp>:
    1214:	99 0f       	add	r25, r25
    1216:	00 08       	sbc	r0, r0
    1218:	55 0f       	add	r21, r21
    121a:	aa 0b       	sbc	r26, r26
    121c:	e0 e8       	ldi	r30, 0x80	; 128
    121e:	fe ef       	ldi	r31, 0xFE	; 254
    1220:	16 16       	cp	r1, r22
    1222:	17 06       	cpc	r1, r23
    1224:	e8 07       	cpc	r30, r24
    1226:	f9 07       	cpc	r31, r25
    1228:	c0 f0       	brcs	.+48     	; 0x125a <__fp_cmp+0x46>
    122a:	12 16       	cp	r1, r18
    122c:	13 06       	cpc	r1, r19
    122e:	e4 07       	cpc	r30, r20
    1230:	f5 07       	cpc	r31, r21
    1232:	98 f0       	brcs	.+38     	; 0x125a <__fp_cmp+0x46>
    1234:	62 1b       	sub	r22, r18
    1236:	73 0b       	sbc	r23, r19
    1238:	84 0b       	sbc	r24, r20
    123a:	95 0b       	sbc	r25, r21
    123c:	39 f4       	brne	.+14     	; 0x124c <__fp_cmp+0x38>
    123e:	0a 26       	eor	r0, r26
    1240:	61 f0       	breq	.+24     	; 0x125a <__fp_cmp+0x46>
    1242:	23 2b       	or	r18, r19
    1244:	24 2b       	or	r18, r20
    1246:	25 2b       	or	r18, r21
    1248:	21 f4       	brne	.+8      	; 0x1252 <__fp_cmp+0x3e>
    124a:	08 95       	ret
    124c:	0a 26       	eor	r0, r26
    124e:	09 f4       	brne	.+2      	; 0x1252 <__fp_cmp+0x3e>
    1250:	a1 40       	sbci	r26, 0x01	; 1
    1252:	a6 95       	lsr	r26
    1254:	8f ef       	ldi	r24, 0xFF	; 255
    1256:	81 1d       	adc	r24, r1
    1258:	81 1d       	adc	r24, r1
    125a:	08 95       	ret

0000125c <__fp_inf>:
    125c:	97 f9       	bld	r25, 7
    125e:	9f 67       	ori	r25, 0x7F	; 127
    1260:	80 e8       	ldi	r24, 0x80	; 128
    1262:	70 e0       	ldi	r23, 0x00	; 0
    1264:	60 e0       	ldi	r22, 0x00	; 0
    1266:	08 95       	ret

00001268 <__fp_nan>:
    1268:	9f ef       	ldi	r25, 0xFF	; 255
    126a:	80 ec       	ldi	r24, 0xC0	; 192
    126c:	08 95       	ret

0000126e <__fp_pscA>:
    126e:	00 24       	eor	r0, r0
    1270:	0a 94       	dec	r0
    1272:	16 16       	cp	r1, r22
    1274:	17 06       	cpc	r1, r23
    1276:	18 06       	cpc	r1, r24
    1278:	09 06       	cpc	r0, r25
    127a:	08 95       	ret

0000127c <__fp_pscB>:
    127c:	00 24       	eor	r0, r0
    127e:	0a 94       	dec	r0
    1280:	12 16       	cp	r1, r18
    1282:	13 06       	cpc	r1, r19
    1284:	14 06       	cpc	r1, r20
    1286:	05 06       	cpc	r0, r21
    1288:	08 95       	ret

0000128a <__fp_round>:
    128a:	09 2e       	mov	r0, r25
    128c:	03 94       	inc	r0
    128e:	00 0c       	add	r0, r0
    1290:	11 f4       	brne	.+4      	; 0x1296 <__fp_round+0xc>
    1292:	88 23       	and	r24, r24
    1294:	52 f0       	brmi	.+20     	; 0x12aa <__fp_round+0x20>
    1296:	bb 0f       	add	r27, r27
    1298:	40 f4       	brcc	.+16     	; 0x12aa <__fp_round+0x20>
    129a:	bf 2b       	or	r27, r31
    129c:	11 f4       	brne	.+4      	; 0x12a2 <__fp_round+0x18>
    129e:	60 ff       	sbrs	r22, 0
    12a0:	04 c0       	rjmp	.+8      	; 0x12aa <__fp_round+0x20>
    12a2:	6f 5f       	subi	r22, 0xFF	; 255
    12a4:	7f 4f       	sbci	r23, 0xFF	; 255
    12a6:	8f 4f       	sbci	r24, 0xFF	; 255
    12a8:	9f 4f       	sbci	r25, 0xFF	; 255
    12aa:	08 95       	ret

000012ac <__fp_split3>:
    12ac:	57 fd       	sbrc	r21, 7
    12ae:	90 58       	subi	r25, 0x80	; 128
    12b0:	44 0f       	add	r20, r20
    12b2:	55 1f       	adc	r21, r21
    12b4:	59 f0       	breq	.+22     	; 0x12cc <__fp_splitA+0x10>
    12b6:	5f 3f       	cpi	r21, 0xFF	; 255
    12b8:	71 f0       	breq	.+28     	; 0x12d6 <__fp_splitA+0x1a>
    12ba:	47 95       	ror	r20

000012bc <__fp_splitA>:
    12bc:	88 0f       	add	r24, r24
    12be:	97 fb       	bst	r25, 7
    12c0:	99 1f       	adc	r25, r25
    12c2:	61 f0       	breq	.+24     	; 0x12dc <__fp_splitA+0x20>
    12c4:	9f 3f       	cpi	r25, 0xFF	; 255
    12c6:	79 f0       	breq	.+30     	; 0x12e6 <__fp_splitA+0x2a>
    12c8:	87 95       	ror	r24
    12ca:	08 95       	ret
    12cc:	12 16       	cp	r1, r18
    12ce:	13 06       	cpc	r1, r19
    12d0:	14 06       	cpc	r1, r20
    12d2:	55 1f       	adc	r21, r21
    12d4:	f2 cf       	rjmp	.-28     	; 0x12ba <__fp_split3+0xe>
    12d6:	46 95       	lsr	r20
    12d8:	f1 df       	rcall	.-30     	; 0x12bc <__fp_splitA>
    12da:	08 c0       	rjmp	.+16     	; 0x12ec <__fp_splitA+0x30>
    12dc:	16 16       	cp	r1, r22
    12de:	17 06       	cpc	r1, r23
    12e0:	18 06       	cpc	r1, r24
    12e2:	99 1f       	adc	r25, r25
    12e4:	f1 cf       	rjmp	.-30     	; 0x12c8 <__fp_splitA+0xc>
    12e6:	86 95       	lsr	r24
    12e8:	71 05       	cpc	r23, r1
    12ea:	61 05       	cpc	r22, r1
    12ec:	08 94       	sec
    12ee:	08 95       	ret

000012f0 <__fp_zero>:
    12f0:	e8 94       	clt

000012f2 <__fp_szero>:
    12f2:	bb 27       	eor	r27, r27
    12f4:	66 27       	eor	r22, r22
    12f6:	77 27       	eor	r23, r23
    12f8:	cb 01       	movw	r24, r22
    12fa:	97 f9       	bld	r25, 7
    12fc:	08 95       	ret

000012fe <__gesf2>:
    12fe:	8a df       	rcall	.-236    	; 0x1214 <__fp_cmp>
    1300:	08 f4       	brcc	.+2      	; 0x1304 <__gesf2+0x6>
    1302:	8f ef       	ldi	r24, 0xFF	; 255
    1304:	08 95       	ret

00001306 <__mulsf3>:
    1306:	0b d0       	rcall	.+22     	; 0x131e <__mulsf3x>
    1308:	c0 cf       	rjmp	.-128    	; 0x128a <__fp_round>
    130a:	b1 df       	rcall	.-158    	; 0x126e <__fp_pscA>
    130c:	28 f0       	brcs	.+10     	; 0x1318 <__mulsf3+0x12>
    130e:	b6 df       	rcall	.-148    	; 0x127c <__fp_pscB>
    1310:	18 f0       	brcs	.+6      	; 0x1318 <__mulsf3+0x12>
    1312:	95 23       	and	r25, r21
    1314:	09 f0       	breq	.+2      	; 0x1318 <__mulsf3+0x12>
    1316:	a2 cf       	rjmp	.-188    	; 0x125c <__fp_inf>
    1318:	a7 cf       	rjmp	.-178    	; 0x1268 <__fp_nan>
    131a:	11 24       	eor	r1, r1
    131c:	ea cf       	rjmp	.-44     	; 0x12f2 <__fp_szero>

0000131e <__mulsf3x>:
    131e:	c6 df       	rcall	.-116    	; 0x12ac <__fp_split3>
    1320:	a0 f3       	brcs	.-24     	; 0x130a <__mulsf3+0x4>

00001322 <__mulsf3_pse>:
    1322:	95 9f       	mul	r25, r21
    1324:	d1 f3       	breq	.-12     	; 0x131a <__mulsf3+0x14>
    1326:	95 0f       	add	r25, r21
    1328:	50 e0       	ldi	r21, 0x00	; 0
    132a:	55 1f       	adc	r21, r21
    132c:	62 9f       	mul	r22, r18
    132e:	f0 01       	movw	r30, r0
    1330:	72 9f       	mul	r23, r18
    1332:	bb 27       	eor	r27, r27
    1334:	f0 0d       	add	r31, r0
    1336:	b1 1d       	adc	r27, r1
    1338:	63 9f       	mul	r22, r19
    133a:	aa 27       	eor	r26, r26
    133c:	f0 0d       	add	r31, r0
    133e:	b1 1d       	adc	r27, r1
    1340:	aa 1f       	adc	r26, r26
    1342:	64 9f       	mul	r22, r20
    1344:	66 27       	eor	r22, r22
    1346:	b0 0d       	add	r27, r0
    1348:	a1 1d       	adc	r26, r1
    134a:	66 1f       	adc	r22, r22
    134c:	82 9f       	mul	r24, r18
    134e:	22 27       	eor	r18, r18
    1350:	b0 0d       	add	r27, r0
    1352:	a1 1d       	adc	r26, r1
    1354:	62 1f       	adc	r22, r18
    1356:	73 9f       	mul	r23, r19
    1358:	b0 0d       	add	r27, r0
    135a:	a1 1d       	adc	r26, r1
    135c:	62 1f       	adc	r22, r18
    135e:	83 9f       	mul	r24, r19
    1360:	a0 0d       	add	r26, r0
    1362:	61 1d       	adc	r22, r1
    1364:	22 1f       	adc	r18, r18
    1366:	74 9f       	mul	r23, r20
    1368:	33 27       	eor	r19, r19
    136a:	a0 0d       	add	r26, r0
    136c:	61 1d       	adc	r22, r1
    136e:	23 1f       	adc	r18, r19
    1370:	84 9f       	mul	r24, r20
    1372:	60 0d       	add	r22, r0
    1374:	21 1d       	adc	r18, r1
    1376:	82 2f       	mov	r24, r18
    1378:	76 2f       	mov	r23, r22
    137a:	6a 2f       	mov	r22, r26
    137c:	11 24       	eor	r1, r1
    137e:	9f 57       	subi	r25, 0x7F	; 127
    1380:	50 40       	sbci	r21, 0x00	; 0
    1382:	8a f0       	brmi	.+34     	; 0x13a6 <__mulsf3_pse+0x84>
    1384:	e1 f0       	breq	.+56     	; 0x13be <__mulsf3_pse+0x9c>
    1386:	88 23       	and	r24, r24
    1388:	4a f0       	brmi	.+18     	; 0x139c <__mulsf3_pse+0x7a>
    138a:	ee 0f       	add	r30, r30
    138c:	ff 1f       	adc	r31, r31
    138e:	bb 1f       	adc	r27, r27
    1390:	66 1f       	adc	r22, r22
    1392:	77 1f       	adc	r23, r23
    1394:	88 1f       	adc	r24, r24
    1396:	91 50       	subi	r25, 0x01	; 1
    1398:	50 40       	sbci	r21, 0x00	; 0
    139a:	a9 f7       	brne	.-22     	; 0x1386 <__mulsf3_pse+0x64>
    139c:	9e 3f       	cpi	r25, 0xFE	; 254
    139e:	51 05       	cpc	r21, r1
    13a0:	70 f0       	brcs	.+28     	; 0x13be <__mulsf3_pse+0x9c>
    13a2:	5c cf       	rjmp	.-328    	; 0x125c <__fp_inf>
    13a4:	a6 cf       	rjmp	.-180    	; 0x12f2 <__fp_szero>
    13a6:	5f 3f       	cpi	r21, 0xFF	; 255
    13a8:	ec f3       	brlt	.-6      	; 0x13a4 <__mulsf3_pse+0x82>
    13aa:	98 3e       	cpi	r25, 0xE8	; 232
    13ac:	dc f3       	brlt	.-10     	; 0x13a4 <__mulsf3_pse+0x82>
    13ae:	86 95       	lsr	r24
    13b0:	77 95       	ror	r23
    13b2:	67 95       	ror	r22
    13b4:	b7 95       	ror	r27
    13b6:	f7 95       	ror	r31
    13b8:	e7 95       	ror	r30
    13ba:	9f 5f       	subi	r25, 0xFF	; 255
    13bc:	c1 f7       	brne	.-16     	; 0x13ae <__mulsf3_pse+0x8c>
    13be:	fe 2b       	or	r31, r30
    13c0:	88 0f       	add	r24, r24
    13c2:	91 1d       	adc	r25, r1
    13c4:	96 95       	lsr	r25
    13c6:	87 95       	ror	r24
    13c8:	97 f9       	bld	r25, 7
    13ca:	08 95       	ret

000013cc <__tablejump2__>:
    13cc:	ee 0f       	add	r30, r30
    13ce:	ff 1f       	adc	r31, r31

000013d0 <__tablejump__>:
    13d0:	05 90       	lpm	r0, Z+
    13d2:	f4 91       	lpm	r31, Z
    13d4:	e0 2d       	mov	r30, r0
    13d6:	19 94       	eijmp

000013d8 <fdevopen>:
    13d8:	0f 93       	push	r16
    13da:	1f 93       	push	r17
    13dc:	cf 93       	push	r28
    13de:	df 93       	push	r29
    13e0:	ec 01       	movw	r28, r24
    13e2:	8b 01       	movw	r16, r22
    13e4:	00 97       	sbiw	r24, 0x00	; 0
    13e6:	31 f4       	brne	.+12     	; 0x13f4 <fdevopen+0x1c>
    13e8:	61 15       	cp	r22, r1
    13ea:	71 05       	cpc	r23, r1
    13ec:	19 f4       	brne	.+6      	; 0x13f4 <fdevopen+0x1c>
    13ee:	80 e0       	ldi	r24, 0x00	; 0
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	37 c0       	rjmp	.+110    	; 0x1462 <fdevopen+0x8a>
    13f4:	6e e0       	ldi	r22, 0x0E	; 14
    13f6:	70 e0       	ldi	r23, 0x00	; 0
    13f8:	81 e0       	ldi	r24, 0x01	; 1
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	63 d2       	rcall	.+1222   	; 0x18c4 <calloc>
    13fe:	fc 01       	movw	r30, r24
    1400:	00 97       	sbiw	r24, 0x00	; 0
    1402:	a9 f3       	breq	.-22     	; 0x13ee <fdevopen+0x16>
    1404:	80 e8       	ldi	r24, 0x80	; 128
    1406:	83 83       	std	Z+3, r24	; 0x03
    1408:	01 15       	cp	r16, r1
    140a:	11 05       	cpc	r17, r1
    140c:	71 f0       	breq	.+28     	; 0x142a <fdevopen+0x52>
    140e:	13 87       	std	Z+11, r17	; 0x0b
    1410:	02 87       	std	Z+10, r16	; 0x0a
    1412:	81 e8       	ldi	r24, 0x81	; 129
    1414:	83 83       	std	Z+3, r24	; 0x03
    1416:	80 91 01 03 	lds	r24, 0x0301
    141a:	90 91 02 03 	lds	r25, 0x0302
    141e:	89 2b       	or	r24, r25
    1420:	21 f4       	brne	.+8      	; 0x142a <fdevopen+0x52>
    1422:	f0 93 02 03 	sts	0x0302, r31
    1426:	e0 93 01 03 	sts	0x0301, r30
    142a:	20 97       	sbiw	r28, 0x00	; 0
    142c:	c9 f0       	breq	.+50     	; 0x1460 <fdevopen+0x88>
    142e:	d1 87       	std	Z+9, r29	; 0x09
    1430:	c0 87       	std	Z+8, r28	; 0x08
    1432:	83 81       	ldd	r24, Z+3	; 0x03
    1434:	82 60       	ori	r24, 0x02	; 2
    1436:	83 83       	std	Z+3, r24	; 0x03
    1438:	80 91 03 03 	lds	r24, 0x0303
    143c:	90 91 04 03 	lds	r25, 0x0304
    1440:	89 2b       	or	r24, r25
    1442:	71 f4       	brne	.+28     	; 0x1460 <fdevopen+0x88>
    1444:	f0 93 04 03 	sts	0x0304, r31
    1448:	e0 93 03 03 	sts	0x0303, r30
    144c:	80 91 05 03 	lds	r24, 0x0305
    1450:	90 91 06 03 	lds	r25, 0x0306
    1454:	89 2b       	or	r24, r25
    1456:	21 f4       	brne	.+8      	; 0x1460 <fdevopen+0x88>
    1458:	f0 93 06 03 	sts	0x0306, r31
    145c:	e0 93 05 03 	sts	0x0305, r30
    1460:	cf 01       	movw	r24, r30
    1462:	df 91       	pop	r29
    1464:	cf 91       	pop	r28
    1466:	1f 91       	pop	r17
    1468:	0f 91       	pop	r16
    146a:	08 95       	ret

0000146c <printf>:
    146c:	cf 93       	push	r28
    146e:	df 93       	push	r29
    1470:	cd b7       	in	r28, 0x3d	; 61
    1472:	de b7       	in	r29, 0x3e	; 62
    1474:	fe 01       	movw	r30, r28
    1476:	36 96       	adiw	r30, 0x06	; 6
    1478:	61 91       	ld	r22, Z+
    147a:	71 91       	ld	r23, Z+
    147c:	af 01       	movw	r20, r30
    147e:	80 91 03 03 	lds	r24, 0x0303
    1482:	90 91 04 03 	lds	r25, 0x0304
    1486:	30 d0       	rcall	.+96     	; 0x14e8 <vfprintf>
    1488:	df 91       	pop	r29
    148a:	cf 91       	pop	r28
    148c:	08 95       	ret

0000148e <puts>:
    148e:	0f 93       	push	r16
    1490:	1f 93       	push	r17
    1492:	cf 93       	push	r28
    1494:	df 93       	push	r29
    1496:	e0 91 03 03 	lds	r30, 0x0303
    149a:	f0 91 04 03 	lds	r31, 0x0304
    149e:	23 81       	ldd	r18, Z+3	; 0x03
    14a0:	21 ff       	sbrs	r18, 1
    14a2:	1b c0       	rjmp	.+54     	; 0x14da <puts+0x4c>
    14a4:	ec 01       	movw	r28, r24
    14a6:	00 e0       	ldi	r16, 0x00	; 0
    14a8:	10 e0       	ldi	r17, 0x00	; 0
    14aa:	89 91       	ld	r24, Y+
    14ac:	60 91 03 03 	lds	r22, 0x0303
    14b0:	70 91 04 03 	lds	r23, 0x0304
    14b4:	db 01       	movw	r26, r22
    14b6:	18 96       	adiw	r26, 0x08	; 8
    14b8:	ed 91       	ld	r30, X+
    14ba:	fc 91       	ld	r31, X
    14bc:	19 97       	sbiw	r26, 0x09	; 9
    14be:	88 23       	and	r24, r24
    14c0:	31 f0       	breq	.+12     	; 0x14ce <puts+0x40>
    14c2:	19 95       	eicall
    14c4:	89 2b       	or	r24, r25
    14c6:	89 f3       	breq	.-30     	; 0x14aa <puts+0x1c>
    14c8:	0f ef       	ldi	r16, 0xFF	; 255
    14ca:	1f ef       	ldi	r17, 0xFF	; 255
    14cc:	ee cf       	rjmp	.-36     	; 0x14aa <puts+0x1c>
    14ce:	8a e0       	ldi	r24, 0x0A	; 10
    14d0:	19 95       	eicall
    14d2:	89 2b       	or	r24, r25
    14d4:	11 f4       	brne	.+4      	; 0x14da <puts+0x4c>
    14d6:	c8 01       	movw	r24, r16
    14d8:	02 c0       	rjmp	.+4      	; 0x14de <puts+0x50>
    14da:	8f ef       	ldi	r24, 0xFF	; 255
    14dc:	9f ef       	ldi	r25, 0xFF	; 255
    14de:	df 91       	pop	r29
    14e0:	cf 91       	pop	r28
    14e2:	1f 91       	pop	r17
    14e4:	0f 91       	pop	r16
    14e6:	08 95       	ret

000014e8 <vfprintf>:
    14e8:	2f 92       	push	r2
    14ea:	3f 92       	push	r3
    14ec:	4f 92       	push	r4
    14ee:	5f 92       	push	r5
    14f0:	6f 92       	push	r6
    14f2:	7f 92       	push	r7
    14f4:	8f 92       	push	r8
    14f6:	9f 92       	push	r9
    14f8:	af 92       	push	r10
    14fa:	bf 92       	push	r11
    14fc:	cf 92       	push	r12
    14fe:	df 92       	push	r13
    1500:	ef 92       	push	r14
    1502:	ff 92       	push	r15
    1504:	0f 93       	push	r16
    1506:	1f 93       	push	r17
    1508:	cf 93       	push	r28
    150a:	df 93       	push	r29
    150c:	cd b7       	in	r28, 0x3d	; 61
    150e:	de b7       	in	r29, 0x3e	; 62
    1510:	2c 97       	sbiw	r28, 0x0c	; 12
    1512:	0f b6       	in	r0, 0x3f	; 63
    1514:	f8 94       	cli
    1516:	de bf       	out	0x3e, r29	; 62
    1518:	0f be       	out	0x3f, r0	; 63
    151a:	cd bf       	out	0x3d, r28	; 61
    151c:	7c 01       	movw	r14, r24
    151e:	6b 01       	movw	r12, r22
    1520:	8a 01       	movw	r16, r20
    1522:	fc 01       	movw	r30, r24
    1524:	17 82       	std	Z+7, r1	; 0x07
    1526:	16 82       	std	Z+6, r1	; 0x06
    1528:	83 81       	ldd	r24, Z+3	; 0x03
    152a:	81 ff       	sbrs	r24, 1
    152c:	b0 c1       	rjmp	.+864    	; 0x188e <vfprintf+0x3a6>
    152e:	ce 01       	movw	r24, r28
    1530:	01 96       	adiw	r24, 0x01	; 1
    1532:	4c 01       	movw	r8, r24
    1534:	f7 01       	movw	r30, r14
    1536:	93 81       	ldd	r25, Z+3	; 0x03
    1538:	f6 01       	movw	r30, r12
    153a:	93 fd       	sbrc	r25, 3
    153c:	85 91       	lpm	r24, Z+
    153e:	93 ff       	sbrs	r25, 3
    1540:	81 91       	ld	r24, Z+
    1542:	6f 01       	movw	r12, r30
    1544:	88 23       	and	r24, r24
    1546:	09 f4       	brne	.+2      	; 0x154a <vfprintf+0x62>
    1548:	9e c1       	rjmp	.+828    	; 0x1886 <vfprintf+0x39e>
    154a:	85 32       	cpi	r24, 0x25	; 37
    154c:	39 f4       	brne	.+14     	; 0x155c <vfprintf+0x74>
    154e:	93 fd       	sbrc	r25, 3
    1550:	85 91       	lpm	r24, Z+
    1552:	93 ff       	sbrs	r25, 3
    1554:	81 91       	ld	r24, Z+
    1556:	6f 01       	movw	r12, r30
    1558:	85 32       	cpi	r24, 0x25	; 37
    155a:	21 f4       	brne	.+8      	; 0x1564 <vfprintf+0x7c>
    155c:	b7 01       	movw	r22, r14
    155e:	90 e0       	ldi	r25, 0x00	; 0
    1560:	0f d3       	rcall	.+1566   	; 0x1b80 <fputc>
    1562:	e8 cf       	rjmp	.-48     	; 0x1534 <vfprintf+0x4c>
    1564:	51 2c       	mov	r5, r1
    1566:	31 2c       	mov	r3, r1
    1568:	20 e0       	ldi	r18, 0x00	; 0
    156a:	20 32       	cpi	r18, 0x20	; 32
    156c:	a0 f4       	brcc	.+40     	; 0x1596 <vfprintf+0xae>
    156e:	8b 32       	cpi	r24, 0x2B	; 43
    1570:	69 f0       	breq	.+26     	; 0x158c <vfprintf+0xa4>
    1572:	30 f4       	brcc	.+12     	; 0x1580 <vfprintf+0x98>
    1574:	80 32       	cpi	r24, 0x20	; 32
    1576:	59 f0       	breq	.+22     	; 0x158e <vfprintf+0xa6>
    1578:	83 32       	cpi	r24, 0x23	; 35
    157a:	69 f4       	brne	.+26     	; 0x1596 <vfprintf+0xae>
    157c:	20 61       	ori	r18, 0x10	; 16
    157e:	2c c0       	rjmp	.+88     	; 0x15d8 <vfprintf+0xf0>
    1580:	8d 32       	cpi	r24, 0x2D	; 45
    1582:	39 f0       	breq	.+14     	; 0x1592 <vfprintf+0xaa>
    1584:	80 33       	cpi	r24, 0x30	; 48
    1586:	39 f4       	brne	.+14     	; 0x1596 <vfprintf+0xae>
    1588:	21 60       	ori	r18, 0x01	; 1
    158a:	26 c0       	rjmp	.+76     	; 0x15d8 <vfprintf+0xf0>
    158c:	22 60       	ori	r18, 0x02	; 2
    158e:	24 60       	ori	r18, 0x04	; 4
    1590:	23 c0       	rjmp	.+70     	; 0x15d8 <vfprintf+0xf0>
    1592:	28 60       	ori	r18, 0x08	; 8
    1594:	21 c0       	rjmp	.+66     	; 0x15d8 <vfprintf+0xf0>
    1596:	27 fd       	sbrc	r18, 7
    1598:	27 c0       	rjmp	.+78     	; 0x15e8 <vfprintf+0x100>
    159a:	30 ed       	ldi	r19, 0xD0	; 208
    159c:	38 0f       	add	r19, r24
    159e:	3a 30       	cpi	r19, 0x0A	; 10
    15a0:	78 f4       	brcc	.+30     	; 0x15c0 <vfprintf+0xd8>
    15a2:	26 ff       	sbrs	r18, 6
    15a4:	06 c0       	rjmp	.+12     	; 0x15b2 <vfprintf+0xca>
    15a6:	fa e0       	ldi	r31, 0x0A	; 10
    15a8:	5f 9e       	mul	r5, r31
    15aa:	30 0d       	add	r19, r0
    15ac:	11 24       	eor	r1, r1
    15ae:	53 2e       	mov	r5, r19
    15b0:	13 c0       	rjmp	.+38     	; 0x15d8 <vfprintf+0xf0>
    15b2:	8a e0       	ldi	r24, 0x0A	; 10
    15b4:	38 9e       	mul	r3, r24
    15b6:	30 0d       	add	r19, r0
    15b8:	11 24       	eor	r1, r1
    15ba:	33 2e       	mov	r3, r19
    15bc:	20 62       	ori	r18, 0x20	; 32
    15be:	0c c0       	rjmp	.+24     	; 0x15d8 <vfprintf+0xf0>
    15c0:	8e 32       	cpi	r24, 0x2E	; 46
    15c2:	21 f4       	brne	.+8      	; 0x15cc <vfprintf+0xe4>
    15c4:	26 fd       	sbrc	r18, 6
    15c6:	5f c1       	rjmp	.+702    	; 0x1886 <vfprintf+0x39e>
    15c8:	20 64       	ori	r18, 0x40	; 64
    15ca:	06 c0       	rjmp	.+12     	; 0x15d8 <vfprintf+0xf0>
    15cc:	8c 36       	cpi	r24, 0x6C	; 108
    15ce:	11 f4       	brne	.+4      	; 0x15d4 <vfprintf+0xec>
    15d0:	20 68       	ori	r18, 0x80	; 128
    15d2:	02 c0       	rjmp	.+4      	; 0x15d8 <vfprintf+0xf0>
    15d4:	88 36       	cpi	r24, 0x68	; 104
    15d6:	41 f4       	brne	.+16     	; 0x15e8 <vfprintf+0x100>
    15d8:	f6 01       	movw	r30, r12
    15da:	93 fd       	sbrc	r25, 3
    15dc:	85 91       	lpm	r24, Z+
    15de:	93 ff       	sbrs	r25, 3
    15e0:	81 91       	ld	r24, Z+
    15e2:	6f 01       	movw	r12, r30
    15e4:	81 11       	cpse	r24, r1
    15e6:	c1 cf       	rjmp	.-126    	; 0x156a <vfprintf+0x82>
    15e8:	98 2f       	mov	r25, r24
    15ea:	9f 7d       	andi	r25, 0xDF	; 223
    15ec:	95 54       	subi	r25, 0x45	; 69
    15ee:	93 30       	cpi	r25, 0x03	; 3
    15f0:	28 f4       	brcc	.+10     	; 0x15fc <vfprintf+0x114>
    15f2:	0c 5f       	subi	r16, 0xFC	; 252
    15f4:	1f 4f       	sbci	r17, 0xFF	; 255
    15f6:	ff e3       	ldi	r31, 0x3F	; 63
    15f8:	f9 83       	std	Y+1, r31	; 0x01
    15fa:	0d c0       	rjmp	.+26     	; 0x1616 <vfprintf+0x12e>
    15fc:	83 36       	cpi	r24, 0x63	; 99
    15fe:	31 f0       	breq	.+12     	; 0x160c <vfprintf+0x124>
    1600:	83 37       	cpi	r24, 0x73	; 115
    1602:	71 f0       	breq	.+28     	; 0x1620 <vfprintf+0x138>
    1604:	83 35       	cpi	r24, 0x53	; 83
    1606:	09 f0       	breq	.+2      	; 0x160a <vfprintf+0x122>
    1608:	57 c0       	rjmp	.+174    	; 0x16b8 <vfprintf+0x1d0>
    160a:	21 c0       	rjmp	.+66     	; 0x164e <vfprintf+0x166>
    160c:	f8 01       	movw	r30, r16
    160e:	80 81       	ld	r24, Z
    1610:	89 83       	std	Y+1, r24	; 0x01
    1612:	0e 5f       	subi	r16, 0xFE	; 254
    1614:	1f 4f       	sbci	r17, 0xFF	; 255
    1616:	44 24       	eor	r4, r4
    1618:	43 94       	inc	r4
    161a:	51 2c       	mov	r5, r1
    161c:	54 01       	movw	r10, r8
    161e:	14 c0       	rjmp	.+40     	; 0x1648 <vfprintf+0x160>
    1620:	38 01       	movw	r6, r16
    1622:	f2 e0       	ldi	r31, 0x02	; 2
    1624:	6f 0e       	add	r6, r31
    1626:	71 1c       	adc	r7, r1
    1628:	f8 01       	movw	r30, r16
    162a:	a0 80       	ld	r10, Z
    162c:	b1 80       	ldd	r11, Z+1	; 0x01
    162e:	26 ff       	sbrs	r18, 6
    1630:	03 c0       	rjmp	.+6      	; 0x1638 <vfprintf+0x150>
    1632:	65 2d       	mov	r22, r5
    1634:	70 e0       	ldi	r23, 0x00	; 0
    1636:	02 c0       	rjmp	.+4      	; 0x163c <vfprintf+0x154>
    1638:	6f ef       	ldi	r22, 0xFF	; 255
    163a:	7f ef       	ldi	r23, 0xFF	; 255
    163c:	c5 01       	movw	r24, r10
    163e:	2c 87       	std	Y+12, r18	; 0x0c
    1640:	94 d2       	rcall	.+1320   	; 0x1b6a <strnlen>
    1642:	2c 01       	movw	r4, r24
    1644:	83 01       	movw	r16, r6
    1646:	2c 85       	ldd	r18, Y+12	; 0x0c
    1648:	2f 77       	andi	r18, 0x7F	; 127
    164a:	22 2e       	mov	r2, r18
    164c:	16 c0       	rjmp	.+44     	; 0x167a <vfprintf+0x192>
    164e:	38 01       	movw	r6, r16
    1650:	f2 e0       	ldi	r31, 0x02	; 2
    1652:	6f 0e       	add	r6, r31
    1654:	71 1c       	adc	r7, r1
    1656:	f8 01       	movw	r30, r16
    1658:	a0 80       	ld	r10, Z
    165a:	b1 80       	ldd	r11, Z+1	; 0x01
    165c:	26 ff       	sbrs	r18, 6
    165e:	03 c0       	rjmp	.+6      	; 0x1666 <vfprintf+0x17e>
    1660:	65 2d       	mov	r22, r5
    1662:	70 e0       	ldi	r23, 0x00	; 0
    1664:	02 c0       	rjmp	.+4      	; 0x166a <vfprintf+0x182>
    1666:	6f ef       	ldi	r22, 0xFF	; 255
    1668:	7f ef       	ldi	r23, 0xFF	; 255
    166a:	c5 01       	movw	r24, r10
    166c:	2c 87       	std	Y+12, r18	; 0x0c
    166e:	6b d2       	rcall	.+1238   	; 0x1b46 <strnlen_P>
    1670:	2c 01       	movw	r4, r24
    1672:	2c 85       	ldd	r18, Y+12	; 0x0c
    1674:	20 68       	ori	r18, 0x80	; 128
    1676:	22 2e       	mov	r2, r18
    1678:	83 01       	movw	r16, r6
    167a:	23 fc       	sbrc	r2, 3
    167c:	19 c0       	rjmp	.+50     	; 0x16b0 <vfprintf+0x1c8>
    167e:	83 2d       	mov	r24, r3
    1680:	90 e0       	ldi	r25, 0x00	; 0
    1682:	48 16       	cp	r4, r24
    1684:	59 06       	cpc	r5, r25
    1686:	a0 f4       	brcc	.+40     	; 0x16b0 <vfprintf+0x1c8>
    1688:	b7 01       	movw	r22, r14
    168a:	80 e2       	ldi	r24, 0x20	; 32
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	78 d2       	rcall	.+1264   	; 0x1b80 <fputc>
    1690:	3a 94       	dec	r3
    1692:	f5 cf       	rjmp	.-22     	; 0x167e <vfprintf+0x196>
    1694:	f5 01       	movw	r30, r10
    1696:	27 fc       	sbrc	r2, 7
    1698:	85 91       	lpm	r24, Z+
    169a:	27 fe       	sbrs	r2, 7
    169c:	81 91       	ld	r24, Z+
    169e:	5f 01       	movw	r10, r30
    16a0:	b7 01       	movw	r22, r14
    16a2:	90 e0       	ldi	r25, 0x00	; 0
    16a4:	6d d2       	rcall	.+1242   	; 0x1b80 <fputc>
    16a6:	31 10       	cpse	r3, r1
    16a8:	3a 94       	dec	r3
    16aa:	f1 e0       	ldi	r31, 0x01	; 1
    16ac:	4f 1a       	sub	r4, r31
    16ae:	51 08       	sbc	r5, r1
    16b0:	41 14       	cp	r4, r1
    16b2:	51 04       	cpc	r5, r1
    16b4:	79 f7       	brne	.-34     	; 0x1694 <vfprintf+0x1ac>
    16b6:	de c0       	rjmp	.+444    	; 0x1874 <vfprintf+0x38c>
    16b8:	84 36       	cpi	r24, 0x64	; 100
    16ba:	11 f0       	breq	.+4      	; 0x16c0 <vfprintf+0x1d8>
    16bc:	89 36       	cpi	r24, 0x69	; 105
    16be:	31 f5       	brne	.+76     	; 0x170c <vfprintf+0x224>
    16c0:	f8 01       	movw	r30, r16
    16c2:	27 ff       	sbrs	r18, 7
    16c4:	07 c0       	rjmp	.+14     	; 0x16d4 <vfprintf+0x1ec>
    16c6:	60 81       	ld	r22, Z
    16c8:	71 81       	ldd	r23, Z+1	; 0x01
    16ca:	82 81       	ldd	r24, Z+2	; 0x02
    16cc:	93 81       	ldd	r25, Z+3	; 0x03
    16ce:	0c 5f       	subi	r16, 0xFC	; 252
    16d0:	1f 4f       	sbci	r17, 0xFF	; 255
    16d2:	08 c0       	rjmp	.+16     	; 0x16e4 <vfprintf+0x1fc>
    16d4:	60 81       	ld	r22, Z
    16d6:	71 81       	ldd	r23, Z+1	; 0x01
    16d8:	88 27       	eor	r24, r24
    16da:	77 fd       	sbrc	r23, 7
    16dc:	80 95       	com	r24
    16de:	98 2f       	mov	r25, r24
    16e0:	0e 5f       	subi	r16, 0xFE	; 254
    16e2:	1f 4f       	sbci	r17, 0xFF	; 255
    16e4:	2f 76       	andi	r18, 0x6F	; 111
    16e6:	b2 2e       	mov	r11, r18
    16e8:	97 ff       	sbrs	r25, 7
    16ea:	09 c0       	rjmp	.+18     	; 0x16fe <vfprintf+0x216>
    16ec:	90 95       	com	r25
    16ee:	80 95       	com	r24
    16f0:	70 95       	com	r23
    16f2:	61 95       	neg	r22
    16f4:	7f 4f       	sbci	r23, 0xFF	; 255
    16f6:	8f 4f       	sbci	r24, 0xFF	; 255
    16f8:	9f 4f       	sbci	r25, 0xFF	; 255
    16fa:	20 68       	ori	r18, 0x80	; 128
    16fc:	b2 2e       	mov	r11, r18
    16fe:	2a e0       	ldi	r18, 0x0A	; 10
    1700:	30 e0       	ldi	r19, 0x00	; 0
    1702:	a4 01       	movw	r20, r8
    1704:	6f d2       	rcall	.+1246   	; 0x1be4 <__ultoa_invert>
    1706:	a8 2e       	mov	r10, r24
    1708:	a8 18       	sub	r10, r8
    170a:	43 c0       	rjmp	.+134    	; 0x1792 <vfprintf+0x2aa>
    170c:	85 37       	cpi	r24, 0x75	; 117
    170e:	29 f4       	brne	.+10     	; 0x171a <vfprintf+0x232>
    1710:	2f 7e       	andi	r18, 0xEF	; 239
    1712:	b2 2e       	mov	r11, r18
    1714:	2a e0       	ldi	r18, 0x0A	; 10
    1716:	30 e0       	ldi	r19, 0x00	; 0
    1718:	25 c0       	rjmp	.+74     	; 0x1764 <vfprintf+0x27c>
    171a:	f2 2f       	mov	r31, r18
    171c:	f9 7f       	andi	r31, 0xF9	; 249
    171e:	bf 2e       	mov	r11, r31
    1720:	8f 36       	cpi	r24, 0x6F	; 111
    1722:	c1 f0       	breq	.+48     	; 0x1754 <vfprintf+0x26c>
    1724:	18 f4       	brcc	.+6      	; 0x172c <vfprintf+0x244>
    1726:	88 35       	cpi	r24, 0x58	; 88
    1728:	79 f0       	breq	.+30     	; 0x1748 <vfprintf+0x260>
    172a:	ad c0       	rjmp	.+346    	; 0x1886 <vfprintf+0x39e>
    172c:	80 37       	cpi	r24, 0x70	; 112
    172e:	19 f0       	breq	.+6      	; 0x1736 <vfprintf+0x24e>
    1730:	88 37       	cpi	r24, 0x78	; 120
    1732:	21 f0       	breq	.+8      	; 0x173c <vfprintf+0x254>
    1734:	a8 c0       	rjmp	.+336    	; 0x1886 <vfprintf+0x39e>
    1736:	2f 2f       	mov	r18, r31
    1738:	20 61       	ori	r18, 0x10	; 16
    173a:	b2 2e       	mov	r11, r18
    173c:	b4 fe       	sbrs	r11, 4
    173e:	0d c0       	rjmp	.+26     	; 0x175a <vfprintf+0x272>
    1740:	8b 2d       	mov	r24, r11
    1742:	84 60       	ori	r24, 0x04	; 4
    1744:	b8 2e       	mov	r11, r24
    1746:	09 c0       	rjmp	.+18     	; 0x175a <vfprintf+0x272>
    1748:	24 ff       	sbrs	r18, 4
    174a:	0a c0       	rjmp	.+20     	; 0x1760 <vfprintf+0x278>
    174c:	9f 2f       	mov	r25, r31
    174e:	96 60       	ori	r25, 0x06	; 6
    1750:	b9 2e       	mov	r11, r25
    1752:	06 c0       	rjmp	.+12     	; 0x1760 <vfprintf+0x278>
    1754:	28 e0       	ldi	r18, 0x08	; 8
    1756:	30 e0       	ldi	r19, 0x00	; 0
    1758:	05 c0       	rjmp	.+10     	; 0x1764 <vfprintf+0x27c>
    175a:	20 e1       	ldi	r18, 0x10	; 16
    175c:	30 e0       	ldi	r19, 0x00	; 0
    175e:	02 c0       	rjmp	.+4      	; 0x1764 <vfprintf+0x27c>
    1760:	20 e1       	ldi	r18, 0x10	; 16
    1762:	32 e0       	ldi	r19, 0x02	; 2
    1764:	f8 01       	movw	r30, r16
    1766:	b7 fe       	sbrs	r11, 7
    1768:	07 c0       	rjmp	.+14     	; 0x1778 <vfprintf+0x290>
    176a:	60 81       	ld	r22, Z
    176c:	71 81       	ldd	r23, Z+1	; 0x01
    176e:	82 81       	ldd	r24, Z+2	; 0x02
    1770:	93 81       	ldd	r25, Z+3	; 0x03
    1772:	0c 5f       	subi	r16, 0xFC	; 252
    1774:	1f 4f       	sbci	r17, 0xFF	; 255
    1776:	06 c0       	rjmp	.+12     	; 0x1784 <vfprintf+0x29c>
    1778:	60 81       	ld	r22, Z
    177a:	71 81       	ldd	r23, Z+1	; 0x01
    177c:	80 e0       	ldi	r24, 0x00	; 0
    177e:	90 e0       	ldi	r25, 0x00	; 0
    1780:	0e 5f       	subi	r16, 0xFE	; 254
    1782:	1f 4f       	sbci	r17, 0xFF	; 255
    1784:	a4 01       	movw	r20, r8
    1786:	2e d2       	rcall	.+1116   	; 0x1be4 <__ultoa_invert>
    1788:	a8 2e       	mov	r10, r24
    178a:	a8 18       	sub	r10, r8
    178c:	fb 2d       	mov	r31, r11
    178e:	ff 77       	andi	r31, 0x7F	; 127
    1790:	bf 2e       	mov	r11, r31
    1792:	b6 fe       	sbrs	r11, 6
    1794:	0b c0       	rjmp	.+22     	; 0x17ac <vfprintf+0x2c4>
    1796:	2b 2d       	mov	r18, r11
    1798:	2e 7f       	andi	r18, 0xFE	; 254
    179a:	a5 14       	cp	r10, r5
    179c:	50 f4       	brcc	.+20     	; 0x17b2 <vfprintf+0x2ca>
    179e:	b4 fe       	sbrs	r11, 4
    17a0:	0a c0       	rjmp	.+20     	; 0x17b6 <vfprintf+0x2ce>
    17a2:	b2 fc       	sbrc	r11, 2
    17a4:	08 c0       	rjmp	.+16     	; 0x17b6 <vfprintf+0x2ce>
    17a6:	2b 2d       	mov	r18, r11
    17a8:	2e 7e       	andi	r18, 0xEE	; 238
    17aa:	05 c0       	rjmp	.+10     	; 0x17b6 <vfprintf+0x2ce>
    17ac:	7a 2c       	mov	r7, r10
    17ae:	2b 2d       	mov	r18, r11
    17b0:	03 c0       	rjmp	.+6      	; 0x17b8 <vfprintf+0x2d0>
    17b2:	7a 2c       	mov	r7, r10
    17b4:	01 c0       	rjmp	.+2      	; 0x17b8 <vfprintf+0x2d0>
    17b6:	75 2c       	mov	r7, r5
    17b8:	24 ff       	sbrs	r18, 4
    17ba:	0d c0       	rjmp	.+26     	; 0x17d6 <vfprintf+0x2ee>
    17bc:	fe 01       	movw	r30, r28
    17be:	ea 0d       	add	r30, r10
    17c0:	f1 1d       	adc	r31, r1
    17c2:	80 81       	ld	r24, Z
    17c4:	80 33       	cpi	r24, 0x30	; 48
    17c6:	11 f4       	brne	.+4      	; 0x17cc <vfprintf+0x2e4>
    17c8:	29 7e       	andi	r18, 0xE9	; 233
    17ca:	09 c0       	rjmp	.+18     	; 0x17de <vfprintf+0x2f6>
    17cc:	22 ff       	sbrs	r18, 2
    17ce:	06 c0       	rjmp	.+12     	; 0x17dc <vfprintf+0x2f4>
    17d0:	73 94       	inc	r7
    17d2:	73 94       	inc	r7
    17d4:	04 c0       	rjmp	.+8      	; 0x17de <vfprintf+0x2f6>
    17d6:	82 2f       	mov	r24, r18
    17d8:	86 78       	andi	r24, 0x86	; 134
    17da:	09 f0       	breq	.+2      	; 0x17de <vfprintf+0x2f6>
    17dc:	73 94       	inc	r7
    17de:	23 fd       	sbrc	r18, 3
    17e0:	12 c0       	rjmp	.+36     	; 0x1806 <vfprintf+0x31e>
    17e2:	20 ff       	sbrs	r18, 0
    17e4:	06 c0       	rjmp	.+12     	; 0x17f2 <vfprintf+0x30a>
    17e6:	5a 2c       	mov	r5, r10
    17e8:	73 14       	cp	r7, r3
    17ea:	18 f4       	brcc	.+6      	; 0x17f2 <vfprintf+0x30a>
    17ec:	53 0c       	add	r5, r3
    17ee:	57 18       	sub	r5, r7
    17f0:	73 2c       	mov	r7, r3
    17f2:	73 14       	cp	r7, r3
    17f4:	60 f4       	brcc	.+24     	; 0x180e <vfprintf+0x326>
    17f6:	b7 01       	movw	r22, r14
    17f8:	80 e2       	ldi	r24, 0x20	; 32
    17fa:	90 e0       	ldi	r25, 0x00	; 0
    17fc:	2c 87       	std	Y+12, r18	; 0x0c
    17fe:	c0 d1       	rcall	.+896    	; 0x1b80 <fputc>
    1800:	73 94       	inc	r7
    1802:	2c 85       	ldd	r18, Y+12	; 0x0c
    1804:	f6 cf       	rjmp	.-20     	; 0x17f2 <vfprintf+0x30a>
    1806:	73 14       	cp	r7, r3
    1808:	10 f4       	brcc	.+4      	; 0x180e <vfprintf+0x326>
    180a:	37 18       	sub	r3, r7
    180c:	01 c0       	rjmp	.+2      	; 0x1810 <vfprintf+0x328>
    180e:	31 2c       	mov	r3, r1
    1810:	24 ff       	sbrs	r18, 4
    1812:	11 c0       	rjmp	.+34     	; 0x1836 <vfprintf+0x34e>
    1814:	b7 01       	movw	r22, r14
    1816:	80 e3       	ldi	r24, 0x30	; 48
    1818:	90 e0       	ldi	r25, 0x00	; 0
    181a:	2c 87       	std	Y+12, r18	; 0x0c
    181c:	b1 d1       	rcall	.+866    	; 0x1b80 <fputc>
    181e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1820:	22 ff       	sbrs	r18, 2
    1822:	16 c0       	rjmp	.+44     	; 0x1850 <vfprintf+0x368>
    1824:	21 ff       	sbrs	r18, 1
    1826:	03 c0       	rjmp	.+6      	; 0x182e <vfprintf+0x346>
    1828:	88 e5       	ldi	r24, 0x58	; 88
    182a:	90 e0       	ldi	r25, 0x00	; 0
    182c:	02 c0       	rjmp	.+4      	; 0x1832 <vfprintf+0x34a>
    182e:	88 e7       	ldi	r24, 0x78	; 120
    1830:	90 e0       	ldi	r25, 0x00	; 0
    1832:	b7 01       	movw	r22, r14
    1834:	0c c0       	rjmp	.+24     	; 0x184e <vfprintf+0x366>
    1836:	82 2f       	mov	r24, r18
    1838:	86 78       	andi	r24, 0x86	; 134
    183a:	51 f0       	breq	.+20     	; 0x1850 <vfprintf+0x368>
    183c:	21 fd       	sbrc	r18, 1
    183e:	02 c0       	rjmp	.+4      	; 0x1844 <vfprintf+0x35c>
    1840:	80 e2       	ldi	r24, 0x20	; 32
    1842:	01 c0       	rjmp	.+2      	; 0x1846 <vfprintf+0x35e>
    1844:	8b e2       	ldi	r24, 0x2B	; 43
    1846:	27 fd       	sbrc	r18, 7
    1848:	8d e2       	ldi	r24, 0x2D	; 45
    184a:	b7 01       	movw	r22, r14
    184c:	90 e0       	ldi	r25, 0x00	; 0
    184e:	98 d1       	rcall	.+816    	; 0x1b80 <fputc>
    1850:	a5 14       	cp	r10, r5
    1852:	30 f4       	brcc	.+12     	; 0x1860 <vfprintf+0x378>
    1854:	b7 01       	movw	r22, r14
    1856:	80 e3       	ldi	r24, 0x30	; 48
    1858:	90 e0       	ldi	r25, 0x00	; 0
    185a:	92 d1       	rcall	.+804    	; 0x1b80 <fputc>
    185c:	5a 94       	dec	r5
    185e:	f8 cf       	rjmp	.-16     	; 0x1850 <vfprintf+0x368>
    1860:	aa 94       	dec	r10
    1862:	f4 01       	movw	r30, r8
    1864:	ea 0d       	add	r30, r10
    1866:	f1 1d       	adc	r31, r1
    1868:	80 81       	ld	r24, Z
    186a:	b7 01       	movw	r22, r14
    186c:	90 e0       	ldi	r25, 0x00	; 0
    186e:	88 d1       	rcall	.+784    	; 0x1b80 <fputc>
    1870:	a1 10       	cpse	r10, r1
    1872:	f6 cf       	rjmp	.-20     	; 0x1860 <vfprintf+0x378>
    1874:	33 20       	and	r3, r3
    1876:	09 f4       	brne	.+2      	; 0x187a <vfprintf+0x392>
    1878:	5d ce       	rjmp	.-838    	; 0x1534 <vfprintf+0x4c>
    187a:	b7 01       	movw	r22, r14
    187c:	80 e2       	ldi	r24, 0x20	; 32
    187e:	90 e0       	ldi	r25, 0x00	; 0
    1880:	7f d1       	rcall	.+766    	; 0x1b80 <fputc>
    1882:	3a 94       	dec	r3
    1884:	f7 cf       	rjmp	.-18     	; 0x1874 <vfprintf+0x38c>
    1886:	f7 01       	movw	r30, r14
    1888:	86 81       	ldd	r24, Z+6	; 0x06
    188a:	97 81       	ldd	r25, Z+7	; 0x07
    188c:	02 c0       	rjmp	.+4      	; 0x1892 <vfprintf+0x3aa>
    188e:	8f ef       	ldi	r24, 0xFF	; 255
    1890:	9f ef       	ldi	r25, 0xFF	; 255
    1892:	2c 96       	adiw	r28, 0x0c	; 12
    1894:	0f b6       	in	r0, 0x3f	; 63
    1896:	f8 94       	cli
    1898:	de bf       	out	0x3e, r29	; 62
    189a:	0f be       	out	0x3f, r0	; 63
    189c:	cd bf       	out	0x3d, r28	; 61
    189e:	df 91       	pop	r29
    18a0:	cf 91       	pop	r28
    18a2:	1f 91       	pop	r17
    18a4:	0f 91       	pop	r16
    18a6:	ff 90       	pop	r15
    18a8:	ef 90       	pop	r14
    18aa:	df 90       	pop	r13
    18ac:	cf 90       	pop	r12
    18ae:	bf 90       	pop	r11
    18b0:	af 90       	pop	r10
    18b2:	9f 90       	pop	r9
    18b4:	8f 90       	pop	r8
    18b6:	7f 90       	pop	r7
    18b8:	6f 90       	pop	r6
    18ba:	5f 90       	pop	r5
    18bc:	4f 90       	pop	r4
    18be:	3f 90       	pop	r3
    18c0:	2f 90       	pop	r2
    18c2:	08 95       	ret

000018c4 <calloc>:
    18c4:	0f 93       	push	r16
    18c6:	1f 93       	push	r17
    18c8:	cf 93       	push	r28
    18ca:	df 93       	push	r29
    18cc:	86 9f       	mul	r24, r22
    18ce:	80 01       	movw	r16, r0
    18d0:	87 9f       	mul	r24, r23
    18d2:	10 0d       	add	r17, r0
    18d4:	96 9f       	mul	r25, r22
    18d6:	10 0d       	add	r17, r0
    18d8:	11 24       	eor	r1, r1
    18da:	c8 01       	movw	r24, r16
    18dc:	0d d0       	rcall	.+26     	; 0x18f8 <malloc>
    18de:	ec 01       	movw	r28, r24
    18e0:	00 97       	sbiw	r24, 0x00	; 0
    18e2:	21 f0       	breq	.+8      	; 0x18ec <calloc+0x28>
    18e4:	a8 01       	movw	r20, r16
    18e6:	60 e0       	ldi	r22, 0x00	; 0
    18e8:	70 e0       	ldi	r23, 0x00	; 0
    18ea:	38 d1       	rcall	.+624    	; 0x1b5c <memset>
    18ec:	ce 01       	movw	r24, r28
    18ee:	df 91       	pop	r29
    18f0:	cf 91       	pop	r28
    18f2:	1f 91       	pop	r17
    18f4:	0f 91       	pop	r16
    18f6:	08 95       	ret

000018f8 <malloc>:
    18f8:	cf 93       	push	r28
    18fa:	df 93       	push	r29
    18fc:	82 30       	cpi	r24, 0x02	; 2
    18fe:	91 05       	cpc	r25, r1
    1900:	10 f4       	brcc	.+4      	; 0x1906 <malloc+0xe>
    1902:	82 e0       	ldi	r24, 0x02	; 2
    1904:	90 e0       	ldi	r25, 0x00	; 0
    1906:	e0 91 09 03 	lds	r30, 0x0309
    190a:	f0 91 0a 03 	lds	r31, 0x030A
    190e:	20 e0       	ldi	r18, 0x00	; 0
    1910:	30 e0       	ldi	r19, 0x00	; 0
    1912:	a0 e0       	ldi	r26, 0x00	; 0
    1914:	b0 e0       	ldi	r27, 0x00	; 0
    1916:	30 97       	sbiw	r30, 0x00	; 0
    1918:	39 f1       	breq	.+78     	; 0x1968 <malloc+0x70>
    191a:	40 81       	ld	r20, Z
    191c:	51 81       	ldd	r21, Z+1	; 0x01
    191e:	48 17       	cp	r20, r24
    1920:	59 07       	cpc	r21, r25
    1922:	b8 f0       	brcs	.+46     	; 0x1952 <malloc+0x5a>
    1924:	48 17       	cp	r20, r24
    1926:	59 07       	cpc	r21, r25
    1928:	71 f4       	brne	.+28     	; 0x1946 <malloc+0x4e>
    192a:	82 81       	ldd	r24, Z+2	; 0x02
    192c:	93 81       	ldd	r25, Z+3	; 0x03
    192e:	10 97       	sbiw	r26, 0x00	; 0
    1930:	29 f0       	breq	.+10     	; 0x193c <malloc+0x44>
    1932:	13 96       	adiw	r26, 0x03	; 3
    1934:	9c 93       	st	X, r25
    1936:	8e 93       	st	-X, r24
    1938:	12 97       	sbiw	r26, 0x02	; 2
    193a:	2c c0       	rjmp	.+88     	; 0x1994 <malloc+0x9c>
    193c:	90 93 0a 03 	sts	0x030A, r25
    1940:	80 93 09 03 	sts	0x0309, r24
    1944:	27 c0       	rjmp	.+78     	; 0x1994 <malloc+0x9c>
    1946:	21 15       	cp	r18, r1
    1948:	31 05       	cpc	r19, r1
    194a:	31 f0       	breq	.+12     	; 0x1958 <malloc+0x60>
    194c:	42 17       	cp	r20, r18
    194e:	53 07       	cpc	r21, r19
    1950:	18 f0       	brcs	.+6      	; 0x1958 <malloc+0x60>
    1952:	a9 01       	movw	r20, r18
    1954:	db 01       	movw	r26, r22
    1956:	01 c0       	rjmp	.+2      	; 0x195a <malloc+0x62>
    1958:	ef 01       	movw	r28, r30
    195a:	9a 01       	movw	r18, r20
    195c:	bd 01       	movw	r22, r26
    195e:	df 01       	movw	r26, r30
    1960:	02 80       	ldd	r0, Z+2	; 0x02
    1962:	f3 81       	ldd	r31, Z+3	; 0x03
    1964:	e0 2d       	mov	r30, r0
    1966:	d7 cf       	rjmp	.-82     	; 0x1916 <malloc+0x1e>
    1968:	21 15       	cp	r18, r1
    196a:	31 05       	cpc	r19, r1
    196c:	f9 f0       	breq	.+62     	; 0x19ac <malloc+0xb4>
    196e:	28 1b       	sub	r18, r24
    1970:	39 0b       	sbc	r19, r25
    1972:	24 30       	cpi	r18, 0x04	; 4
    1974:	31 05       	cpc	r19, r1
    1976:	80 f4       	brcc	.+32     	; 0x1998 <malloc+0xa0>
    1978:	8a 81       	ldd	r24, Y+2	; 0x02
    197a:	9b 81       	ldd	r25, Y+3	; 0x03
    197c:	61 15       	cp	r22, r1
    197e:	71 05       	cpc	r23, r1
    1980:	21 f0       	breq	.+8      	; 0x198a <malloc+0x92>
    1982:	fb 01       	movw	r30, r22
    1984:	93 83       	std	Z+3, r25	; 0x03
    1986:	82 83       	std	Z+2, r24	; 0x02
    1988:	04 c0       	rjmp	.+8      	; 0x1992 <malloc+0x9a>
    198a:	90 93 0a 03 	sts	0x030A, r25
    198e:	80 93 09 03 	sts	0x0309, r24
    1992:	fe 01       	movw	r30, r28
    1994:	32 96       	adiw	r30, 0x02	; 2
    1996:	44 c0       	rjmp	.+136    	; 0x1a20 <malloc+0x128>
    1998:	fe 01       	movw	r30, r28
    199a:	e2 0f       	add	r30, r18
    199c:	f3 1f       	adc	r31, r19
    199e:	81 93       	st	Z+, r24
    19a0:	91 93       	st	Z+, r25
    19a2:	22 50       	subi	r18, 0x02	; 2
    19a4:	31 09       	sbc	r19, r1
    19a6:	39 83       	std	Y+1, r19	; 0x01
    19a8:	28 83       	st	Y, r18
    19aa:	3a c0       	rjmp	.+116    	; 0x1a20 <malloc+0x128>
    19ac:	20 91 07 03 	lds	r18, 0x0307
    19b0:	30 91 08 03 	lds	r19, 0x0308
    19b4:	23 2b       	or	r18, r19
    19b6:	41 f4       	brne	.+16     	; 0x19c8 <malloc+0xd0>
    19b8:	20 91 02 02 	lds	r18, 0x0202
    19bc:	30 91 03 02 	lds	r19, 0x0203
    19c0:	30 93 08 03 	sts	0x0308, r19
    19c4:	20 93 07 03 	sts	0x0307, r18
    19c8:	20 91 00 02 	lds	r18, 0x0200
    19cc:	30 91 01 02 	lds	r19, 0x0201
    19d0:	21 15       	cp	r18, r1
    19d2:	31 05       	cpc	r19, r1
    19d4:	41 f4       	brne	.+16     	; 0x19e6 <malloc+0xee>
    19d6:	2d b7       	in	r18, 0x3d	; 61
    19d8:	3e b7       	in	r19, 0x3e	; 62
    19da:	40 91 04 02 	lds	r20, 0x0204
    19de:	50 91 05 02 	lds	r21, 0x0205
    19e2:	24 1b       	sub	r18, r20
    19e4:	35 0b       	sbc	r19, r21
    19e6:	e0 91 07 03 	lds	r30, 0x0307
    19ea:	f0 91 08 03 	lds	r31, 0x0308
    19ee:	e2 17       	cp	r30, r18
    19f0:	f3 07       	cpc	r31, r19
    19f2:	a0 f4       	brcc	.+40     	; 0x1a1c <malloc+0x124>
    19f4:	2e 1b       	sub	r18, r30
    19f6:	3f 0b       	sbc	r19, r31
    19f8:	28 17       	cp	r18, r24
    19fa:	39 07       	cpc	r19, r25
    19fc:	78 f0       	brcs	.+30     	; 0x1a1c <malloc+0x124>
    19fe:	ac 01       	movw	r20, r24
    1a00:	4e 5f       	subi	r20, 0xFE	; 254
    1a02:	5f 4f       	sbci	r21, 0xFF	; 255
    1a04:	24 17       	cp	r18, r20
    1a06:	35 07       	cpc	r19, r21
    1a08:	48 f0       	brcs	.+18     	; 0x1a1c <malloc+0x124>
    1a0a:	4e 0f       	add	r20, r30
    1a0c:	5f 1f       	adc	r21, r31
    1a0e:	50 93 08 03 	sts	0x0308, r21
    1a12:	40 93 07 03 	sts	0x0307, r20
    1a16:	81 93       	st	Z+, r24
    1a18:	91 93       	st	Z+, r25
    1a1a:	02 c0       	rjmp	.+4      	; 0x1a20 <malloc+0x128>
    1a1c:	e0 e0       	ldi	r30, 0x00	; 0
    1a1e:	f0 e0       	ldi	r31, 0x00	; 0
    1a20:	cf 01       	movw	r24, r30
    1a22:	df 91       	pop	r29
    1a24:	cf 91       	pop	r28
    1a26:	08 95       	ret

00001a28 <free>:
    1a28:	cf 93       	push	r28
    1a2a:	df 93       	push	r29
    1a2c:	00 97       	sbiw	r24, 0x00	; 0
    1a2e:	09 f4       	brne	.+2      	; 0x1a32 <free+0xa>
    1a30:	87 c0       	rjmp	.+270    	; 0x1b40 <free+0x118>
    1a32:	fc 01       	movw	r30, r24
    1a34:	32 97       	sbiw	r30, 0x02	; 2
    1a36:	13 82       	std	Z+3, r1	; 0x03
    1a38:	12 82       	std	Z+2, r1	; 0x02
    1a3a:	c0 91 09 03 	lds	r28, 0x0309
    1a3e:	d0 91 0a 03 	lds	r29, 0x030A
    1a42:	20 97       	sbiw	r28, 0x00	; 0
    1a44:	81 f4       	brne	.+32     	; 0x1a66 <free+0x3e>
    1a46:	20 81       	ld	r18, Z
    1a48:	31 81       	ldd	r19, Z+1	; 0x01
    1a4a:	28 0f       	add	r18, r24
    1a4c:	39 1f       	adc	r19, r25
    1a4e:	80 91 07 03 	lds	r24, 0x0307
    1a52:	90 91 08 03 	lds	r25, 0x0308
    1a56:	82 17       	cp	r24, r18
    1a58:	93 07       	cpc	r25, r19
    1a5a:	79 f5       	brne	.+94     	; 0x1aba <free+0x92>
    1a5c:	f0 93 08 03 	sts	0x0308, r31
    1a60:	e0 93 07 03 	sts	0x0307, r30
    1a64:	6d c0       	rjmp	.+218    	; 0x1b40 <free+0x118>
    1a66:	de 01       	movw	r26, r28
    1a68:	20 e0       	ldi	r18, 0x00	; 0
    1a6a:	30 e0       	ldi	r19, 0x00	; 0
    1a6c:	ae 17       	cp	r26, r30
    1a6e:	bf 07       	cpc	r27, r31
    1a70:	50 f4       	brcc	.+20     	; 0x1a86 <free+0x5e>
    1a72:	12 96       	adiw	r26, 0x02	; 2
    1a74:	4d 91       	ld	r20, X+
    1a76:	5c 91       	ld	r21, X
    1a78:	13 97       	sbiw	r26, 0x03	; 3
    1a7a:	9d 01       	movw	r18, r26
    1a7c:	41 15       	cp	r20, r1
    1a7e:	51 05       	cpc	r21, r1
    1a80:	09 f1       	breq	.+66     	; 0x1ac4 <free+0x9c>
    1a82:	da 01       	movw	r26, r20
    1a84:	f3 cf       	rjmp	.-26     	; 0x1a6c <free+0x44>
    1a86:	b3 83       	std	Z+3, r27	; 0x03
    1a88:	a2 83       	std	Z+2, r26	; 0x02
    1a8a:	40 81       	ld	r20, Z
    1a8c:	51 81       	ldd	r21, Z+1	; 0x01
    1a8e:	84 0f       	add	r24, r20
    1a90:	95 1f       	adc	r25, r21
    1a92:	8a 17       	cp	r24, r26
    1a94:	9b 07       	cpc	r25, r27
    1a96:	71 f4       	brne	.+28     	; 0x1ab4 <free+0x8c>
    1a98:	8d 91       	ld	r24, X+
    1a9a:	9c 91       	ld	r25, X
    1a9c:	11 97       	sbiw	r26, 0x01	; 1
    1a9e:	84 0f       	add	r24, r20
    1aa0:	95 1f       	adc	r25, r21
    1aa2:	02 96       	adiw	r24, 0x02	; 2
    1aa4:	91 83       	std	Z+1, r25	; 0x01
    1aa6:	80 83       	st	Z, r24
    1aa8:	12 96       	adiw	r26, 0x02	; 2
    1aaa:	8d 91       	ld	r24, X+
    1aac:	9c 91       	ld	r25, X
    1aae:	13 97       	sbiw	r26, 0x03	; 3
    1ab0:	93 83       	std	Z+3, r25	; 0x03
    1ab2:	82 83       	std	Z+2, r24	; 0x02
    1ab4:	21 15       	cp	r18, r1
    1ab6:	31 05       	cpc	r19, r1
    1ab8:	29 f4       	brne	.+10     	; 0x1ac4 <free+0x9c>
    1aba:	f0 93 0a 03 	sts	0x030A, r31
    1abe:	e0 93 09 03 	sts	0x0309, r30
    1ac2:	3e c0       	rjmp	.+124    	; 0x1b40 <free+0x118>
    1ac4:	d9 01       	movw	r26, r18
    1ac6:	13 96       	adiw	r26, 0x03	; 3
    1ac8:	fc 93       	st	X, r31
    1aca:	ee 93       	st	-X, r30
    1acc:	12 97       	sbiw	r26, 0x02	; 2
    1ace:	4d 91       	ld	r20, X+
    1ad0:	5d 91       	ld	r21, X+
    1ad2:	a4 0f       	add	r26, r20
    1ad4:	b5 1f       	adc	r27, r21
    1ad6:	ea 17       	cp	r30, r26
    1ad8:	fb 07       	cpc	r31, r27
    1ada:	79 f4       	brne	.+30     	; 0x1afa <free+0xd2>
    1adc:	80 81       	ld	r24, Z
    1ade:	91 81       	ldd	r25, Z+1	; 0x01
    1ae0:	84 0f       	add	r24, r20
    1ae2:	95 1f       	adc	r25, r21
    1ae4:	02 96       	adiw	r24, 0x02	; 2
    1ae6:	d9 01       	movw	r26, r18
    1ae8:	11 96       	adiw	r26, 0x01	; 1
    1aea:	9c 93       	st	X, r25
    1aec:	8e 93       	st	-X, r24
    1aee:	82 81       	ldd	r24, Z+2	; 0x02
    1af0:	93 81       	ldd	r25, Z+3	; 0x03
    1af2:	13 96       	adiw	r26, 0x03	; 3
    1af4:	9c 93       	st	X, r25
    1af6:	8e 93       	st	-X, r24
    1af8:	12 97       	sbiw	r26, 0x02	; 2
    1afa:	e0 e0       	ldi	r30, 0x00	; 0
    1afc:	f0 e0       	ldi	r31, 0x00	; 0
    1afe:	8a 81       	ldd	r24, Y+2	; 0x02
    1b00:	9b 81       	ldd	r25, Y+3	; 0x03
    1b02:	00 97       	sbiw	r24, 0x00	; 0
    1b04:	19 f0       	breq	.+6      	; 0x1b0c <free+0xe4>
    1b06:	fe 01       	movw	r30, r28
    1b08:	ec 01       	movw	r28, r24
    1b0a:	f9 cf       	rjmp	.-14     	; 0x1afe <free+0xd6>
    1b0c:	ce 01       	movw	r24, r28
    1b0e:	02 96       	adiw	r24, 0x02	; 2
    1b10:	28 81       	ld	r18, Y
    1b12:	39 81       	ldd	r19, Y+1	; 0x01
    1b14:	82 0f       	add	r24, r18
    1b16:	93 1f       	adc	r25, r19
    1b18:	20 91 07 03 	lds	r18, 0x0307
    1b1c:	30 91 08 03 	lds	r19, 0x0308
    1b20:	28 17       	cp	r18, r24
    1b22:	39 07       	cpc	r19, r25
    1b24:	69 f4       	brne	.+26     	; 0x1b40 <free+0x118>
    1b26:	30 97       	sbiw	r30, 0x00	; 0
    1b28:	29 f4       	brne	.+10     	; 0x1b34 <free+0x10c>
    1b2a:	10 92 0a 03 	sts	0x030A, r1
    1b2e:	10 92 09 03 	sts	0x0309, r1
    1b32:	02 c0       	rjmp	.+4      	; 0x1b38 <free+0x110>
    1b34:	13 82       	std	Z+3, r1	; 0x03
    1b36:	12 82       	std	Z+2, r1	; 0x02
    1b38:	d0 93 08 03 	sts	0x0308, r29
    1b3c:	c0 93 07 03 	sts	0x0307, r28
    1b40:	df 91       	pop	r29
    1b42:	cf 91       	pop	r28
    1b44:	08 95       	ret

00001b46 <strnlen_P>:
    1b46:	fc 01       	movw	r30, r24
    1b48:	05 90       	lpm	r0, Z+
    1b4a:	61 50       	subi	r22, 0x01	; 1
    1b4c:	70 40       	sbci	r23, 0x00	; 0
    1b4e:	01 10       	cpse	r0, r1
    1b50:	d8 f7       	brcc	.-10     	; 0x1b48 <strnlen_P+0x2>
    1b52:	80 95       	com	r24
    1b54:	90 95       	com	r25
    1b56:	8e 0f       	add	r24, r30
    1b58:	9f 1f       	adc	r25, r31
    1b5a:	08 95       	ret

00001b5c <memset>:
    1b5c:	dc 01       	movw	r26, r24
    1b5e:	01 c0       	rjmp	.+2      	; 0x1b62 <memset+0x6>
    1b60:	6d 93       	st	X+, r22
    1b62:	41 50       	subi	r20, 0x01	; 1
    1b64:	50 40       	sbci	r21, 0x00	; 0
    1b66:	e0 f7       	brcc	.-8      	; 0x1b60 <memset+0x4>
    1b68:	08 95       	ret

00001b6a <strnlen>:
    1b6a:	fc 01       	movw	r30, r24
    1b6c:	61 50       	subi	r22, 0x01	; 1
    1b6e:	70 40       	sbci	r23, 0x00	; 0
    1b70:	01 90       	ld	r0, Z+
    1b72:	01 10       	cpse	r0, r1
    1b74:	d8 f7       	brcc	.-10     	; 0x1b6c <strnlen+0x2>
    1b76:	80 95       	com	r24
    1b78:	90 95       	com	r25
    1b7a:	8e 0f       	add	r24, r30
    1b7c:	9f 1f       	adc	r25, r31
    1b7e:	08 95       	ret

00001b80 <fputc>:
    1b80:	0f 93       	push	r16
    1b82:	1f 93       	push	r17
    1b84:	cf 93       	push	r28
    1b86:	df 93       	push	r29
    1b88:	18 2f       	mov	r17, r24
    1b8a:	09 2f       	mov	r16, r25
    1b8c:	eb 01       	movw	r28, r22
    1b8e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b90:	81 fd       	sbrc	r24, 1
    1b92:	03 c0       	rjmp	.+6      	; 0x1b9a <fputc+0x1a>
    1b94:	8f ef       	ldi	r24, 0xFF	; 255
    1b96:	9f ef       	ldi	r25, 0xFF	; 255
    1b98:	20 c0       	rjmp	.+64     	; 0x1bda <fputc+0x5a>
    1b9a:	82 ff       	sbrs	r24, 2
    1b9c:	10 c0       	rjmp	.+32     	; 0x1bbe <fputc+0x3e>
    1b9e:	4e 81       	ldd	r20, Y+6	; 0x06
    1ba0:	5f 81       	ldd	r21, Y+7	; 0x07
    1ba2:	2c 81       	ldd	r18, Y+4	; 0x04
    1ba4:	3d 81       	ldd	r19, Y+5	; 0x05
    1ba6:	42 17       	cp	r20, r18
    1ba8:	53 07       	cpc	r21, r19
    1baa:	7c f4       	brge	.+30     	; 0x1bca <fputc+0x4a>
    1bac:	e8 81       	ld	r30, Y
    1bae:	f9 81       	ldd	r31, Y+1	; 0x01
    1bb0:	9f 01       	movw	r18, r30
    1bb2:	2f 5f       	subi	r18, 0xFF	; 255
    1bb4:	3f 4f       	sbci	r19, 0xFF	; 255
    1bb6:	39 83       	std	Y+1, r19	; 0x01
    1bb8:	28 83       	st	Y, r18
    1bba:	10 83       	st	Z, r17
    1bbc:	06 c0       	rjmp	.+12     	; 0x1bca <fputc+0x4a>
    1bbe:	e8 85       	ldd	r30, Y+8	; 0x08
    1bc0:	f9 85       	ldd	r31, Y+9	; 0x09
    1bc2:	81 2f       	mov	r24, r17
    1bc4:	19 95       	eicall
    1bc6:	89 2b       	or	r24, r25
    1bc8:	29 f7       	brne	.-54     	; 0x1b94 <fputc+0x14>
    1bca:	2e 81       	ldd	r18, Y+6	; 0x06
    1bcc:	3f 81       	ldd	r19, Y+7	; 0x07
    1bce:	2f 5f       	subi	r18, 0xFF	; 255
    1bd0:	3f 4f       	sbci	r19, 0xFF	; 255
    1bd2:	3f 83       	std	Y+7, r19	; 0x07
    1bd4:	2e 83       	std	Y+6, r18	; 0x06
    1bd6:	81 2f       	mov	r24, r17
    1bd8:	90 2f       	mov	r25, r16
    1bda:	df 91       	pop	r29
    1bdc:	cf 91       	pop	r28
    1bde:	1f 91       	pop	r17
    1be0:	0f 91       	pop	r16
    1be2:	08 95       	ret

00001be4 <__ultoa_invert>:
    1be4:	fa 01       	movw	r30, r20
    1be6:	aa 27       	eor	r26, r26
    1be8:	28 30       	cpi	r18, 0x08	; 8
    1bea:	51 f1       	breq	.+84     	; 0x1c40 <__ultoa_invert+0x5c>
    1bec:	20 31       	cpi	r18, 0x10	; 16
    1bee:	81 f1       	breq	.+96     	; 0x1c50 <__ultoa_invert+0x6c>
    1bf0:	e8 94       	clt
    1bf2:	6f 93       	push	r22
    1bf4:	6e 7f       	andi	r22, 0xFE	; 254
    1bf6:	6e 5f       	subi	r22, 0xFE	; 254
    1bf8:	7f 4f       	sbci	r23, 0xFF	; 255
    1bfa:	8f 4f       	sbci	r24, 0xFF	; 255
    1bfc:	9f 4f       	sbci	r25, 0xFF	; 255
    1bfe:	af 4f       	sbci	r26, 0xFF	; 255
    1c00:	b1 e0       	ldi	r27, 0x01	; 1
    1c02:	3e d0       	rcall	.+124    	; 0x1c80 <__ultoa_invert+0x9c>
    1c04:	b4 e0       	ldi	r27, 0x04	; 4
    1c06:	3c d0       	rcall	.+120    	; 0x1c80 <__ultoa_invert+0x9c>
    1c08:	67 0f       	add	r22, r23
    1c0a:	78 1f       	adc	r23, r24
    1c0c:	89 1f       	adc	r24, r25
    1c0e:	9a 1f       	adc	r25, r26
    1c10:	a1 1d       	adc	r26, r1
    1c12:	68 0f       	add	r22, r24
    1c14:	79 1f       	adc	r23, r25
    1c16:	8a 1f       	adc	r24, r26
    1c18:	91 1d       	adc	r25, r1
    1c1a:	a1 1d       	adc	r26, r1
    1c1c:	6a 0f       	add	r22, r26
    1c1e:	71 1d       	adc	r23, r1
    1c20:	81 1d       	adc	r24, r1
    1c22:	91 1d       	adc	r25, r1
    1c24:	a1 1d       	adc	r26, r1
    1c26:	20 d0       	rcall	.+64     	; 0x1c68 <__ultoa_invert+0x84>
    1c28:	09 f4       	brne	.+2      	; 0x1c2c <__ultoa_invert+0x48>
    1c2a:	68 94       	set
    1c2c:	3f 91       	pop	r19
    1c2e:	2a e0       	ldi	r18, 0x0A	; 10
    1c30:	26 9f       	mul	r18, r22
    1c32:	11 24       	eor	r1, r1
    1c34:	30 19       	sub	r19, r0
    1c36:	30 5d       	subi	r19, 0xD0	; 208
    1c38:	31 93       	st	Z+, r19
    1c3a:	de f6       	brtc	.-74     	; 0x1bf2 <__ultoa_invert+0xe>
    1c3c:	cf 01       	movw	r24, r30
    1c3e:	08 95       	ret
    1c40:	46 2f       	mov	r20, r22
    1c42:	47 70       	andi	r20, 0x07	; 7
    1c44:	40 5d       	subi	r20, 0xD0	; 208
    1c46:	41 93       	st	Z+, r20
    1c48:	b3 e0       	ldi	r27, 0x03	; 3
    1c4a:	0f d0       	rcall	.+30     	; 0x1c6a <__ultoa_invert+0x86>
    1c4c:	c9 f7       	brne	.-14     	; 0x1c40 <__ultoa_invert+0x5c>
    1c4e:	f6 cf       	rjmp	.-20     	; 0x1c3c <__ultoa_invert+0x58>
    1c50:	46 2f       	mov	r20, r22
    1c52:	4f 70       	andi	r20, 0x0F	; 15
    1c54:	40 5d       	subi	r20, 0xD0	; 208
    1c56:	4a 33       	cpi	r20, 0x3A	; 58
    1c58:	18 f0       	brcs	.+6      	; 0x1c60 <__ultoa_invert+0x7c>
    1c5a:	49 5d       	subi	r20, 0xD9	; 217
    1c5c:	31 fd       	sbrc	r19, 1
    1c5e:	40 52       	subi	r20, 0x20	; 32
    1c60:	41 93       	st	Z+, r20
    1c62:	02 d0       	rcall	.+4      	; 0x1c68 <__ultoa_invert+0x84>
    1c64:	a9 f7       	brne	.-22     	; 0x1c50 <__ultoa_invert+0x6c>
    1c66:	ea cf       	rjmp	.-44     	; 0x1c3c <__ultoa_invert+0x58>
    1c68:	b4 e0       	ldi	r27, 0x04	; 4
    1c6a:	a6 95       	lsr	r26
    1c6c:	97 95       	ror	r25
    1c6e:	87 95       	ror	r24
    1c70:	77 95       	ror	r23
    1c72:	67 95       	ror	r22
    1c74:	ba 95       	dec	r27
    1c76:	c9 f7       	brne	.-14     	; 0x1c6a <__ultoa_invert+0x86>
    1c78:	00 97       	sbiw	r24, 0x00	; 0
    1c7a:	61 05       	cpc	r22, r1
    1c7c:	71 05       	cpc	r23, r1
    1c7e:	08 95       	ret
    1c80:	9b 01       	movw	r18, r22
    1c82:	ac 01       	movw	r20, r24
    1c84:	0a 2e       	mov	r0, r26
    1c86:	06 94       	lsr	r0
    1c88:	57 95       	ror	r21
    1c8a:	47 95       	ror	r20
    1c8c:	37 95       	ror	r19
    1c8e:	27 95       	ror	r18
    1c90:	ba 95       	dec	r27
    1c92:	c9 f7       	brne	.-14     	; 0x1c86 <__ultoa_invert+0xa2>
    1c94:	62 0f       	add	r22, r18
    1c96:	73 1f       	adc	r23, r19
    1c98:	84 1f       	adc	r24, r20
    1c9a:	95 1f       	adc	r25, r21
    1c9c:	a0 1d       	adc	r26, r0
    1c9e:	08 95       	ret

00001ca0 <_exit>:
    1ca0:	f8 94       	cli

00001ca2 <__stop_program>:
    1ca2:	ff cf       	rjmp	.-2      	; 0x1ca2 <__stop_program>
