

================================================================
== Vitis HLS Report for 'Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc'
================================================================
* Date:           Wed Nov 12 23:20:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v10
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|      147|  0.260 us|  1.470 us|   26|  147|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                                       |                                                                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                                        Instance                                       |                                   Module                                   |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_DECIMATOR_fu_138                                                                   |DECIMATOR                                                                   |       10|       11|  0.100 us|  0.110 us|   10|   11|                                              no|
        |grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170  |Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1  |      118|      118|  1.180 us|  1.180 us|  117|  117|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_INTERPOLATOR_fu_179                                                                |INTERPOLATOR                                                                |       11|       11|  0.110 us|  0.110 us|   11|   11|                                              no|
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     121|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     9|    1079|    1490|    0|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     139|    -|
|Register         |        -|     -|      93|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     9|    1172|    1750|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                        Instance                                       |                                   Module                                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170  |Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1  |        1|   1|   48|  124|    0|
    |grp_DECIMATOR_fu_138                                                                   |DECIMATOR                                                                   |        0|   4|  524|  700|    0|
    |grp_INTERPOLATOR_fu_179                                                                |INTERPOLATOR                                                                |        0|   4|  507|  666|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                  |                                                                            |        1|   9| 1079| 1490|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |H_accu_FIR_kernel_U  |Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_H_accu_FIR_kernel_RAM_AUTO_cud  |        2|  0|   0|    0|   117|   32|     1|         3744|
    +---------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                                                                  |        2|  0|   0|    0|   117|   32|     1|         3744|
    +---------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_217_p2                       |         +|   0|  0|  23|          16|           2|
    |add_ln39_fu_253_p2                       |         +|   0|  0|  39|          32|          32|
    |sub_ln39_fu_243_p2                       |         -|   0|  0|  30|          23|          23|
    |ap_block_state6_on_subcall_done          |       and|   0|  0|   2|           1|           1|
    |grp_INTERPOLATOR_fu_179_output_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_211_p2                      |      icmp|   0|  0|  23|          16|           1|
    |ap_block_state1                          |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 121|          90|          61|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |H_accu_FIR_kernel_address0   |   9|          2|    7|         14|
    |H_accu_FIR_kernel_ce0        |   9|          2|    1|          2|
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done                      |   9|          2|    1|          2|
    |dec_out_i_blk_n              |   9|          2|    1|          2|
    |dec_out_write                |   9|          2|    1|          2|
    |input_r_TREADY_int_regslice  |   9|          2|    1|          2|
    |kernel_out_o_blk_n           |   9|          2|    1|          2|
    |kernel_out_read              |   9|          2|    1|          2|
    |output_r_TDATA_int_regslice  |   9|          2|   16|         32|
    |storemerge_i_i_reg_127       |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 139|         29|   47|        101|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                Name                                                | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                           |   8|   0|    8|          0|
    |ap_done_reg                                                                                         |   1|   0|    1|          0|
    |grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_start_reg  |   1|   0|    1|          0|
    |grp_DECIMATOR_fu_138_ap_start_reg                                                                   |   1|   0|    1|          0|
    |grp_INTERPOLATOR_fu_179_ap_start_reg                                                                |   1|   0|    1|          0|
    |icmp_ln19_reg_287                                                                                   |   1|   0|    1|          0|
    |mod_value_1                                                                                         |  16|   0|   16|          0|
    |output_r_TDATA_reg                                                                                  |  16|   0|   16|          0|
    |storemerge_i_i_reg_127                                                                              |  16|   0|   16|          0|
    |x_n_reg_296                                                                                         |  16|   0|   16|          0|
    |y_reg_301                                                                                           |  16|   0|   16|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                               |  93|   0|   93|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc|  return value|
|input_r_TDATA       |   in|   16|        axis|                                            input_r|       pointer|
|input_r_TVALID      |   in|    1|        axis|                                            input_r|       pointer|
|input_r_TREADY      |  out|    1|        axis|                                            input_r|       pointer|
|output_r_TDATA      |  out|   16|        axis|                                           output_r|       pointer|
|output_r_TVALID     |  out|    1|        axis|                                           output_r|       pointer|
|output_r_TREADY     |   in|    1|        axis|                                           output_r|       pointer|
|dec_out_dout        |   in|   16|     ap_fifo|                                            dec_out|       pointer|
|dec_out_empty_n     |   in|    1|     ap_fifo|                                            dec_out|       pointer|
|dec_out_read        |  out|    1|     ap_fifo|                                            dec_out|       pointer|
|dec_out_din         |  out|   16|     ap_fifo|                                            dec_out|       pointer|
|dec_out_full_n      |   in|    1|     ap_fifo|                                            dec_out|       pointer|
|dec_out_write       |  out|    1|     ap_fifo|                                            dec_out|       pointer|
|kernel_out_dout     |   in|   16|     ap_fifo|                                         kernel_out|       pointer|
|kernel_out_empty_n  |   in|    1|     ap_fifo|                                         kernel_out|       pointer|
|kernel_out_read     |  out|    1|     ap_fifo|                                         kernel_out|       pointer|
|kernel_out_din      |  out|   16|     ap_fifo|                                         kernel_out|       pointer|
|kernel_out_full_n   |   in|    1|     ap_fifo|                                         kernel_out|       pointer|
|kernel_out_write    |  out|    1|     ap_fifo|                                         kernel_out|       pointer|
+--------------------+-----+-----+------------+---------------------------------------------------+--------------+

