// megafunction wizard: %LPM_MUX%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: LPM_MUX 

// ============================================================
// File Name: muxer6.v
// Megafunction Name(s):
// 			LPM_MUX
//
// Simulation Library Files(s):
// 			lpm
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version
// ************************************************************


//Copyright (C) 1991-2013 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Altera Program License 
//Subscription Agreement, Altera MegaCore Function License 
//Agreement, or other applicable license agreement, including, 
//without limitation, that your use is for the sole purpose of 
//programming logic devices manufactured by Altera and sold by 
//Altera or its authorized distributors.  Please refer to the 
//applicable agreement for further details.


//lpm_mux DEVICE_FAMILY="Stratix V" LPM_PIPELINE=1 LPM_SIZE=7 LPM_WIDTH=64 LPM_WIDTHS=3 clock data result sel
//VERSION_BEGIN 13.0 cbx_lpm_mux 2013:06:12:18:03:43:SJ cbx_mgl 2013:06:12:18:05:10:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463


//synthesis_resources = lut 150 reg 64 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  muxer6_mux
	( 
	clock,
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   [447:0]  data;
	output   [63:0]  result;
	input   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   clock;
	tri0   [447:0]  data;
	tri0   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[63:0]	external_reg;
	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w0_n1_mux_dataout;
	wire	wire_l1_w0_n2_mux_dataout;
	wire	wire_l1_w0_n3_mux_dataout;
	wire	wire_l1_w10_n0_mux_dataout;
	wire	wire_l1_w10_n1_mux_dataout;
	wire	wire_l1_w10_n2_mux_dataout;
	wire	wire_l1_w10_n3_mux_dataout;
	wire	wire_l1_w11_n0_mux_dataout;
	wire	wire_l1_w11_n1_mux_dataout;
	wire	wire_l1_w11_n2_mux_dataout;
	wire	wire_l1_w11_n3_mux_dataout;
	wire	wire_l1_w12_n0_mux_dataout;
	wire	wire_l1_w12_n1_mux_dataout;
	wire	wire_l1_w12_n2_mux_dataout;
	wire	wire_l1_w12_n3_mux_dataout;
	wire	wire_l1_w13_n0_mux_dataout;
	wire	wire_l1_w13_n1_mux_dataout;
	wire	wire_l1_w13_n2_mux_dataout;
	wire	wire_l1_w13_n3_mux_dataout;
	wire	wire_l1_w14_n0_mux_dataout;
	wire	wire_l1_w14_n1_mux_dataout;
	wire	wire_l1_w14_n2_mux_dataout;
	wire	wire_l1_w14_n3_mux_dataout;
	wire	wire_l1_w15_n0_mux_dataout;
	wire	wire_l1_w15_n1_mux_dataout;
	wire	wire_l1_w15_n2_mux_dataout;
	wire	wire_l1_w15_n3_mux_dataout;
	wire	wire_l1_w16_n0_mux_dataout;
	wire	wire_l1_w16_n1_mux_dataout;
	wire	wire_l1_w16_n2_mux_dataout;
	wire	wire_l1_w16_n3_mux_dataout;
	wire	wire_l1_w17_n0_mux_dataout;
	wire	wire_l1_w17_n1_mux_dataout;
	wire	wire_l1_w17_n2_mux_dataout;
	wire	wire_l1_w17_n3_mux_dataout;
	wire	wire_l1_w18_n0_mux_dataout;
	wire	wire_l1_w18_n1_mux_dataout;
	wire	wire_l1_w18_n2_mux_dataout;
	wire	wire_l1_w18_n3_mux_dataout;
	wire	wire_l1_w19_n0_mux_dataout;
	wire	wire_l1_w19_n1_mux_dataout;
	wire	wire_l1_w19_n2_mux_dataout;
	wire	wire_l1_w19_n3_mux_dataout;
	wire	wire_l1_w1_n0_mux_dataout;
	wire	wire_l1_w1_n1_mux_dataout;
	wire	wire_l1_w1_n2_mux_dataout;
	wire	wire_l1_w1_n3_mux_dataout;
	wire	wire_l1_w20_n0_mux_dataout;
	wire	wire_l1_w20_n1_mux_dataout;
	wire	wire_l1_w20_n2_mux_dataout;
	wire	wire_l1_w20_n3_mux_dataout;
	wire	wire_l1_w21_n0_mux_dataout;
	wire	wire_l1_w21_n1_mux_dataout;
	wire	wire_l1_w21_n2_mux_dataout;
	wire	wire_l1_w21_n3_mux_dataout;
	wire	wire_l1_w22_n0_mux_dataout;
	wire	wire_l1_w22_n1_mux_dataout;
	wire	wire_l1_w22_n2_mux_dataout;
	wire	wire_l1_w22_n3_mux_dataout;
	wire	wire_l1_w23_n0_mux_dataout;
	wire	wire_l1_w23_n1_mux_dataout;
	wire	wire_l1_w23_n2_mux_dataout;
	wire	wire_l1_w23_n3_mux_dataout;
	wire	wire_l1_w24_n0_mux_dataout;
	wire	wire_l1_w24_n1_mux_dataout;
	wire	wire_l1_w24_n2_mux_dataout;
	wire	wire_l1_w24_n3_mux_dataout;
	wire	wire_l1_w25_n0_mux_dataout;
	wire	wire_l1_w25_n1_mux_dataout;
	wire	wire_l1_w25_n2_mux_dataout;
	wire	wire_l1_w25_n3_mux_dataout;
	wire	wire_l1_w26_n0_mux_dataout;
	wire	wire_l1_w26_n1_mux_dataout;
	wire	wire_l1_w26_n2_mux_dataout;
	wire	wire_l1_w26_n3_mux_dataout;
	wire	wire_l1_w27_n0_mux_dataout;
	wire	wire_l1_w27_n1_mux_dataout;
	wire	wire_l1_w27_n2_mux_dataout;
	wire	wire_l1_w27_n3_mux_dataout;
	wire	wire_l1_w28_n0_mux_dataout;
	wire	wire_l1_w28_n1_mux_dataout;
	wire	wire_l1_w28_n2_mux_dataout;
	wire	wire_l1_w28_n3_mux_dataout;
	wire	wire_l1_w29_n0_mux_dataout;
	wire	wire_l1_w29_n1_mux_dataout;
	wire	wire_l1_w29_n2_mux_dataout;
	wire	wire_l1_w29_n3_mux_dataout;
	wire	wire_l1_w2_n0_mux_dataout;
	wire	wire_l1_w2_n1_mux_dataout;
	wire	wire_l1_w2_n2_mux_dataout;
	wire	wire_l1_w2_n3_mux_dataout;
	wire	wire_l1_w30_n0_mux_dataout;
	wire	wire_l1_w30_n1_mux_dataout;
	wire	wire_l1_w30_n2_mux_dataout;
	wire	wire_l1_w30_n3_mux_dataout;
	wire	wire_l1_w31_n0_mux_dataout;
	wire	wire_l1_w31_n1_mux_dataout;
	wire	wire_l1_w31_n2_mux_dataout;
	wire	wire_l1_w31_n3_mux_dataout;
	wire	wire_l1_w32_n0_mux_dataout;
	wire	wire_l1_w32_n1_mux_dataout;
	wire	wire_l1_w32_n2_mux_dataout;
	wire	wire_l1_w32_n3_mux_dataout;
	wire	wire_l1_w33_n0_mux_dataout;
	wire	wire_l1_w33_n1_mux_dataout;
	wire	wire_l1_w33_n2_mux_dataout;
	wire	wire_l1_w33_n3_mux_dataout;
	wire	wire_l1_w34_n0_mux_dataout;
	wire	wire_l1_w34_n1_mux_dataout;
	wire	wire_l1_w34_n2_mux_dataout;
	wire	wire_l1_w34_n3_mux_dataout;
	wire	wire_l1_w35_n0_mux_dataout;
	wire	wire_l1_w35_n1_mux_dataout;
	wire	wire_l1_w35_n2_mux_dataout;
	wire	wire_l1_w35_n3_mux_dataout;
	wire	wire_l1_w36_n0_mux_dataout;
	wire	wire_l1_w36_n1_mux_dataout;
	wire	wire_l1_w36_n2_mux_dataout;
	wire	wire_l1_w36_n3_mux_dataout;
	wire	wire_l1_w37_n0_mux_dataout;
	wire	wire_l1_w37_n1_mux_dataout;
	wire	wire_l1_w37_n2_mux_dataout;
	wire	wire_l1_w37_n3_mux_dataout;
	wire	wire_l1_w38_n0_mux_dataout;
	wire	wire_l1_w38_n1_mux_dataout;
	wire	wire_l1_w38_n2_mux_dataout;
	wire	wire_l1_w38_n3_mux_dataout;
	wire	wire_l1_w39_n0_mux_dataout;
	wire	wire_l1_w39_n1_mux_dataout;
	wire	wire_l1_w39_n2_mux_dataout;
	wire	wire_l1_w39_n3_mux_dataout;
	wire	wire_l1_w3_n0_mux_dataout;
	wire	wire_l1_w3_n1_mux_dataout;
	wire	wire_l1_w3_n2_mux_dataout;
	wire	wire_l1_w3_n3_mux_dataout;
	wire	wire_l1_w40_n0_mux_dataout;
	wire	wire_l1_w40_n1_mux_dataout;
	wire	wire_l1_w40_n2_mux_dataout;
	wire	wire_l1_w40_n3_mux_dataout;
	wire	wire_l1_w41_n0_mux_dataout;
	wire	wire_l1_w41_n1_mux_dataout;
	wire	wire_l1_w41_n2_mux_dataout;
	wire	wire_l1_w41_n3_mux_dataout;
	wire	wire_l1_w42_n0_mux_dataout;
	wire	wire_l1_w42_n1_mux_dataout;
	wire	wire_l1_w42_n2_mux_dataout;
	wire	wire_l1_w42_n3_mux_dataout;
	wire	wire_l1_w43_n0_mux_dataout;
	wire	wire_l1_w43_n1_mux_dataout;
	wire	wire_l1_w43_n2_mux_dataout;
	wire	wire_l1_w43_n3_mux_dataout;
	wire	wire_l1_w44_n0_mux_dataout;
	wire	wire_l1_w44_n1_mux_dataout;
	wire	wire_l1_w44_n2_mux_dataout;
	wire	wire_l1_w44_n3_mux_dataout;
	wire	wire_l1_w45_n0_mux_dataout;
	wire	wire_l1_w45_n1_mux_dataout;
	wire	wire_l1_w45_n2_mux_dataout;
	wire	wire_l1_w45_n3_mux_dataout;
	wire	wire_l1_w46_n0_mux_dataout;
	wire	wire_l1_w46_n1_mux_dataout;
	wire	wire_l1_w46_n2_mux_dataout;
	wire	wire_l1_w46_n3_mux_dataout;
	wire	wire_l1_w47_n0_mux_dataout;
	wire	wire_l1_w47_n1_mux_dataout;
	wire	wire_l1_w47_n2_mux_dataout;
	wire	wire_l1_w47_n3_mux_dataout;
	wire	wire_l1_w48_n0_mux_dataout;
	wire	wire_l1_w48_n1_mux_dataout;
	wire	wire_l1_w48_n2_mux_dataout;
	wire	wire_l1_w48_n3_mux_dataout;
	wire	wire_l1_w49_n0_mux_dataout;
	wire	wire_l1_w49_n1_mux_dataout;
	wire	wire_l1_w49_n2_mux_dataout;
	wire	wire_l1_w49_n3_mux_dataout;
	wire	wire_l1_w4_n0_mux_dataout;
	wire	wire_l1_w4_n1_mux_dataout;
	wire	wire_l1_w4_n2_mux_dataout;
	wire	wire_l1_w4_n3_mux_dataout;
	wire	wire_l1_w50_n0_mux_dataout;
	wire	wire_l1_w50_n1_mux_dataout;
	wire	wire_l1_w50_n2_mux_dataout;
	wire	wire_l1_w50_n3_mux_dataout;
	wire	wire_l1_w51_n0_mux_dataout;
	wire	wire_l1_w51_n1_mux_dataout;
	wire	wire_l1_w51_n2_mux_dataout;
	wire	wire_l1_w51_n3_mux_dataout;
	wire	wire_l1_w52_n0_mux_dataout;
	wire	wire_l1_w52_n1_mux_dataout;
	wire	wire_l1_w52_n2_mux_dataout;
	wire	wire_l1_w52_n3_mux_dataout;
	wire	wire_l1_w53_n0_mux_dataout;
	wire	wire_l1_w53_n1_mux_dataout;
	wire	wire_l1_w53_n2_mux_dataout;
	wire	wire_l1_w53_n3_mux_dataout;
	wire	wire_l1_w54_n0_mux_dataout;
	wire	wire_l1_w54_n1_mux_dataout;
	wire	wire_l1_w54_n2_mux_dataout;
	wire	wire_l1_w54_n3_mux_dataout;
	wire	wire_l1_w55_n0_mux_dataout;
	wire	wire_l1_w55_n1_mux_dataout;
	wire	wire_l1_w55_n2_mux_dataout;
	wire	wire_l1_w55_n3_mux_dataout;
	wire	wire_l1_w56_n0_mux_dataout;
	wire	wire_l1_w56_n1_mux_dataout;
	wire	wire_l1_w56_n2_mux_dataout;
	wire	wire_l1_w56_n3_mux_dataout;
	wire	wire_l1_w57_n0_mux_dataout;
	wire	wire_l1_w57_n1_mux_dataout;
	wire	wire_l1_w57_n2_mux_dataout;
	wire	wire_l1_w57_n3_mux_dataout;
	wire	wire_l1_w58_n0_mux_dataout;
	wire	wire_l1_w58_n1_mux_dataout;
	wire	wire_l1_w58_n2_mux_dataout;
	wire	wire_l1_w58_n3_mux_dataout;
	wire	wire_l1_w59_n0_mux_dataout;
	wire	wire_l1_w59_n1_mux_dataout;
	wire	wire_l1_w59_n2_mux_dataout;
	wire	wire_l1_w59_n3_mux_dataout;
	wire	wire_l1_w5_n0_mux_dataout;
	wire	wire_l1_w5_n1_mux_dataout;
	wire	wire_l1_w5_n2_mux_dataout;
	wire	wire_l1_w5_n3_mux_dataout;
	wire	wire_l1_w60_n0_mux_dataout;
	wire	wire_l1_w60_n1_mux_dataout;
	wire	wire_l1_w60_n2_mux_dataout;
	wire	wire_l1_w60_n3_mux_dataout;
	wire	wire_l1_w61_n0_mux_dataout;
	wire	wire_l1_w61_n1_mux_dataout;
	wire	wire_l1_w61_n2_mux_dataout;
	wire	wire_l1_w61_n3_mux_dataout;
	wire	wire_l1_w62_n0_mux_dataout;
	wire	wire_l1_w62_n1_mux_dataout;
	wire	wire_l1_w62_n2_mux_dataout;
	wire	wire_l1_w62_n3_mux_dataout;
	wire	wire_l1_w63_n0_mux_dataout;
	wire	wire_l1_w63_n1_mux_dataout;
	wire	wire_l1_w63_n2_mux_dataout;
	wire	wire_l1_w63_n3_mux_dataout;
	wire	wire_l1_w6_n0_mux_dataout;
	wire	wire_l1_w6_n1_mux_dataout;
	wire	wire_l1_w6_n2_mux_dataout;
	wire	wire_l1_w6_n3_mux_dataout;
	wire	wire_l1_w7_n0_mux_dataout;
	wire	wire_l1_w7_n1_mux_dataout;
	wire	wire_l1_w7_n2_mux_dataout;
	wire	wire_l1_w7_n3_mux_dataout;
	wire	wire_l1_w8_n0_mux_dataout;
	wire	wire_l1_w8_n1_mux_dataout;
	wire	wire_l1_w8_n2_mux_dataout;
	wire	wire_l1_w8_n3_mux_dataout;
	wire	wire_l1_w9_n0_mux_dataout;
	wire	wire_l1_w9_n1_mux_dataout;
	wire	wire_l1_w9_n2_mux_dataout;
	wire	wire_l1_w9_n3_mux_dataout;
	wire	wire_l2_w0_n0_mux_dataout;
	wire	wire_l2_w0_n1_mux_dataout;
	wire	wire_l2_w10_n0_mux_dataout;
	wire	wire_l2_w10_n1_mux_dataout;
	wire	wire_l2_w11_n0_mux_dataout;
	wire	wire_l2_w11_n1_mux_dataout;
	wire	wire_l2_w12_n0_mux_dataout;
	wire	wire_l2_w12_n1_mux_dataout;
	wire	wire_l2_w13_n0_mux_dataout;
	wire	wire_l2_w13_n1_mux_dataout;
	wire	wire_l2_w14_n0_mux_dataout;
	wire	wire_l2_w14_n1_mux_dataout;
	wire	wire_l2_w15_n0_mux_dataout;
	wire	wire_l2_w15_n1_mux_dataout;
	wire	wire_l2_w16_n0_mux_dataout;
	wire	wire_l2_w16_n1_mux_dataout;
	wire	wire_l2_w17_n0_mux_dataout;
	wire	wire_l2_w17_n1_mux_dataout;
	wire	wire_l2_w18_n0_mux_dataout;
	wire	wire_l2_w18_n1_mux_dataout;
	wire	wire_l2_w19_n0_mux_dataout;
	wire	wire_l2_w19_n1_mux_dataout;
	wire	wire_l2_w1_n0_mux_dataout;
	wire	wire_l2_w1_n1_mux_dataout;
	wire	wire_l2_w20_n0_mux_dataout;
	wire	wire_l2_w20_n1_mux_dataout;
	wire	wire_l2_w21_n0_mux_dataout;
	wire	wire_l2_w21_n1_mux_dataout;
	wire	wire_l2_w22_n0_mux_dataout;
	wire	wire_l2_w22_n1_mux_dataout;
	wire	wire_l2_w23_n0_mux_dataout;
	wire	wire_l2_w23_n1_mux_dataout;
	wire	wire_l2_w24_n0_mux_dataout;
	wire	wire_l2_w24_n1_mux_dataout;
	wire	wire_l2_w25_n0_mux_dataout;
	wire	wire_l2_w25_n1_mux_dataout;
	wire	wire_l2_w26_n0_mux_dataout;
	wire	wire_l2_w26_n1_mux_dataout;
	wire	wire_l2_w27_n0_mux_dataout;
	wire	wire_l2_w27_n1_mux_dataout;
	wire	wire_l2_w28_n0_mux_dataout;
	wire	wire_l2_w28_n1_mux_dataout;
	wire	wire_l2_w29_n0_mux_dataout;
	wire	wire_l2_w29_n1_mux_dataout;
	wire	wire_l2_w2_n0_mux_dataout;
	wire	wire_l2_w2_n1_mux_dataout;
	wire	wire_l2_w30_n0_mux_dataout;
	wire	wire_l2_w30_n1_mux_dataout;
	wire	wire_l2_w31_n0_mux_dataout;
	wire	wire_l2_w31_n1_mux_dataout;
	wire	wire_l2_w32_n0_mux_dataout;
	wire	wire_l2_w32_n1_mux_dataout;
	wire	wire_l2_w33_n0_mux_dataout;
	wire	wire_l2_w33_n1_mux_dataout;
	wire	wire_l2_w34_n0_mux_dataout;
	wire	wire_l2_w34_n1_mux_dataout;
	wire	wire_l2_w35_n0_mux_dataout;
	wire	wire_l2_w35_n1_mux_dataout;
	wire	wire_l2_w36_n0_mux_dataout;
	wire	wire_l2_w36_n1_mux_dataout;
	wire	wire_l2_w37_n0_mux_dataout;
	wire	wire_l2_w37_n1_mux_dataout;
	wire	wire_l2_w38_n0_mux_dataout;
	wire	wire_l2_w38_n1_mux_dataout;
	wire	wire_l2_w39_n0_mux_dataout;
	wire	wire_l2_w39_n1_mux_dataout;
	wire	wire_l2_w3_n0_mux_dataout;
	wire	wire_l2_w3_n1_mux_dataout;
	wire	wire_l2_w40_n0_mux_dataout;
	wire	wire_l2_w40_n1_mux_dataout;
	wire	wire_l2_w41_n0_mux_dataout;
	wire	wire_l2_w41_n1_mux_dataout;
	wire	wire_l2_w42_n0_mux_dataout;
	wire	wire_l2_w42_n1_mux_dataout;
	wire	wire_l2_w43_n0_mux_dataout;
	wire	wire_l2_w43_n1_mux_dataout;
	wire	wire_l2_w44_n0_mux_dataout;
	wire	wire_l2_w44_n1_mux_dataout;
	wire	wire_l2_w45_n0_mux_dataout;
	wire	wire_l2_w45_n1_mux_dataout;
	wire	wire_l2_w46_n0_mux_dataout;
	wire	wire_l2_w46_n1_mux_dataout;
	wire	wire_l2_w47_n0_mux_dataout;
	wire	wire_l2_w47_n1_mux_dataout;
	wire	wire_l2_w48_n0_mux_dataout;
	wire	wire_l2_w48_n1_mux_dataout;
	wire	wire_l2_w49_n0_mux_dataout;
	wire	wire_l2_w49_n1_mux_dataout;
	wire	wire_l2_w4_n0_mux_dataout;
	wire	wire_l2_w4_n1_mux_dataout;
	wire	wire_l2_w50_n0_mux_dataout;
	wire	wire_l2_w50_n1_mux_dataout;
	wire	wire_l2_w51_n0_mux_dataout;
	wire	wire_l2_w51_n1_mux_dataout;
	wire	wire_l2_w52_n0_mux_dataout;
	wire	wire_l2_w52_n1_mux_dataout;
	wire	wire_l2_w53_n0_mux_dataout;
	wire	wire_l2_w53_n1_mux_dataout;
	wire	wire_l2_w54_n0_mux_dataout;
	wire	wire_l2_w54_n1_mux_dataout;
	wire	wire_l2_w55_n0_mux_dataout;
	wire	wire_l2_w55_n1_mux_dataout;
	wire	wire_l2_w56_n0_mux_dataout;
	wire	wire_l2_w56_n1_mux_dataout;
	wire	wire_l2_w57_n0_mux_dataout;
	wire	wire_l2_w57_n1_mux_dataout;
	wire	wire_l2_w58_n0_mux_dataout;
	wire	wire_l2_w58_n1_mux_dataout;
	wire	wire_l2_w59_n0_mux_dataout;
	wire	wire_l2_w59_n1_mux_dataout;
	wire	wire_l2_w5_n0_mux_dataout;
	wire	wire_l2_w5_n1_mux_dataout;
	wire	wire_l2_w60_n0_mux_dataout;
	wire	wire_l2_w60_n1_mux_dataout;
	wire	wire_l2_w61_n0_mux_dataout;
	wire	wire_l2_w61_n1_mux_dataout;
	wire	wire_l2_w62_n0_mux_dataout;
	wire	wire_l2_w62_n1_mux_dataout;
	wire	wire_l2_w63_n0_mux_dataout;
	wire	wire_l2_w63_n1_mux_dataout;
	wire	wire_l2_w6_n0_mux_dataout;
	wire	wire_l2_w6_n1_mux_dataout;
	wire	wire_l2_w7_n0_mux_dataout;
	wire	wire_l2_w7_n1_mux_dataout;
	wire	wire_l2_w8_n0_mux_dataout;
	wire	wire_l2_w8_n1_mux_dataout;
	wire	wire_l2_w9_n0_mux_dataout;
	wire	wire_l2_w9_n1_mux_dataout;
	wire	wire_l3_w0_n0_mux_dataout;
	wire	wire_l3_w10_n0_mux_dataout;
	wire	wire_l3_w11_n0_mux_dataout;
	wire	wire_l3_w12_n0_mux_dataout;
	wire	wire_l3_w13_n0_mux_dataout;
	wire	wire_l3_w14_n0_mux_dataout;
	wire	wire_l3_w15_n0_mux_dataout;
	wire	wire_l3_w16_n0_mux_dataout;
	wire	wire_l3_w17_n0_mux_dataout;
	wire	wire_l3_w18_n0_mux_dataout;
	wire	wire_l3_w19_n0_mux_dataout;
	wire	wire_l3_w1_n0_mux_dataout;
	wire	wire_l3_w20_n0_mux_dataout;
	wire	wire_l3_w21_n0_mux_dataout;
	wire	wire_l3_w22_n0_mux_dataout;
	wire	wire_l3_w23_n0_mux_dataout;
	wire	wire_l3_w24_n0_mux_dataout;
	wire	wire_l3_w25_n0_mux_dataout;
	wire	wire_l3_w26_n0_mux_dataout;
	wire	wire_l3_w27_n0_mux_dataout;
	wire	wire_l3_w28_n0_mux_dataout;
	wire	wire_l3_w29_n0_mux_dataout;
	wire	wire_l3_w2_n0_mux_dataout;
	wire	wire_l3_w30_n0_mux_dataout;
	wire	wire_l3_w31_n0_mux_dataout;
	wire	wire_l3_w32_n0_mux_dataout;
	wire	wire_l3_w33_n0_mux_dataout;
	wire	wire_l3_w34_n0_mux_dataout;
	wire	wire_l3_w35_n0_mux_dataout;
	wire	wire_l3_w36_n0_mux_dataout;
	wire	wire_l3_w37_n0_mux_dataout;
	wire	wire_l3_w38_n0_mux_dataout;
	wire	wire_l3_w39_n0_mux_dataout;
	wire	wire_l3_w3_n0_mux_dataout;
	wire	wire_l3_w40_n0_mux_dataout;
	wire	wire_l3_w41_n0_mux_dataout;
	wire	wire_l3_w42_n0_mux_dataout;
	wire	wire_l3_w43_n0_mux_dataout;
	wire	wire_l3_w44_n0_mux_dataout;
	wire	wire_l3_w45_n0_mux_dataout;
	wire	wire_l3_w46_n0_mux_dataout;
	wire	wire_l3_w47_n0_mux_dataout;
	wire	wire_l3_w48_n0_mux_dataout;
	wire	wire_l3_w49_n0_mux_dataout;
	wire	wire_l3_w4_n0_mux_dataout;
	wire	wire_l3_w50_n0_mux_dataout;
	wire	wire_l3_w51_n0_mux_dataout;
	wire	wire_l3_w52_n0_mux_dataout;
	wire	wire_l3_w53_n0_mux_dataout;
	wire	wire_l3_w54_n0_mux_dataout;
	wire	wire_l3_w55_n0_mux_dataout;
	wire	wire_l3_w56_n0_mux_dataout;
	wire	wire_l3_w57_n0_mux_dataout;
	wire	wire_l3_w58_n0_mux_dataout;
	wire	wire_l3_w59_n0_mux_dataout;
	wire	wire_l3_w5_n0_mux_dataout;
	wire	wire_l3_w60_n0_mux_dataout;
	wire	wire_l3_w61_n0_mux_dataout;
	wire	wire_l3_w62_n0_mux_dataout;
	wire	wire_l3_w63_n0_mux_dataout;
	wire	wire_l3_w6_n0_mux_dataout;
	wire	wire_l3_w7_n0_mux_dataout;
	wire	wire_l3_w8_n0_mux_dataout;
	wire	wire_l3_w9_n0_mux_dataout;
	wire  [895:0]  data_wire;
	wire  [63:0]  result_wire_ext;
	wire  [8:0]  sel_wire;

	// synopsys translate_off
	initial
		external_reg = 0;
	// synopsys translate_on
	always @ ( posedge clock)
		  external_reg <= result_wire_ext;
	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[64] : data_wire[0];
	assign		wire_l1_w0_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[192] : data_wire[128];
	assign		wire_l1_w0_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[320] : data_wire[256];
	assign		wire_l1_w0_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[448] : data_wire[384];
	assign		wire_l1_w10_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[74] : data_wire[10];
	assign		wire_l1_w10_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[202] : data_wire[138];
	assign		wire_l1_w10_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[330] : data_wire[266];
	assign		wire_l1_w10_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[458] : data_wire[394];
	assign		wire_l1_w11_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[75] : data_wire[11];
	assign		wire_l1_w11_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[203] : data_wire[139];
	assign		wire_l1_w11_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[331] : data_wire[267];
	assign		wire_l1_w11_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[459] : data_wire[395];
	assign		wire_l1_w12_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[76] : data_wire[12];
	assign		wire_l1_w12_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[204] : data_wire[140];
	assign		wire_l1_w12_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[332] : data_wire[268];
	assign		wire_l1_w12_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[460] : data_wire[396];
	assign		wire_l1_w13_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[77] : data_wire[13];
	assign		wire_l1_w13_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[205] : data_wire[141];
	assign		wire_l1_w13_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[333] : data_wire[269];
	assign		wire_l1_w13_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[461] : data_wire[397];
	assign		wire_l1_w14_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[78] : data_wire[14];
	assign		wire_l1_w14_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[206] : data_wire[142];
	assign		wire_l1_w14_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[334] : data_wire[270];
	assign		wire_l1_w14_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[462] : data_wire[398];
	assign		wire_l1_w15_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[79] : data_wire[15];
	assign		wire_l1_w15_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[207] : data_wire[143];
	assign		wire_l1_w15_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[335] : data_wire[271];
	assign		wire_l1_w15_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[463] : data_wire[399];
	assign		wire_l1_w16_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[80] : data_wire[16];
	assign		wire_l1_w16_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[208] : data_wire[144];
	assign		wire_l1_w16_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[336] : data_wire[272];
	assign		wire_l1_w16_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[464] : data_wire[400];
	assign		wire_l1_w17_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[81] : data_wire[17];
	assign		wire_l1_w17_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[209] : data_wire[145];
	assign		wire_l1_w17_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[337] : data_wire[273];
	assign		wire_l1_w17_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[465] : data_wire[401];
	assign		wire_l1_w18_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[82] : data_wire[18];
	assign		wire_l1_w18_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[210] : data_wire[146];
	assign		wire_l1_w18_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[338] : data_wire[274];
	assign		wire_l1_w18_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[466] : data_wire[402];
	assign		wire_l1_w19_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[83] : data_wire[19];
	assign		wire_l1_w19_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[211] : data_wire[147];
	assign		wire_l1_w19_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[339] : data_wire[275];
	assign		wire_l1_w19_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[467] : data_wire[403];
	assign		wire_l1_w1_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[65] : data_wire[1];
	assign		wire_l1_w1_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[193] : data_wire[129];
	assign		wire_l1_w1_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[321] : data_wire[257];
	assign		wire_l1_w1_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[449] : data_wire[385];
	assign		wire_l1_w20_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[84] : data_wire[20];
	assign		wire_l1_w20_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[212] : data_wire[148];
	assign		wire_l1_w20_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[340] : data_wire[276];
	assign		wire_l1_w20_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[468] : data_wire[404];
	assign		wire_l1_w21_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[85] : data_wire[21];
	assign		wire_l1_w21_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[213] : data_wire[149];
	assign		wire_l1_w21_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[341] : data_wire[277];
	assign		wire_l1_w21_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[469] : data_wire[405];
	assign		wire_l1_w22_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[86] : data_wire[22];
	assign		wire_l1_w22_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[214] : data_wire[150];
	assign		wire_l1_w22_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[342] : data_wire[278];
	assign		wire_l1_w22_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[470] : data_wire[406];
	assign		wire_l1_w23_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[87] : data_wire[23];
	assign		wire_l1_w23_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[215] : data_wire[151];
	assign		wire_l1_w23_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[343] : data_wire[279];
	assign		wire_l1_w23_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[471] : data_wire[407];
	assign		wire_l1_w24_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[88] : data_wire[24];
	assign		wire_l1_w24_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[216] : data_wire[152];
	assign		wire_l1_w24_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[344] : data_wire[280];
	assign		wire_l1_w24_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[472] : data_wire[408];
	assign		wire_l1_w25_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[89] : data_wire[25];
	assign		wire_l1_w25_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[217] : data_wire[153];
	assign		wire_l1_w25_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[345] : data_wire[281];
	assign		wire_l1_w25_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[473] : data_wire[409];
	assign		wire_l1_w26_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[90] : data_wire[26];
	assign		wire_l1_w26_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[218] : data_wire[154];
	assign		wire_l1_w26_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[346] : data_wire[282];
	assign		wire_l1_w26_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[474] : data_wire[410];
	assign		wire_l1_w27_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[91] : data_wire[27];
	assign		wire_l1_w27_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[219] : data_wire[155];
	assign		wire_l1_w27_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[347] : data_wire[283];
	assign		wire_l1_w27_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[475] : data_wire[411];
	assign		wire_l1_w28_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[92] : data_wire[28];
	assign		wire_l1_w28_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[220] : data_wire[156];
	assign		wire_l1_w28_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[348] : data_wire[284];
	assign		wire_l1_w28_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[476] : data_wire[412];
	assign		wire_l1_w29_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[93] : data_wire[29];
	assign		wire_l1_w29_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[221] : data_wire[157];
	assign		wire_l1_w29_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[349] : data_wire[285];
	assign		wire_l1_w29_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[477] : data_wire[413];
	assign		wire_l1_w2_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[66] : data_wire[2];
	assign		wire_l1_w2_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[194] : data_wire[130];
	assign		wire_l1_w2_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[322] : data_wire[258];
	assign		wire_l1_w2_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[450] : data_wire[386];
	assign		wire_l1_w30_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[94] : data_wire[30];
	assign		wire_l1_w30_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[222] : data_wire[158];
	assign		wire_l1_w30_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[350] : data_wire[286];
	assign		wire_l1_w30_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[478] : data_wire[414];
	assign		wire_l1_w31_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[95] : data_wire[31];
	assign		wire_l1_w31_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[223] : data_wire[159];
	assign		wire_l1_w31_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[351] : data_wire[287];
	assign		wire_l1_w31_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[479] : data_wire[415];
	assign		wire_l1_w32_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[96] : data_wire[32];
	assign		wire_l1_w32_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[224] : data_wire[160];
	assign		wire_l1_w32_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[352] : data_wire[288];
	assign		wire_l1_w32_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[480] : data_wire[416];
	assign		wire_l1_w33_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[97] : data_wire[33];
	assign		wire_l1_w33_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[225] : data_wire[161];
	assign		wire_l1_w33_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[353] : data_wire[289];
	assign		wire_l1_w33_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[481] : data_wire[417];
	assign		wire_l1_w34_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[98] : data_wire[34];
	assign		wire_l1_w34_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[226] : data_wire[162];
	assign		wire_l1_w34_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[354] : data_wire[290];
	assign		wire_l1_w34_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[482] : data_wire[418];
	assign		wire_l1_w35_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[99] : data_wire[35];
	assign		wire_l1_w35_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[227] : data_wire[163];
	assign		wire_l1_w35_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[355] : data_wire[291];
	assign		wire_l1_w35_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[483] : data_wire[419];
	assign		wire_l1_w36_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[100] : data_wire[36];
	assign		wire_l1_w36_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[228] : data_wire[164];
	assign		wire_l1_w36_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[356] : data_wire[292];
	assign		wire_l1_w36_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[484] : data_wire[420];
	assign		wire_l1_w37_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[101] : data_wire[37];
	assign		wire_l1_w37_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[229] : data_wire[165];
	assign		wire_l1_w37_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[357] : data_wire[293];
	assign		wire_l1_w37_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[485] : data_wire[421];
	assign		wire_l1_w38_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[102] : data_wire[38];
	assign		wire_l1_w38_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[230] : data_wire[166];
	assign		wire_l1_w38_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[358] : data_wire[294];
	assign		wire_l1_w38_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[486] : data_wire[422];
	assign		wire_l1_w39_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[103] : data_wire[39];
	assign		wire_l1_w39_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[231] : data_wire[167];
	assign		wire_l1_w39_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[359] : data_wire[295];
	assign		wire_l1_w39_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[487] : data_wire[423];
	assign		wire_l1_w3_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[67] : data_wire[3];
	assign		wire_l1_w3_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[195] : data_wire[131];
	assign		wire_l1_w3_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[323] : data_wire[259];
	assign		wire_l1_w3_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[451] : data_wire[387];
	assign		wire_l1_w40_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[104] : data_wire[40];
	assign		wire_l1_w40_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[232] : data_wire[168];
	assign		wire_l1_w40_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[360] : data_wire[296];
	assign		wire_l1_w40_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[488] : data_wire[424];
	assign		wire_l1_w41_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[105] : data_wire[41];
	assign		wire_l1_w41_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[233] : data_wire[169];
	assign		wire_l1_w41_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[361] : data_wire[297];
	assign		wire_l1_w41_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[489] : data_wire[425];
	assign		wire_l1_w42_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[106] : data_wire[42];
	assign		wire_l1_w42_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[234] : data_wire[170];
	assign		wire_l1_w42_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[362] : data_wire[298];
	assign		wire_l1_w42_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[490] : data_wire[426];
	assign		wire_l1_w43_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[107] : data_wire[43];
	assign		wire_l1_w43_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[235] : data_wire[171];
	assign		wire_l1_w43_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[363] : data_wire[299];
	assign		wire_l1_w43_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[491] : data_wire[427];
	assign		wire_l1_w44_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[108] : data_wire[44];
	assign		wire_l1_w44_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[236] : data_wire[172];
	assign		wire_l1_w44_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[364] : data_wire[300];
	assign		wire_l1_w44_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[492] : data_wire[428];
	assign		wire_l1_w45_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[109] : data_wire[45];
	assign		wire_l1_w45_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[237] : data_wire[173];
	assign		wire_l1_w45_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[365] : data_wire[301];
	assign		wire_l1_w45_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[493] : data_wire[429];
	assign		wire_l1_w46_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[110] : data_wire[46];
	assign		wire_l1_w46_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[238] : data_wire[174];
	assign		wire_l1_w46_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[366] : data_wire[302];
	assign		wire_l1_w46_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[494] : data_wire[430];
	assign		wire_l1_w47_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[111] : data_wire[47];
	assign		wire_l1_w47_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[239] : data_wire[175];
	assign		wire_l1_w47_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[367] : data_wire[303];
	assign		wire_l1_w47_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[495] : data_wire[431];
	assign		wire_l1_w48_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[112] : data_wire[48];
	assign		wire_l1_w48_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[240] : data_wire[176];
	assign		wire_l1_w48_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[368] : data_wire[304];
	assign		wire_l1_w48_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[496] : data_wire[432];
	assign		wire_l1_w49_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[113] : data_wire[49];
	assign		wire_l1_w49_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[241] : data_wire[177];
	assign		wire_l1_w49_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[369] : data_wire[305];
	assign		wire_l1_w49_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[497] : data_wire[433];
	assign		wire_l1_w4_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[68] : data_wire[4];
	assign		wire_l1_w4_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[196] : data_wire[132];
	assign		wire_l1_w4_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[324] : data_wire[260];
	assign		wire_l1_w4_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[452] : data_wire[388];
	assign		wire_l1_w50_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[114] : data_wire[50];
	assign		wire_l1_w50_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[242] : data_wire[178];
	assign		wire_l1_w50_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[370] : data_wire[306];
	assign		wire_l1_w50_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[498] : data_wire[434];
	assign		wire_l1_w51_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[115] : data_wire[51];
	assign		wire_l1_w51_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[243] : data_wire[179];
	assign		wire_l1_w51_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[371] : data_wire[307];
	assign		wire_l1_w51_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[499] : data_wire[435];
	assign		wire_l1_w52_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[116] : data_wire[52];
	assign		wire_l1_w52_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[244] : data_wire[180];
	assign		wire_l1_w52_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[372] : data_wire[308];
	assign		wire_l1_w52_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[500] : data_wire[436];
	assign		wire_l1_w53_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[117] : data_wire[53];
	assign		wire_l1_w53_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[245] : data_wire[181];
	assign		wire_l1_w53_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[373] : data_wire[309];
	assign		wire_l1_w53_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[501] : data_wire[437];
	assign		wire_l1_w54_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[118] : data_wire[54];
	assign		wire_l1_w54_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[246] : data_wire[182];
	assign		wire_l1_w54_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[374] : data_wire[310];
	assign		wire_l1_w54_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[502] : data_wire[438];
	assign		wire_l1_w55_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[119] : data_wire[55];
	assign		wire_l1_w55_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[247] : data_wire[183];
	assign		wire_l1_w55_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[375] : data_wire[311];
	assign		wire_l1_w55_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[503] : data_wire[439];
	assign		wire_l1_w56_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[120] : data_wire[56];
	assign		wire_l1_w56_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[248] : data_wire[184];
	assign		wire_l1_w56_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[376] : data_wire[312];
	assign		wire_l1_w56_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[504] : data_wire[440];
	assign		wire_l1_w57_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[121] : data_wire[57];
	assign		wire_l1_w57_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[249] : data_wire[185];
	assign		wire_l1_w57_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[377] : data_wire[313];
	assign		wire_l1_w57_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[505] : data_wire[441];
	assign		wire_l1_w58_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[122] : data_wire[58];
	assign		wire_l1_w58_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[250] : data_wire[186];
	assign		wire_l1_w58_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[378] : data_wire[314];
	assign		wire_l1_w58_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[506] : data_wire[442];
	assign		wire_l1_w59_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[123] : data_wire[59];
	assign		wire_l1_w59_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[251] : data_wire[187];
	assign		wire_l1_w59_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[379] : data_wire[315];
	assign		wire_l1_w59_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[507] : data_wire[443];
	assign		wire_l1_w5_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[69] : data_wire[5];
	assign		wire_l1_w5_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[197] : data_wire[133];
	assign		wire_l1_w5_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[325] : data_wire[261];
	assign		wire_l1_w5_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[453] : data_wire[389];
	assign		wire_l1_w60_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[124] : data_wire[60];
	assign		wire_l1_w60_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[252] : data_wire[188];
	assign		wire_l1_w60_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[380] : data_wire[316];
	assign		wire_l1_w60_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[508] : data_wire[444];
	assign		wire_l1_w61_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[125] : data_wire[61];
	assign		wire_l1_w61_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[253] : data_wire[189];
	assign		wire_l1_w61_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[381] : data_wire[317];
	assign		wire_l1_w61_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[509] : data_wire[445];
	assign		wire_l1_w62_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[126] : data_wire[62];
	assign		wire_l1_w62_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[254] : data_wire[190];
	assign		wire_l1_w62_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[382] : data_wire[318];
	assign		wire_l1_w62_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[510] : data_wire[446];
	assign		wire_l1_w63_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[127] : data_wire[63];
	assign		wire_l1_w63_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[255] : data_wire[191];
	assign		wire_l1_w63_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[383] : data_wire[319];
	assign		wire_l1_w63_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[511] : data_wire[447];
	assign		wire_l1_w6_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[70] : data_wire[6];
	assign		wire_l1_w6_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[198] : data_wire[134];
	assign		wire_l1_w6_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[326] : data_wire[262];
	assign		wire_l1_w6_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[454] : data_wire[390];
	assign		wire_l1_w7_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[71] : data_wire[7];
	assign		wire_l1_w7_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[199] : data_wire[135];
	assign		wire_l1_w7_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[327] : data_wire[263];
	assign		wire_l1_w7_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[455] : data_wire[391];
	assign		wire_l1_w8_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[72] : data_wire[8];
	assign		wire_l1_w8_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[200] : data_wire[136];
	assign		wire_l1_w8_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[328] : data_wire[264];
	assign		wire_l1_w8_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[456] : data_wire[392];
	assign		wire_l1_w9_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[73] : data_wire[9];
	assign		wire_l1_w9_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[201] : data_wire[137];
	assign		wire_l1_w9_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[329] : data_wire[265];
	assign		wire_l1_w9_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[457] : data_wire[393];
	assign		wire_l2_w0_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[513] : data_wire[512];
	assign		wire_l2_w0_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[515] : data_wire[514];
	assign		wire_l2_w10_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[553] : data_wire[552];
	assign		wire_l2_w10_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[555] : data_wire[554];
	assign		wire_l2_w11_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[557] : data_wire[556];
	assign		wire_l2_w11_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[559] : data_wire[558];
	assign		wire_l2_w12_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[561] : data_wire[560];
	assign		wire_l2_w12_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[563] : data_wire[562];
	assign		wire_l2_w13_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[565] : data_wire[564];
	assign		wire_l2_w13_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[567] : data_wire[566];
	assign		wire_l2_w14_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[569] : data_wire[568];
	assign		wire_l2_w14_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[571] : data_wire[570];
	assign		wire_l2_w15_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[573] : data_wire[572];
	assign		wire_l2_w15_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[575] : data_wire[574];
	assign		wire_l2_w16_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[577] : data_wire[576];
	assign		wire_l2_w16_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[579] : data_wire[578];
	assign		wire_l2_w17_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[581] : data_wire[580];
	assign		wire_l2_w17_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[583] : data_wire[582];
	assign		wire_l2_w18_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[585] : data_wire[584];
	assign		wire_l2_w18_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[587] : data_wire[586];
	assign		wire_l2_w19_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[589] : data_wire[588];
	assign		wire_l2_w19_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[591] : data_wire[590];
	assign		wire_l2_w1_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[517] : data_wire[516];
	assign		wire_l2_w1_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[519] : data_wire[518];
	assign		wire_l2_w20_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[593] : data_wire[592];
	assign		wire_l2_w20_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[595] : data_wire[594];
	assign		wire_l2_w21_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[597] : data_wire[596];
	assign		wire_l2_w21_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[599] : data_wire[598];
	assign		wire_l2_w22_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[601] : data_wire[600];
	assign		wire_l2_w22_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[603] : data_wire[602];
	assign		wire_l2_w23_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[605] : data_wire[604];
	assign		wire_l2_w23_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[607] : data_wire[606];
	assign		wire_l2_w24_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[609] : data_wire[608];
	assign		wire_l2_w24_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[611] : data_wire[610];
	assign		wire_l2_w25_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[613] : data_wire[612];
	assign		wire_l2_w25_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[615] : data_wire[614];
	assign		wire_l2_w26_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[617] : data_wire[616];
	assign		wire_l2_w26_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[619] : data_wire[618];
	assign		wire_l2_w27_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[621] : data_wire[620];
	assign		wire_l2_w27_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[623] : data_wire[622];
	assign		wire_l2_w28_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[625] : data_wire[624];
	assign		wire_l2_w28_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[627] : data_wire[626];
	assign		wire_l2_w29_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[629] : data_wire[628];
	assign		wire_l2_w29_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[631] : data_wire[630];
	assign		wire_l2_w2_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[521] : data_wire[520];
	assign		wire_l2_w2_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[523] : data_wire[522];
	assign		wire_l2_w30_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[633] : data_wire[632];
	assign		wire_l2_w30_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[635] : data_wire[634];
	assign		wire_l2_w31_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[637] : data_wire[636];
	assign		wire_l2_w31_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[639] : data_wire[638];
	assign		wire_l2_w32_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[641] : data_wire[640];
	assign		wire_l2_w32_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[643] : data_wire[642];
	assign		wire_l2_w33_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[645] : data_wire[644];
	assign		wire_l2_w33_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[647] : data_wire[646];
	assign		wire_l2_w34_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[649] : data_wire[648];
	assign		wire_l2_w34_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[651] : data_wire[650];
	assign		wire_l2_w35_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[653] : data_wire[652];
	assign		wire_l2_w35_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[655] : data_wire[654];
	assign		wire_l2_w36_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[657] : data_wire[656];
	assign		wire_l2_w36_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[659] : data_wire[658];
	assign		wire_l2_w37_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[661] : data_wire[660];
	assign		wire_l2_w37_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[663] : data_wire[662];
	assign		wire_l2_w38_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[665] : data_wire[664];
	assign		wire_l2_w38_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[667] : data_wire[666];
	assign		wire_l2_w39_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[669] : data_wire[668];
	assign		wire_l2_w39_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[671] : data_wire[670];
	assign		wire_l2_w3_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[525] : data_wire[524];
	assign		wire_l2_w3_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[527] : data_wire[526];
	assign		wire_l2_w40_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[673] : data_wire[672];
	assign		wire_l2_w40_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[675] : data_wire[674];
	assign		wire_l2_w41_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[677] : data_wire[676];
	assign		wire_l2_w41_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[679] : data_wire[678];
	assign		wire_l2_w42_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[681] : data_wire[680];
	assign		wire_l2_w42_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[683] : data_wire[682];
	assign		wire_l2_w43_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[685] : data_wire[684];
	assign		wire_l2_w43_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[687] : data_wire[686];
	assign		wire_l2_w44_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[689] : data_wire[688];
	assign		wire_l2_w44_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[691] : data_wire[690];
	assign		wire_l2_w45_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[693] : data_wire[692];
	assign		wire_l2_w45_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[695] : data_wire[694];
	assign		wire_l2_w46_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[697] : data_wire[696];
	assign		wire_l2_w46_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[699] : data_wire[698];
	assign		wire_l2_w47_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[701] : data_wire[700];
	assign		wire_l2_w47_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[703] : data_wire[702];
	assign		wire_l2_w48_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[705] : data_wire[704];
	assign		wire_l2_w48_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[707] : data_wire[706];
	assign		wire_l2_w49_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[709] : data_wire[708];
	assign		wire_l2_w49_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[711] : data_wire[710];
	assign		wire_l2_w4_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[529] : data_wire[528];
	assign		wire_l2_w4_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[531] : data_wire[530];
	assign		wire_l2_w50_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[713] : data_wire[712];
	assign		wire_l2_w50_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[715] : data_wire[714];
	assign		wire_l2_w51_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[717] : data_wire[716];
	assign		wire_l2_w51_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[719] : data_wire[718];
	assign		wire_l2_w52_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[721] : data_wire[720];
	assign		wire_l2_w52_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[723] : data_wire[722];
	assign		wire_l2_w53_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[725] : data_wire[724];
	assign		wire_l2_w53_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[727] : data_wire[726];
	assign		wire_l2_w54_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[729] : data_wire[728];
	assign		wire_l2_w54_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[731] : data_wire[730];
	assign		wire_l2_w55_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[733] : data_wire[732];
	assign		wire_l2_w55_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[735] : data_wire[734];
	assign		wire_l2_w56_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[737] : data_wire[736];
	assign		wire_l2_w56_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[739] : data_wire[738];
	assign		wire_l2_w57_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[741] : data_wire[740];
	assign		wire_l2_w57_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[743] : data_wire[742];
	assign		wire_l2_w58_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[745] : data_wire[744];
	assign		wire_l2_w58_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[747] : data_wire[746];
	assign		wire_l2_w59_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[749] : data_wire[748];
	assign		wire_l2_w59_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[751] : data_wire[750];
	assign		wire_l2_w5_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[533] : data_wire[532];
	assign		wire_l2_w5_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[535] : data_wire[534];
	assign		wire_l2_w60_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[753] : data_wire[752];
	assign		wire_l2_w60_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[755] : data_wire[754];
	assign		wire_l2_w61_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[757] : data_wire[756];
	assign		wire_l2_w61_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[759] : data_wire[758];
	assign		wire_l2_w62_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[761] : data_wire[760];
	assign		wire_l2_w62_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[763] : data_wire[762];
	assign		wire_l2_w63_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[765] : data_wire[764];
	assign		wire_l2_w63_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[767] : data_wire[766];
	assign		wire_l2_w6_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[537] : data_wire[536];
	assign		wire_l2_w6_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[539] : data_wire[538];
	assign		wire_l2_w7_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[541] : data_wire[540];
	assign		wire_l2_w7_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[543] : data_wire[542];
	assign		wire_l2_w8_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[545] : data_wire[544];
	assign		wire_l2_w8_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[547] : data_wire[546];
	assign		wire_l2_w9_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[549] : data_wire[548];
	assign		wire_l2_w9_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[551] : data_wire[550];
	assign		wire_l3_w0_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[769] : data_wire[768];
	assign		wire_l3_w10_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[789] : data_wire[788];
	assign		wire_l3_w11_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[791] : data_wire[790];
	assign		wire_l3_w12_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[793] : data_wire[792];
	assign		wire_l3_w13_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[795] : data_wire[794];
	assign		wire_l3_w14_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[797] : data_wire[796];
	assign		wire_l3_w15_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[799] : data_wire[798];
	assign		wire_l3_w16_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[801] : data_wire[800];
	assign		wire_l3_w17_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[803] : data_wire[802];
	assign		wire_l3_w18_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[805] : data_wire[804];
	assign		wire_l3_w19_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[807] : data_wire[806];
	assign		wire_l3_w1_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[771] : data_wire[770];
	assign		wire_l3_w20_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[809] : data_wire[808];
	assign		wire_l3_w21_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[811] : data_wire[810];
	assign		wire_l3_w22_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[813] : data_wire[812];
	assign		wire_l3_w23_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[815] : data_wire[814];
	assign		wire_l3_w24_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[817] : data_wire[816];
	assign		wire_l3_w25_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[819] : data_wire[818];
	assign		wire_l3_w26_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[821] : data_wire[820];
	assign		wire_l3_w27_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[823] : data_wire[822];
	assign		wire_l3_w28_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[825] : data_wire[824];
	assign		wire_l3_w29_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[827] : data_wire[826];
	assign		wire_l3_w2_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[773] : data_wire[772];
	assign		wire_l3_w30_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[829] : data_wire[828];
	assign		wire_l3_w31_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[831] : data_wire[830];
	assign		wire_l3_w32_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[833] : data_wire[832];
	assign		wire_l3_w33_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[835] : data_wire[834];
	assign		wire_l3_w34_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[837] : data_wire[836];
	assign		wire_l3_w35_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[839] : data_wire[838];
	assign		wire_l3_w36_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[841] : data_wire[840];
	assign		wire_l3_w37_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[843] : data_wire[842];
	assign		wire_l3_w38_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[845] : data_wire[844];
	assign		wire_l3_w39_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[847] : data_wire[846];
	assign		wire_l3_w3_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[775] : data_wire[774];
	assign		wire_l3_w40_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[849] : data_wire[848];
	assign		wire_l3_w41_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[851] : data_wire[850];
	assign		wire_l3_w42_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[853] : data_wire[852];
	assign		wire_l3_w43_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[855] : data_wire[854];
	assign		wire_l3_w44_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[857] : data_wire[856];
	assign		wire_l3_w45_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[859] : data_wire[858];
	assign		wire_l3_w46_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[861] : data_wire[860];
	assign		wire_l3_w47_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[863] : data_wire[862];
	assign		wire_l3_w48_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[865] : data_wire[864];
	assign		wire_l3_w49_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[867] : data_wire[866];
	assign		wire_l3_w4_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[777] : data_wire[776];
	assign		wire_l3_w50_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[869] : data_wire[868];
	assign		wire_l3_w51_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[871] : data_wire[870];
	assign		wire_l3_w52_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[873] : data_wire[872];
	assign		wire_l3_w53_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[875] : data_wire[874];
	assign		wire_l3_w54_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[877] : data_wire[876];
	assign		wire_l3_w55_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[879] : data_wire[878];
	assign		wire_l3_w56_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[881] : data_wire[880];
	assign		wire_l3_w57_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[883] : data_wire[882];
	assign		wire_l3_w58_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[885] : data_wire[884];
	assign		wire_l3_w59_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[887] : data_wire[886];
	assign		wire_l3_w5_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[779] : data_wire[778];
	assign		wire_l3_w60_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[889] : data_wire[888];
	assign		wire_l3_w61_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[891] : data_wire[890];
	assign		wire_l3_w62_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[893] : data_wire[892];
	assign		wire_l3_w63_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[895] : data_wire[894];
	assign		wire_l3_w6_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[781] : data_wire[780];
	assign		wire_l3_w7_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[783] : data_wire[782];
	assign		wire_l3_w8_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[785] : data_wire[784];
	assign		wire_l3_w9_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[787] : data_wire[786];
	assign
		data_wire = {wire_l2_w63_n1_mux_dataout, wire_l2_w63_n0_mux_dataout, wire_l2_w62_n1_mux_dataout, wire_l2_w62_n0_mux_dataout, wire_l2_w61_n1_mux_dataout, wire_l2_w61_n0_mux_dataout, wire_l2_w60_n1_mux_dataout, wire_l2_w60_n0_mux_dataout, wire_l2_w59_n1_mux_dataout, wire_l2_w59_n0_mux_dataout, wire_l2_w58_n1_mux_dataout, wire_l2_w58_n0_mux_dataout, wire_l2_w57_n1_mux_dataout, wire_l2_w57_n0_mux_dataout, wire_l2_w56_n1_mux_dataout, wire_l2_w56_n0_mux_dataout, wire_l2_w55_n1_mux_dataout, wire_l2_w55_n0_mux_dataout, wire_l2_w54_n1_mux_dataout, wire_l2_w54_n0_mux_dataout, wire_l2_w53_n1_mux_dataout, wire_l2_w53_n0_mux_dataout, wire_l2_w52_n1_mux_dataout, wire_l2_w52_n0_mux_dataout, wire_l2_w51_n1_mux_dataout, wire_l2_w51_n0_mux_dataout, wire_l2_w50_n1_mux_dataout, wire_l2_w50_n0_mux_dataout, wire_l2_w49_n1_mux_dataout, wire_l2_w49_n0_mux_dataout, wire_l2_w48_n1_mux_dataout, wire_l2_w48_n0_mux_dataout, wire_l2_w47_n1_mux_dataout, wire_l2_w47_n0_mux_dataout, wire_l2_w46_n1_mux_dataout, wire_l2_w46_n0_mux_dataout, wire_l2_w45_n1_mux_dataout, wire_l2_w45_n0_mux_dataout, wire_l2_w44_n1_mux_dataout, wire_l2_w44_n0_mux_dataout, wire_l2_w43_n1_mux_dataout, wire_l2_w43_n0_mux_dataout, wire_l2_w42_n1_mux_dataout, wire_l2_w42_n0_mux_dataout, wire_l2_w41_n1_mux_dataout, wire_l2_w41_n0_mux_dataout, wire_l2_w40_n1_mux_dataout, wire_l2_w40_n0_mux_dataout, wire_l2_w39_n1_mux_dataout, wire_l2_w39_n0_mux_dataout, wire_l2_w38_n1_mux_dataout, wire_l2_w38_n0_mux_dataout, wire_l2_w37_n1_mux_dataout, wire_l2_w37_n0_mux_dataout, wire_l2_w36_n1_mux_dataout, wire_l2_w36_n0_mux_dataout, wire_l2_w35_n1_mux_dataout, wire_l2_w35_n0_mux_dataout, wire_l2_w34_n1_mux_dataout, wire_l2_w34_n0_mux_dataout, wire_l2_w33_n1_mux_dataout, wire_l2_w33_n0_mux_dataout, wire_l2_w32_n1_mux_dataout, wire_l2_w32_n0_mux_dataout, wire_l2_w31_n1_mux_dataout, wire_l2_w31_n0_mux_dataout, wire_l2_w30_n1_mux_dataout, wire_l2_w30_n0_mux_dataout, wire_l2_w29_n1_mux_dataout, wire_l2_w29_n0_mux_dataout, wire_l2_w28_n1_mux_dataout, wire_l2_w28_n0_mux_dataout, wire_l2_w27_n1_mux_dataout
, wire_l2_w27_n0_mux_dataout, wire_l2_w26_n1_mux_dataout, wire_l2_w26_n0_mux_dataout, wire_l2_w25_n1_mux_dataout, wire_l2_w25_n0_mux_dataout, wire_l2_w24_n1_mux_dataout, wire_l2_w24_n0_mux_dataout, wire_l2_w23_n1_mux_dataout, wire_l2_w23_n0_mux_dataout, wire_l2_w22_n1_mux_dataout, wire_l2_w22_n0_mux_dataout, wire_l2_w21_n1_mux_dataout, wire_l2_w21_n0_mux_dataout, wire_l2_w20_n1_mux_dataout, wire_l2_w20_n0_mux_dataout, wire_l2_w19_n1_mux_dataout, wire_l2_w19_n0_mux_dataout, wire_l2_w18_n1_mux_dataout, wire_l2_w18_n0_mux_dataout, wire_l2_w17_n1_mux_dataout, wire_l2_w17_n0_mux_dataout, wire_l2_w16_n1_mux_dataout, wire_l2_w16_n0_mux_dataout, wire_l2_w15_n1_mux_dataout, wire_l2_w15_n0_mux_dataout, wire_l2_w14_n1_mux_dataout, wire_l2_w14_n0_mux_dataout, wire_l2_w13_n1_mux_dataout, wire_l2_w13_n0_mux_dataout, wire_l2_w12_n1_mux_dataout, wire_l2_w12_n0_mux_dataout, wire_l2_w11_n1_mux_dataout, wire_l2_w11_n0_mux_dataout, wire_l2_w10_n1_mux_dataout, wire_l2_w10_n0_mux_dataout, wire_l2_w9_n1_mux_dataout, wire_l2_w9_n0_mux_dataout, wire_l2_w8_n1_mux_dataout, wire_l2_w8_n0_mux_dataout, wire_l2_w7_n1_mux_dataout, wire_l2_w7_n0_mux_dataout, wire_l2_w6_n1_mux_dataout, wire_l2_w6_n0_mux_dataout, wire_l2_w5_n1_mux_dataout, wire_l2_w5_n0_mux_dataout, wire_l2_w4_n1_mux_dataout, wire_l2_w4_n0_mux_dataout, wire_l2_w3_n1_mux_dataout, wire_l2_w3_n0_mux_dataout, wire_l2_w2_n1_mux_dataout, wire_l2_w2_n0_mux_dataout, wire_l2_w1_n1_mux_dataout, wire_l2_w1_n0_mux_dataout, wire_l2_w0_n1_mux_dataout, wire_l2_w0_n0_mux_dataout, wire_l1_w63_n3_mux_dataout, wire_l1_w63_n2_mux_dataout, wire_l1_w63_n1_mux_dataout, wire_l1_w63_n0_mux_dataout, wire_l1_w62_n3_mux_dataout, wire_l1_w62_n2_mux_dataout, wire_l1_w62_n1_mux_dataout, wire_l1_w62_n0_mux_dataout, wire_l1_w61_n3_mux_dataout, wire_l1_w61_n2_mux_dataout, wire_l1_w61_n1_mux_dataout, wire_l1_w61_n0_mux_dataout, wire_l1_w60_n3_mux_dataout, wire_l1_w60_n2_mux_dataout, wire_l1_w60_n1_mux_dataout, wire_l1_w60_n0_mux_dataout, wire_l1_w59_n3_mux_dataout, wire_l1_w59_n2_mux_dataout, wire_l1_w59_n1_mux_dataout
, wire_l1_w59_n0_mux_dataout, wire_l1_w58_n3_mux_dataout, wire_l1_w58_n2_mux_dataout, wire_l1_w58_n1_mux_dataout, wire_l1_w58_n0_mux_dataout, wire_l1_w57_n3_mux_dataout, wire_l1_w57_n2_mux_dataout, wire_l1_w57_n1_mux_dataout, wire_l1_w57_n0_mux_dataout, wire_l1_w56_n3_mux_dataout, wire_l1_w56_n2_mux_dataout, wire_l1_w56_n1_mux_dataout, wire_l1_w56_n0_mux_dataout, wire_l1_w55_n3_mux_dataout, wire_l1_w55_n2_mux_dataout, wire_l1_w55_n1_mux_dataout, wire_l1_w55_n0_mux_dataout, wire_l1_w54_n3_mux_dataout, wire_l1_w54_n2_mux_dataout, wire_l1_w54_n1_mux_dataout, wire_l1_w54_n0_mux_dataout, wire_l1_w53_n3_mux_dataout, wire_l1_w53_n2_mux_dataout, wire_l1_w53_n1_mux_dataout, wire_l1_w53_n0_mux_dataout, wire_l1_w52_n3_mux_dataout, wire_l1_w52_n2_mux_dataout, wire_l1_w52_n1_mux_dataout, wire_l1_w52_n0_mux_dataout, wire_l1_w51_n3_mux_dataout, wire_l1_w51_n2_mux_dataout, wire_l1_w51_n1_mux_dataout, wire_l1_w51_n0_mux_dataout, wire_l1_w50_n3_mux_dataout, wire_l1_w50_n2_mux_dataout, wire_l1_w50_n1_mux_dataout, wire_l1_w50_n0_mux_dataout, wire_l1_w49_n3_mux_dataout, wire_l1_w49_n2_mux_dataout, wire_l1_w49_n1_mux_dataout, wire_l1_w49_n0_mux_dataout, wire_l1_w48_n3_mux_dataout, wire_l1_w48_n2_mux_dataout, wire_l1_w48_n1_mux_dataout, wire_l1_w48_n0_mux_dataout, wire_l1_w47_n3_mux_dataout, wire_l1_w47_n2_mux_dataout, wire_l1_w47_n1_mux_dataout, wire_l1_w47_n0_mux_dataout, wire_l1_w46_n3_mux_dataout, wire_l1_w46_n2_mux_dataout, wire_l1_w46_n1_mux_dataout, wire_l1_w46_n0_mux_dataout, wire_l1_w45_n3_mux_dataout, wire_l1_w45_n2_mux_dataout, wire_l1_w45_n1_mux_dataout, wire_l1_w45_n0_mux_dataout, wire_l1_w44_n3_mux_dataout, wire_l1_w44_n2_mux_dataout, wire_l1_w44_n1_mux_dataout, wire_l1_w44_n0_mux_dataout, wire_l1_w43_n3_mux_dataout, wire_l1_w43_n2_mux_dataout, wire_l1_w43_n1_mux_dataout, wire_l1_w43_n0_mux_dataout, wire_l1_w42_n3_mux_dataout, wire_l1_w42_n2_mux_dataout, wire_l1_w42_n1_mux_dataout, wire_l1_w42_n0_mux_dataout, wire_l1_w41_n3_mux_dataout, wire_l1_w41_n2_mux_dataout, wire_l1_w41_n1_mux_dataout, wire_l1_w41_n0_mux_dataout, wire_l1_w40_n3_mux_dataout
, wire_l1_w40_n2_mux_dataout, wire_l1_w40_n1_mux_dataout, wire_l1_w40_n0_mux_dataout, wire_l1_w39_n3_mux_dataout, wire_l1_w39_n2_mux_dataout, wire_l1_w39_n1_mux_dataout, wire_l1_w39_n0_mux_dataout, wire_l1_w38_n3_mux_dataout, wire_l1_w38_n2_mux_dataout, wire_l1_w38_n1_mux_dataout, wire_l1_w38_n0_mux_dataout, wire_l1_w37_n3_mux_dataout, wire_l1_w37_n2_mux_dataout, wire_l1_w37_n1_mux_dataout, wire_l1_w37_n0_mux_dataout, wire_l1_w36_n3_mux_dataout, wire_l1_w36_n2_mux_dataout, wire_l1_w36_n1_mux_dataout, wire_l1_w36_n0_mux_dataout, wire_l1_w35_n3_mux_dataout, wire_l1_w35_n2_mux_dataout, wire_l1_w35_n1_mux_dataout, wire_l1_w35_n0_mux_dataout, wire_l1_w34_n3_mux_dataout, wire_l1_w34_n2_mux_dataout, wire_l1_w34_n1_mux_dataout, wire_l1_w34_n0_mux_dataout, wire_l1_w33_n3_mux_dataout, wire_l1_w33_n2_mux_dataout, wire_l1_w33_n1_mux_dataout, wire_l1_w33_n0_mux_dataout, wire_l1_w32_n3_mux_dataout, wire_l1_w32_n2_mux_dataout, wire_l1_w32_n1_mux_dataout, wire_l1_w32_n0_mux_dataout, wire_l1_w31_n3_mux_dataout, wire_l1_w31_n2_mux_dataout, wire_l1_w31_n1_mux_dataout, wire_l1_w31_n0_mux_dataout, wire_l1_w30_n3_mux_dataout, wire_l1_w30_n2_mux_dataout, wire_l1_w30_n1_mux_dataout, wire_l1_w30_n0_mux_dataout, wire_l1_w29_n3_mux_dataout, wire_l1_w29_n2_mux_dataout, wire_l1_w29_n1_mux_dataout, wire_l1_w29_n0_mux_dataout, wire_l1_w28_n3_mux_dataout, wire_l1_w28_n2_mux_dataout, wire_l1_w28_n1_mux_dataout, wire_l1_w28_n0_mux_dataout, wire_l1_w27_n3_mux_dataout, wire_l1_w27_n2_mux_dataout, wire_l1_w27_n1_mux_dataout, wire_l1_w27_n0_mux_dataout, wire_l1_w26_n3_mux_dataout, wire_l1_w26_n2_mux_dataout, wire_l1_w26_n1_mux_dataout, wire_l1_w26_n0_mux_dataout, wire_l1_w25_n3_mux_dataout, wire_l1_w25_n2_mux_dataout, wire_l1_w25_n1_mux_dataout, wire_l1_w25_n0_mux_dataout, wire_l1_w24_n3_mux_dataout, wire_l1_w24_n2_mux_dataout, wire_l1_w24_n1_mux_dataout, wire_l1_w24_n0_mux_dataout, wire_l1_w23_n3_mux_dataout, wire_l1_w23_n2_mux_dataout, wire_l1_w23_n1_mux_dataout, wire_l1_w23_n0_mux_dataout, wire_l1_w22_n3_mux_dataout, wire_l1_w22_n2_mux_dataout, wire_l1_w22_n1_mux_dataout
, wire_l1_w22_n0_mux_dataout, wire_l1_w21_n3_mux_dataout, wire_l1_w21_n2_mux_dataout, wire_l1_w21_n1_mux_dataout, wire_l1_w21_n0_mux_dataout, wire_l1_w20_n3_mux_dataout, wire_l1_w20_n2_mux_dataout, wire_l1_w20_n1_mux_dataout, wire_l1_w20_n0_mux_dataout, wire_l1_w19_n3_mux_dataout, wire_l1_w19_n2_mux_dataout, wire_l1_w19_n1_mux_dataout, wire_l1_w19_n0_mux_dataout, wire_l1_w18_n3_mux_dataout, wire_l1_w18_n2_mux_dataout, wire_l1_w18_n1_mux_dataout, wire_l1_w18_n0_mux_dataout, wire_l1_w17_n3_mux_dataout, wire_l1_w17_n2_mux_dataout, wire_l1_w17_n1_mux_dataout, wire_l1_w17_n0_mux_dataout, wire_l1_w16_n3_mux_dataout, wire_l1_w16_n2_mux_dataout, wire_l1_w16_n1_mux_dataout, wire_l1_w16_n0_mux_dataout, wire_l1_w15_n3_mux_dataout, wire_l1_w15_n2_mux_dataout, wire_l1_w15_n1_mux_dataout, wire_l1_w15_n0_mux_dataout, wire_l1_w14_n3_mux_dataout, wire_l1_w14_n2_mux_dataout, wire_l1_w14_n1_mux_dataout, wire_l1_w14_n0_mux_dataout, wire_l1_w13_n3_mux_dataout, wire_l1_w13_n2_mux_dataout, wire_l1_w13_n1_mux_dataout, wire_l1_w13_n0_mux_dataout, wire_l1_w12_n3_mux_dataout, wire_l1_w12_n2_mux_dataout, wire_l1_w12_n1_mux_dataout, wire_l1_w12_n0_mux_dataout, wire_l1_w11_n3_mux_dataout, wire_l1_w11_n2_mux_dataout, wire_l1_w11_n1_mux_dataout, wire_l1_w11_n0_mux_dataout, wire_l1_w10_n3_mux_dataout, wire_l1_w10_n2_mux_dataout, wire_l1_w10_n1_mux_dataout, wire_l1_w10_n0_mux_dataout, wire_l1_w9_n3_mux_dataout, wire_l1_w9_n2_mux_dataout, wire_l1_w9_n1_mux_dataout, wire_l1_w9_n0_mux_dataout, wire_l1_w8_n3_mux_dataout, wire_l1_w8_n2_mux_dataout, wire_l1_w8_n1_mux_dataout, wire_l1_w8_n0_mux_dataout, wire_l1_w7_n3_mux_dataout, wire_l1_w7_n2_mux_dataout, wire_l1_w7_n1_mux_dataout, wire_l1_w7_n0_mux_dataout, wire_l1_w6_n3_mux_dataout, wire_l1_w6_n2_mux_dataout, wire_l1_w6_n1_mux_dataout, wire_l1_w6_n0_mux_dataout, wire_l1_w5_n3_mux_dataout, wire_l1_w5_n2_mux_dataout, wire_l1_w5_n1_mux_dataout, wire_l1_w5_n0_mux_dataout, wire_l1_w4_n3_mux_dataout, wire_l1_w4_n2_mux_dataout, wire_l1_w4_n1_mux_dataout, wire_l1_w4_n0_mux_dataout, wire_l1_w3_n3_mux_dataout,
 wire_l1_w3_n2_mux_dataout, wire_l1_w3_n1_mux_dataout, wire_l1_w3_n0_mux_dataout, wire_l1_w2_n3_mux_dataout, wire_l1_w2_n2_mux_dataout, wire_l1_w2_n1_mux_dataout, wire_l1_w2_n0_mux_dataout, wire_l1_w1_n3_mux_dataout, wire_l1_w1_n2_mux_dataout, wire_l1_w1_n1_mux_dataout, wire_l1_w1_n0_mux_dataout, wire_l1_w0_n3_mux_dataout, wire_l1_w0_n2_mux_dataout, wire_l1_w0_n1_mux_dataout, wire_l1_w0_n0_mux_dataout, {64{1'b0}}, data},
		result = external_reg,
		result_wire_ext = {wire_l3_w63_n0_mux_dataout, wire_l3_w62_n0_mux_dataout, wire_l3_w61_n0_mux_dataout, wire_l3_w60_n0_mux_dataout, wire_l3_w59_n0_mux_dataout, wire_l3_w58_n0_mux_dataout, wire_l3_w57_n0_mux_dataout, wire_l3_w56_n0_mux_dataout, wire_l3_w55_n0_mux_dataout, wire_l3_w54_n0_mux_dataout, wire_l3_w53_n0_mux_dataout, wire_l3_w52_n0_mux_dataout, wire_l3_w51_n0_mux_dataout, wire_l3_w50_n0_mux_dataout, wire_l3_w49_n0_mux_dataout, wire_l3_w48_n0_mux_dataout, wire_l3_w47_n0_mux_dataout, wire_l3_w46_n0_mux_dataout, wire_l3_w45_n0_mux_dataout, wire_l3_w44_n0_mux_dataout, wire_l3_w43_n0_mux_dataout, wire_l3_w42_n0_mux_dataout, wire_l3_w41_n0_mux_dataout, wire_l3_w40_n0_mux_dataout, wire_l3_w39_n0_mux_dataout, wire_l3_w38_n0_mux_dataout, wire_l3_w37_n0_mux_dataout, wire_l3_w36_n0_mux_dataout, wire_l3_w35_n0_mux_dataout, wire_l3_w34_n0_mux_dataout, wire_l3_w33_n0_mux_dataout, wire_l3_w32_n0_mux_dataout, wire_l3_w31_n0_mux_dataout, wire_l3_w30_n0_mux_dataout, wire_l3_w29_n0_mux_dataout, wire_l3_w28_n0_mux_dataout, wire_l3_w27_n0_mux_dataout, wire_l3_w26_n0_mux_dataout, wire_l3_w25_n0_mux_dataout, wire_l3_w24_n0_mux_dataout, wire_l3_w23_n0_mux_dataout, wire_l3_w22_n0_mux_dataout, wire_l3_w21_n0_mux_dataout, wire_l3_w20_n0_mux_dataout, wire_l3_w19_n0_mux_dataout, wire_l3_w18_n0_mux_dataout, wire_l3_w17_n0_mux_dataout, wire_l3_w16_n0_mux_dataout, wire_l3_w15_n0_mux_dataout, wire_l3_w14_n0_mux_dataout, wire_l3_w13_n0_mux_dataout, wire_l3_w12_n0_mux_dataout, wire_l3_w11_n0_mux_dataout, wire_l3_w10_n0_mux_dataout, wire_l3_w9_n0_mux_dataout, wire_l3_w8_n0_mux_dataout, wire_l3_w7_n0_mux_dataout, wire_l3_w6_n0_mux_dataout, wire_l3_w5_n0_mux_dataout, wire_l3_w4_n0_mux_dataout, wire_l3_w3_n0_mux_dataout, wire_l3_w2_n0_mux_dataout, wire_l3_w1_n0_mux_dataout, wire_l3_w0_n0_mux_dataout},
		sel_wire = {sel[2], {3{1'b0}}, sel[1], {3{1'b0}}, sel[0]};
endmodule //muxer6_mux
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module muxer6 (
	clock,
	data0x,
	data1x,
	data2x,
	data3x,
	data4x,
	data5x,
	data6x,
	sel,
	result)/* synthesis synthesis_clearbox = 1 */;

	input	  clock;
	input	[63:0]  data0x;
	input	[63:0]  data1x;
	input	[63:0]  data2x;
	input	[63:0]  data3x;
	input	[63:0]  data4x;
	input	[63:0]  data5x;
	input	[63:0]  data6x;
	input	[2:0]  sel;
	output	[63:0]  result;

	wire [63:0] sub_wire0;
	wire [63:0] sub_wire8 = data6x[63:0];
	wire [63:0] sub_wire7 = data5x[63:0];
	wire [63:0] sub_wire6 = data4x[63:0];
	wire [63:0] sub_wire5 = data3x[63:0];
	wire [63:0] sub_wire4 = data2x[63:0];
	wire [63:0] sub_wire3 = data1x[63:0];
	wire [63:0] result = sub_wire0[63:0];
	wire [63:0] sub_wire1 = data0x[63:0];
	wire [447:0] sub_wire2 = {sub_wire8, sub_wire7, sub_wire6, sub_wire5, sub_wire4, sub_wire3, sub_wire1};

	muxer6_mux	muxer6_mux_component (
				.clock (clock),
				.data (sub_wire2),
				.sel (sel),
				.result (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Stratix V"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: new_diagram STRING "1"
// Retrieval info: LIBRARY: lpm lpm.lpm_components.all
// Retrieval info: CONSTANT: LPM_PIPELINE NUMERIC "1"
// Retrieval info: CONSTANT: LPM_SIZE NUMERIC "7"
// Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
// Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "64"
// Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "3"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
// Retrieval info: USED_PORT: data0x 0 0 64 0 INPUT NODEFVAL "data0x[63..0]"
// Retrieval info: USED_PORT: data1x 0 0 64 0 INPUT NODEFVAL "data1x[63..0]"
// Retrieval info: USED_PORT: data2x 0 0 64 0 INPUT NODEFVAL "data2x[63..0]"
// Retrieval info: USED_PORT: data3x 0 0 64 0 INPUT NODEFVAL "data3x[63..0]"
// Retrieval info: USED_PORT: data4x 0 0 64 0 INPUT NODEFVAL "data4x[63..0]"
// Retrieval info: USED_PORT: data5x 0 0 64 0 INPUT NODEFVAL "data5x[63..0]"
// Retrieval info: USED_PORT: data6x 0 0 64 0 INPUT NODEFVAL "data6x[63..0]"
// Retrieval info: USED_PORT: result 0 0 64 0 OUTPUT NODEFVAL "result[63..0]"
// Retrieval info: USED_PORT: sel 0 0 3 0 INPUT NODEFVAL "sel[2..0]"
// Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data 0 0 64 0 data0x 0 0 64 0
// Retrieval info: CONNECT: @data 0 0 64 64 data1x 0 0 64 0
// Retrieval info: CONNECT: @data 0 0 64 128 data2x 0 0 64 0
// Retrieval info: CONNECT: @data 0 0 64 192 data3x 0 0 64 0
// Retrieval info: CONNECT: @data 0 0 64 256 data4x 0 0 64 0
// Retrieval info: CONNECT: @data 0 0 64 320 data5x 0 0 64 0
// Retrieval info: CONNECT: @data 0 0 64 384 data6x 0 0 64 0
// Retrieval info: CONNECT: @sel 0 0 3 0 sel 0 0 3 0
// Retrieval info: CONNECT: result 0 0 64 0 @result 0 0 64 0
// Retrieval info: GEN_FILE: TYPE_NORMAL muxer6.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL muxer6.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL muxer6.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL muxer6.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL muxer6_inst.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL muxer6_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL muxer6_syn.v TRUE
// Retrieval info: LIB_FILE: lpm
