// Seed: 4152367720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  initial id_5 = 1;
  assign id_2 = 1'h0;
  wand id_8 = 1;
  wire id_9;
  wire id_10 = id_6;
  wire id_11;
endmodule
module module_1;
  wire id_1, id_2;
  wire id_3 = id_2;
  logic [7:0][1 : 1] id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
