// SPDX-License-Identifier: GPL-2.0
/dts-v1/;
#include "zynq-zed.dts"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	vref: regulator-vref {
		compatible = "regulator-fixed";
		regulator-name = "fixed-supply";
		regulator-min-microvolt = <4096000>;
		regulator-max-microvolt = <4096000>;
		regulator-always-on;
	};

	clocks {
		ad7768_mclk: clock@0 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <32768000>;
		};

		axi_clk: clock@1 {
			compatible = "fixed-clock";
			clock-frequency = <100000000>;
			clock-output-names = "axi-clk";
			#clock-cells = <0>;
		};
	};

	fpga-axi@0 {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges;

		rx_dma: dmac@7c480000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x7c480000 0x1000>;
			#dma-cells = <1>;
			interrupt-parent = <&intc>;
			interrupts = <0 54 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&clkc 16>;

			adi,channels {
				#size-cells = <0>;
				#address-cells = <1>;

				dma_channel: dma-channel@0 {
					reg = <0>;
					adi,source-bus-width = <128>;
					adi,source-bus-type = <2>;
					adi,destination-bus-width = <64>;
					adi,destination-bus-type = <0>;
				};
			};
		};

		iio_backend: axi_adc@43c00000 {
			compatible = "adi,axi-adc-10.0.a";
			reg = <0x43c00000 0x10000>;
			dmas = <&rx_dma 0>;
			dma-names = "rx";
			clocks = <&axi_clk>;
			spibus-connected = <&ad7768>;
		};
	};
};

&gpio0 {
	status = "okay";
};

&spi0 {
	status = "okay";

	ad7768: adc@0 {
		compatible = "adi,ad7768";
		reg = <0>;
		spi-max-frequency = <1000000>;

		vref-supply = <&vref>;
		reset-gpios = <&gpio0 86 GPIO_ACTIVE_LOW>;
		clocks = <&ad7768_mclk>;
		clock-names = "mclk";
		adi,data-lines-number = <8>;

		io-backends = <&iio_backend>;

		#address-cells = <1>;
		#size-cells = <0>;

		channel@0 {
			reg = <0>;
		};

		channel@1 {
			reg = <1>;
		};

		channel@2 {
			reg = <2>;
		};

		channel@3 {
			reg = <3>;
		};

		channel@4 {
			reg = <4>;
		};

		channel@5 {
			reg = <5>;
		};

		channel@6 {
			reg = <6>;
		};

		channel@7 {
			reg = <7>;
		};
	};
};
