{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670280013904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670280013920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 16:40:13 2022 " "Processing started: Mon Dec 05 16:40:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670280013920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670280013920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670280013920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670280014763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670280014763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect_new.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect_new " "Found entity 1: edge_detect_new" {  } { { "edge_detect_new.v" "" { Text "Z:/MyCSE2441Labs/term project extra/edge_detect_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670280020918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670280020918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab 11/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab 11/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../Lab 11/clock_div.v" "" { Text "Z:/MyCSE2441Labs/Lab 11/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670280020980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670280020980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term project/edgedetect.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term project/edgedetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetect " "Found entity 1: EdgeDetect" {  } { { "../Term Project/EdgeDetect.v" "" { Text "Z:/MyCSE2441Labs/Term Project/EdgeDetect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670280021043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670280021043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670280021105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670280021105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670280021230 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear FSM.v(37) " "Verilog HDL Always Construct warning at FSM.v(37): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670280021246 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadA FSM.v(37) " "Verilog HDL Always Construct warning at FSM.v(37): inferring latch(es) for variable \"LoadA\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670280021246 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadB FSM.v(37) " "Verilog HDL Always Construct warning at FSM.v(37): inferring latch(es) for variable \"LoadB\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670280021246 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadR FSM.v(37) " "Verilog HDL Always Construct warning at FSM.v(37): inferring latch(es) for variable \"LoadR\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670280021246 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadOU FSM.v(37) " "Verilog HDL Always Construct warning at FSM.v(37): inferring latch(es) for variable \"LoadOU\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670280021246 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IUAU FSM.v(37) " "Verilog HDL Always Construct warning at FSM.v(37): inferring latch(es) for variable \"IUAU\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670280021246 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IUAU FSM.v(37) " "Inferred latch for \"IUAU\" at FSM.v(37)" {  } { { "FSM.v" "" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670280021246 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOU FSM.v(37) " "Inferred latch for \"LoadOU\" at FSM.v(37)" {  } { { "FSM.v" "" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670280021246 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadR FSM.v(37) " "Inferred latch for \"LoadR\" at FSM.v(37)" {  } { { "FSM.v" "" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670280021246 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadB FSM.v(37) " "Inferred latch for \"LoadB\" at FSM.v(37)" {  } { { "FSM.v" "" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670280021246 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadA FSM.v(37) " "Inferred latch for \"LoadA\" at FSM.v(37)" {  } { { "FSM.v" "" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670280021246 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear FSM.v(37) " "Inferred latch for \"clear\" at FSM.v(37)" {  } { { "FSM.v" "" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670280021246 "|FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetect EdgeDetect:INST " "Elaborating entity \"EdgeDetect\" for hierarchy \"EdgeDetect:INST\"" {  } { { "FSM.v" "INST" { Text "Z:/MyCSE2441Labs/term project extra/FSM.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670280021340 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670280022136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670280023167 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670280023167 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670280023574 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670280023574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670280023574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670280023574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670280023714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 16:40:23 2022 " "Processing ended: Mon Dec 05 16:40:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670280023714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670280023714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670280023714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670280023714 ""}
