Analysis & Synthesis report for Team4
Mon May 30 11:32:58 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Main|game_fsm:inst5|state
 11. State Machine - |Main|MOUSE:inst2|mouse_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated
 18. Source assignments for controller:inst8|bouncy_ball:Ball|char_rom:textscore|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 19. Source assignments for controller:inst8|bouncy_ball:Ball|char_rom:textlives|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 20. Source assignments for controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel|altsyncram:altsyncram_component|altsyncram_q5a1:auto_generated
 21. Source assignments for controller:inst8|Menu_Screen:Display_menu_screen|char_rom:text|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 22. Source assignments for controller:inst8|Menu_Screen:Display_menu_screen|char_rom:info|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 23. Source assignments for controller:inst8|gameover_screen:Display_gameover_screen|char_rom:gameovertext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 24. Source assignments for controller:inst8|gameover_screen:Display_gameover_screen|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 25. Source assignments for controller:inst8|gameover_screen:Display_gameover_screen|char_rom:mainmenutext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 26. Source assignments for controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component|altsyncram_qlb1:auto_generated
 27. Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: controller:inst8|bouncy_ball:Ball|char_rom:textscore|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: controller:inst8|bouncy_ball:Ball|char_rom:textlives|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: controller:inst8|Menu_Screen:Display_menu_screen|char_rom:text|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: controller:inst8|Menu_Screen:Display_menu_screen|char_rom:info|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: controller:inst8|gameover_screen:Display_gameover_screen|char_rom:gameovertext|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: controller:inst8|gameover_screen:Display_gameover_screen|char_rom:scoretext|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: controller:inst8|gameover_screen:Display_gameover_screen|char_rom:mainmenutext|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component
 38. altpll Parameter Settings by Entity Instance
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "controller:inst8|bouncy_ball:Ball|pipes:pipe"
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 30 11:32:58 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Team4                                           ;
; Top-level Entity Name              ; Main                                            ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 1,039                                           ;
;     Total combinational functions  ; 982                                             ;
;     Dedicated logic registers      ; 258                                             ;
; Total registers                    ; 258                                             ;
; Total pins                         ; 21                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 438,272                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Main               ; Team4              ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+---------+
; char_rom_4s.vhd                  ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/char_rom_4s.vhd        ;         ;
; background.vhd                   ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/background.vhd         ;         ;
; Flappybird_rom.vhd               ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/Flappybird_rom.vhd     ;         ;
; background_rom.vhd               ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/background_rom.vhd     ;         ;
; Pipes.vhdl                       ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/Pipes.vhdl             ;         ;
; Menu_Screen.vhdl                 ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/Menu_Screen.vhdl       ;         ;
; LFSR_Galios.vhdl                 ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/LFSR_Galios.vhdl       ;         ;
; Gameover_Screen.vhdl             ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/Gameover_Screen.vhdl   ;         ;
; FSM_Game.vhdl                    ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/FSM_Game.vhdl          ;         ;
; Controller.vhdl                  ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/Controller.vhdl        ;         ;
; vga_sync.vhd                     ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/vga_sync.vhd           ;         ;
; mouse.vhd                        ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/mouse.vhd              ;         ;
; char_rom.vhd                     ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/char_rom.vhd           ;         ;
; bouncy_ball.vhd                  ; yes             ; User VHDL File                         ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/bouncy_ball.vhd        ;         ;
; Main.bdf                         ; yes             ; User Block Diagram/Schematic File      ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/Main.bdf               ;         ;
; altpll0.vhd                      ; yes             ; User Wizard-Generated File             ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/altpll0.vhd            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                       ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                   ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                ;         ;
; db/altpll0_altpll.v              ; yes             ; Auto-Generated Megafunction            ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/db/altpll0_altpll.v    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_2o91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/db/altsyncram_2o91.tdf ;         ;
; flappybird.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/flappybird.mif         ;         ;
; db/altsyncram_kt91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/db/altsyncram_kt91.tdf ;         ;
; tcgrom.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/tcgrom.mif             ;         ;
; db/altsyncram_q5a1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/db/altsyncram_q5a1.tdf ;         ;
; tcgrom_4s.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/tcgrom_4s.mif          ;         ;
; db/altsyncram_qlb1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/db/altsyncram_qlb1.tdf ;         ;
; background.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/background.mif         ;         ;
; db/decode_67a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/db/decode_67a.tdf      ;         ;
; db/mux_8nb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/db/mux_8nb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,039                                                                               ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 982                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 461                                                                                 ;
;     -- 3 input functions                    ; 288                                                                                 ;
;     -- <=2 input functions                  ; 233                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 730                                                                                 ;
;     -- arithmetic mode                      ; 252                                                                                 ;
;                                             ;                                                                                     ;
; Total registers                             ; 258                                                                                 ;
;     -- Dedicated logic registers            ; 258                                                                                 ;
;     -- I/O registers                        ; 0                                                                                   ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 21                                                                                  ;
; Total memory bits                           ; 438272                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                   ;
; Total PLLs                                  ; 1                                                                                   ;
;     -- PLLs                                 ; 1                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 225                                                                                 ;
; Total fan-out                               ; 5543                                                                                ;
; Average fan-out                             ; 3.93                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                       ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Main                                           ; 982 (1)           ; 258 (0)      ; 438272      ; 0            ; 0       ; 0         ; 21   ; 0            ; |Main                                                                                                                                                                     ; work         ;
;    |MOUSE:inst2|                                ; 52 (52)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|MOUSE:inst2                                                                                                                                                         ; work         ;
;    |VGA_SYNC:inst3|                             ; 125 (125)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|VGA_SYNC:inst3                                                                                                                                                      ; work         ;
;    |altpll0:inst|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|altpll0:inst                                                                                                                                                        ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|altpll0:inst|altpll:altpll_component                                                                                                                                ; work         ;
;          |altpll0_altpll:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated                                                                                                  ; work         ;
;    |controller:inst8|                           ; 799 (2)           ; 135 (0)      ; 438272      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8                                                                                                                                                    ; work         ;
;       |Menu_Screen:Display_menu_screen|         ; 75 (67)           ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|Menu_Screen:Display_menu_screen                                                                                                                    ; work         ;
;          |char_rom:info|                        ; 4 (4)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|Menu_Screen:Display_menu_screen|char_rom:info                                                                                                      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|Menu_Screen:Display_menu_screen|char_rom:info|altsyncram:altsyncram_component                                                                      ; work         ;
;                |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|Menu_Screen:Display_menu_screen|char_rom:info|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated                                       ; work         ;
;          |char_rom:text|                        ; 4 (4)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|Menu_Screen:Display_menu_screen|char_rom:text                                                                                                      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|Menu_Screen:Display_menu_screen|char_rom:text|altsyncram:altsyncram_component                                                                      ; work         ;
;                |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|Menu_Screen:Display_menu_screen|char_rom:text|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated                                       ; work         ;
;       |background:Display_background|           ; 36 (18)           ; 4 (0)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|background:Display_background                                                                                                                      ; work         ;
;          |background_rom:background_game|       ; 18 (0)            ; 4 (0)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|background:Display_background|background_rom:background_game                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|   ; 18 (0)            ; 4 (0)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component                                                       ; work         ;
;                |altsyncram_qlb1:auto_generated| ; 18 (0)            ; 4 (4)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component|altsyncram_qlb1:auto_generated                        ; work         ;
;                   |decode_67a:rden_decode|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component|altsyncram_qlb1:auto_generated|decode_67a:rden_decode ; work         ;
;                   |mux_8nb:mux2|                ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component|altsyncram_qlb1:auto_generated|mux_8nb:mux2           ; work         ;
;       |bouncy_ball:Ball|                        ; 572 (365)         ; 131 (69)     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball                                                                                                                                   ; work         ;
;          |Flappybird_rom:bird_colour|           ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour                                                                                                        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour|altsyncram:altsyncram_component                                                                        ; work         ;
;                |altsyncram_2o91:auto_generated| ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated                                         ; work         ;
;          |char_rom:textlives|                   ; 5 (5)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|char_rom:textlives                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|char_rom:textlives|altsyncram:altsyncram_component                                                                                ; work         ;
;                |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|char_rom:textlives|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated                                                 ; work         ;
;          |char_rom:textscore|                   ; 4 (4)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|char_rom:textscore                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|char_rom:textscore|altsyncram:altsyncram_component                                                                                ; work         ;
;                |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|char_rom:textscore|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated                                                 ; work         ;
;          |char_rom_4s:textlevel|                ; 4 (4)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel|altsyncram:altsyncram_component                                                                             ; work         ;
;                |altsyncram_q5a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel|altsyncram:altsyncram_component|altsyncram_q5a1:auto_generated                                              ; work         ;
;          |pipes:pipe|                           ; 194 (179)         ; 62 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|pipes:pipe                                                                                                                        ; work         ;
;             |LFSR_Galios:random_num|            ; 15 (15)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|bouncy_ball:Ball|pipes:pipe|LFSR_Galios:random_num                                                                                                 ; work         ;
;       |gameover_screen:Display_gameover_screen| ; 114 (102)         ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|gameover_screen:Display_gameover_screen                                                                                                            ; work         ;
;          |char_rom:gameovertext|                ; 4 (4)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|char_rom:gameovertext                                                                                      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|char_rom:gameovertext|altsyncram:altsyncram_component                                                      ; work         ;
;                |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|char_rom:gameovertext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated                       ; work         ;
;          |char_rom:mainmenutext|                ; 4 (4)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|char_rom:mainmenutext                                                                                      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|char_rom:mainmenutext|altsyncram:altsyncram_component                                                      ; work         ;
;                |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|char_rom:mainmenutext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated                       ; work         ;
;          |char_rom:scoretext|                   ; 4 (4)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|char_rom:scoretext                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|char_rom:scoretext|altsyncram:altsyncram_component                                                         ; work         ;
;                |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated                          ; work         ;
;    |game_fsm:inst5|                             ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|game_fsm:inst5                                                                                                                                                      ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------------+
; Name                                                                                                                                                     ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------------+
; controller:inst8|Menu_Screen:Display_menu_screen|char_rom:info|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096   ; tcgrom.mif     ;
; controller:inst8|Menu_Screen:Display_menu_screen|char_rom:text|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096   ; tcgrom.mif     ;
; controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component|altsyncram_qlb1:auto_generated|ALTSYNCRAM  ; M9K  ; ROM  ; 32768        ; 12           ; --           ; --           ; 393216 ; background.MIF ;
; controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated|ALTSYNCRAM                   ; AUTO ; ROM  ; 1024         ; 12           ; --           ; --           ; 12288  ; flappybird.mif ;
; controller:inst8|bouncy_ball:Ball|char_rom:textlives|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096   ; tcgrom.mif     ;
; controller:inst8|bouncy_ball:Ball|char_rom:textscore|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096   ; tcgrom.mif     ;
; controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel|altsyncram:altsyncram_component|altsyncram_q5a1:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096   ; tcgrom_4s.mif  ;
; controller:inst8|gameover_screen:Display_gameover_screen|char_rom:gameovertext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096   ; tcgrom.mif     ;
; controller:inst8|gameover_screen:Display_gameover_screen|char_rom:mainmenutext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096   ; tcgrom.mif     ;
; controller:inst8|gameover_screen:Display_gameover_screen|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096   ; tcgrom.mif     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------+-------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File                                                         ;
+--------+--------------+---------+--------------+--------------+--------------------+-------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Main|altpll0:inst ; C:/Users/auckl/Documents/COMPSYS 305/Miniproject Final - v5/altpll0.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |Main|game_fsm:inst5|state                                          ;
+------------------+--------------+------------------+-----------------+--------------+
; Name             ; state.s_over ; state.s_training ; state.s_regular ; state.s_menu ;
+------------------+--------------+------------------+-----------------+--------------+
; state.s_menu     ; 0            ; 0                ; 0               ; 0            ;
; state.s_regular  ; 0            ; 0                ; 1               ; 1            ;
; state.s_training ; 0            ; 1                ; 0               ; 1            ;
; state.s_over     ; 1            ; 0                ; 0               ; 1            ;
+------------------+--------------+------------------+-----------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|MOUSE:inst2|mouse_state                                                                                                                                                           ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; Name                          ; mouse_state.INPUT_PACKETS ; mouse_state.WAIT_CMD_ACK ; mouse_state.WAIT_OUTPUT_READY ; mouse_state.LOAD_COMMAND2 ; mouse_state.LOAD_COMMAND ; mouse_state.INHIBIT_TRANS ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; mouse_state.INHIBIT_TRANS     ; 0                         ; 0                        ; 0                             ; 0                         ; 0                        ; 0                         ;
; mouse_state.LOAD_COMMAND      ; 0                         ; 0                        ; 0                             ; 0                         ; 1                        ; 1                         ;
; mouse_state.LOAD_COMMAND2     ; 0                         ; 0                        ; 0                             ; 1                         ; 0                        ; 1                         ;
; mouse_state.WAIT_OUTPUT_READY ; 0                         ; 0                        ; 1                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.WAIT_CMD_ACK      ; 0                         ; 1                        ; 0                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.INPUT_PACKETS     ; 1                         ; 0                        ; 0                             ; 0                         ; 0                        ; 1                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal     ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------+------------------------+
; controller:inst8|game_over                         ; VGA_SYNC:inst3|blue_out ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                         ;                        ;
+----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+---------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                            ;
+---------------------------------------------------------------+-------------------------------------------------------------------------------+
; MOUSE:inst2|CHAROUT[4..7]                                     ; Stuck at VCC due to stuck port data_in                                        ;
; MOUSE:inst2|CHAROUT[3]                                        ; Stuck at GND due to stuck port data_in                                        ;
; MOUSE:inst2|CHAROUT[2]                                        ; Stuck at VCC due to stuck port data_in                                        ;
; MOUSE:inst2|CHAROUT[0,1]                                      ; Stuck at GND due to stuck port data_in                                        ;
; MOUSE:inst2|SHIFTOUT[10]                                      ; Stuck at VCC due to stuck port data_in                                        ;
; VGA_SYNC:inst3|pixel_row[9]                                   ; Stuck at GND due to stuck port data_in                                        ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_motion[1] ; Merged with controller:inst8|bouncy_ball:Ball|pipes:pipe|\Move_Pipes:level[0] ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_1[0]  ; Stuck at GND due to stuck port data_in                                        ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_2[0]  ; Stuck at GND due to stuck port data_in                                        ;
; game_fsm:inst5|state.s_over                                   ; Lost fanout                                                                   ;
; Total Number of Removed Registers = 14                        ;                                                                               ;
+---------------------------------------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 258   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 132   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 178   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                               ;
+----------------------------------------------------------------------------------+---------+
; Inverted Register                                                                ; Fan out ;
+----------------------------------------------------------------------------------+---------+
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_2[9]                     ; 7       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_2[8]                     ; 7       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_2[7]                     ; 7       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_2[5]                     ; 7       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_2[2]                     ; 11      ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_2[3]                     ; 7       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_1[9]                     ; 7       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_1[7]                     ; 7       ;
; controller:inst8|bouncy_ball:Ball|ball_y_pos[7]                                  ; 8       ;
; controller:inst8|bouncy_ball:Ball|ball_y_pos[4]                                  ; 9       ;
; controller:inst8|bouncy_ball:Ball|ball_y_pos[2]                                  ; 8       ;
; controller:inst8|bouncy_ball:Ball|ball_y_pos[1]                                  ; 8       ;
; controller:inst8|bouncy_ball:Ball|level_number[4]                                ; 3       ;
; controller:inst8|bouncy_ball:Ball|level_number[5]                                ; 3       ;
; controller:inst8|bouncy_ball:Ball|lives[0]                                       ; 2       ;
; controller:inst8|bouncy_ball:Ball|lives[1]                                       ; 2       ;
; controller:inst8|bouncy_ball:Ball|lives[4]                                       ; 2       ;
; controller:inst8|bouncy_ball:Ball|lives[5]                                       ; 2       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_2[5]                    ; 7       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_2[4]                    ; 11      ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_2[6]                    ; 6       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_2[7]                    ; 4       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_2[3]                    ; 4       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_2[1]                    ; 4       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_1[5]                    ; 7       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_1[4]                    ; 11      ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_1[6]                    ; 6       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_1[7]                    ; 4       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_1[3]                    ; 4       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_1[1]                    ; 4       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|\Move_Pipes:level[0]                ; 6       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|LFSR_Galios:random_num|Currstate[3] ; 6       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|LFSR_Galios:random_num|Currstate[5] ; 3       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|LFSR_Galios:random_num|Currstate[7] ; 4       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|LFSR_Galios:random_num|Currstate[1] ; 3       ;
; controller:inst8|bouncy_ball:Ball|score_ones[4]                                  ; 6       ;
; controller:inst8|bouncy_ball:Ball|score_tens[4]                                  ; 6       ;
; controller:inst8|bouncy_ball:Ball|score_hundreds[4]                              ; 5       ;
; controller:inst8|bouncy_ball:Ball|score_ones[5]                                  ; 6       ;
; controller:inst8|bouncy_ball:Ball|score_tens[5]                                  ; 6       ;
; controller:inst8|bouncy_ball:Ball|score_hundreds[5]                              ; 5       ;
; controller:inst8|bouncy_ball:Ball|level_number[0]                                ; 4       ;
; controller:inst8|bouncy_ball:Ball|ball_y_motion[5]                               ; 2       ;
; controller:inst8|bouncy_ball:Ball|ball_y_motion[4]                               ; 2       ;
; controller:inst8|bouncy_ball:Ball|ball_y_motion[3]                               ; 2       ;
; controller:inst8|bouncy_ball:Ball|ball_y_motion[1]                               ; 2       ;
; controller:inst8|bouncy_ball:Ball|ball_y_motion[0]                               ; 2       ;
; controller:inst8|bouncy_ball:Ball|\Move_Ball:life[0]                             ; 5       ;
; controller:inst8|bouncy_ball:Ball|\Move_Ball:life[1]                             ; 3       ;
; controller:inst8|bouncy_ball:Ball|ball_y_motion[6]                               ; 2       ;
; controller:inst8|bouncy_ball:Ball|ball_y_motion[8]                               ; 2       ;
; controller:inst8|bouncy_ball:Ball|ball_y_motion[7]                               ; 2       ;
; controller:inst8|bouncy_ball:Ball|ball_y_motion[9]                               ; 2       ;
; controller:inst8|bouncy_ball:Ball|pipes:pipe|\Move_Pipes:count[0]                ; 4       ;
; controller:inst8|bouncy_ball:Ball|\Move_Ball:score_check                         ; 1       ;
; MOUSE:inst2|send_char                                                            ; 3       ;
; MOUSE:inst2|SHIFTOUT[3]                                                          ; 1       ;
; MOUSE:inst2|SHIFTOUT[5]                                                          ; 1       ;
; MOUSE:inst2|SHIFTOUT[6]                                                          ; 1       ;
; MOUSE:inst2|SHIFTOUT[7]                                                          ; 1       ;
; MOUSE:inst2|SHIFTOUT[8]                                                          ; 1       ;
; Total number of inverted registers = 61                                          ;         ;
+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Main|VGA_SYNC:inst3|v_count[8]                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|\Move_Ball:counter[1]                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|ball_y_pos[8]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|\Move_Ball:life[3]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_1[2]                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_1[2]                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_2[8]                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_2[10]                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|lives[2]                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |Main|VGA_SYNC:inst3|red_out[3]                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |Main|VGA_SYNC:inst3|blue_out[0]                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|ball_y_pos[4]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|\Move_Ball:life[0]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_1[4]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_1[7]                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_center_2[3]                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|pipes:pipe|pipe_x_pos_2[2]                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|ball_y_motion[4]                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main|controller:inst8|bouncy_ball:Ball|lives[1]                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|controller:inst8|bouncy_ball:Ball|life                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|char_rom:gameovertext|Mux0 ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Main|controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel|Mux0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|controller:inst8|Menu_Screen:Display_menu_screen|text_val[0]                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|text_val[4]                ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Main|controller:inst8|bouncy_ball:Ball|lives_text[1]                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|menu_text[0]               ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Main|controller:inst8|bouncy_ball:Ball|score_text[0]                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |Main|controller:inst8|Menu_Screen:Display_menu_screen|text_val[5]                        ;
; 11:1               ; 6 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|score_text[5]              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Main|controller:inst8|gameover_screen:Display_gameover_screen|menu_text[2]               ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Main|controller:inst8|Menu_Screen:Display_menu_screen|info_text[4]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst8|bouncy_ball:Ball|char_rom:textscore|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst8|bouncy_ball:Ball|char_rom:textlives|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel|altsyncram:altsyncram_component|altsyncram_q5a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst8|Menu_Screen:Display_menu_screen|char_rom:text|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst8|Menu_Screen:Display_menu_screen|char_rom:info|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst8|gameover_screen:Display_gameover_screen|char_rom:gameovertext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst8|gameover_screen:Display_gameover_screen|char_rom:scoretext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst8|gameover_screen:Display_gameover_screen|char_rom:mainmenutext|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component|altsyncram_qlb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------+
; Parameter Name                ; Value                     ; Type                  ;
+-------------------------------+---------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped               ;
; PLL_TYPE                      ; AUTO                      ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped               ;
; SCAN_CHAIN                    ; LONG                      ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped               ;
; LOCK_HIGH                     ; 1                         ; Untyped               ;
; LOCK_LOW                      ; 1                         ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped               ;
; SKIP_VCO                      ; OFF                       ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped               ;
; BANDWIDTH                     ; 0                         ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped               ;
; DOWN_SPREAD                   ; 0                         ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped               ;
; DPA_DIVIDER                   ; 0                         ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped               ;
; VCO_MIN                       ; 0                         ; Untyped               ;
; VCO_MAX                       ; 0                         ; Untyped               ;
; VCO_CENTER                    ; 0                         ; Untyped               ;
; PFD_MIN                       ; 0                         ; Untyped               ;
; PFD_MAX                       ; 0                         ; Untyped               ;
; M_INITIAL                     ; 0                         ; Untyped               ;
; M                             ; 0                         ; Untyped               ;
; N                             ; 1                         ; Untyped               ;
; M2                            ; 1                         ; Untyped               ;
; N2                            ; 1                         ; Untyped               ;
; SS                            ; 1                         ; Untyped               ;
; C0_HIGH                       ; 0                         ; Untyped               ;
; C1_HIGH                       ; 0                         ; Untyped               ;
; C2_HIGH                       ; 0                         ; Untyped               ;
; C3_HIGH                       ; 0                         ; Untyped               ;
; C4_HIGH                       ; 0                         ; Untyped               ;
; C5_HIGH                       ; 0                         ; Untyped               ;
; C6_HIGH                       ; 0                         ; Untyped               ;
; C7_HIGH                       ; 0                         ; Untyped               ;
; C8_HIGH                       ; 0                         ; Untyped               ;
; C9_HIGH                       ; 0                         ; Untyped               ;
; C0_LOW                        ; 0                         ; Untyped               ;
; C1_LOW                        ; 0                         ; Untyped               ;
; C2_LOW                        ; 0                         ; Untyped               ;
; C3_LOW                        ; 0                         ; Untyped               ;
; C4_LOW                        ; 0                         ; Untyped               ;
; C5_LOW                        ; 0                         ; Untyped               ;
; C6_LOW                        ; 0                         ; Untyped               ;
; C7_LOW                        ; 0                         ; Untyped               ;
; C8_LOW                        ; 0                         ; Untyped               ;
; C9_LOW                        ; 0                         ; Untyped               ;
; C0_INITIAL                    ; 0                         ; Untyped               ;
; C1_INITIAL                    ; 0                         ; Untyped               ;
; C2_INITIAL                    ; 0                         ; Untyped               ;
; C3_INITIAL                    ; 0                         ; Untyped               ;
; C4_INITIAL                    ; 0                         ; Untyped               ;
; C5_INITIAL                    ; 0                         ; Untyped               ;
; C6_INITIAL                    ; 0                         ; Untyped               ;
; C7_INITIAL                    ; 0                         ; Untyped               ;
; C8_INITIAL                    ; 0                         ; Untyped               ;
; C9_INITIAL                    ; 0                         ; Untyped               ;
; C0_MODE                       ; BYPASS                    ; Untyped               ;
; C1_MODE                       ; BYPASS                    ; Untyped               ;
; C2_MODE                       ; BYPASS                    ; Untyped               ;
; C3_MODE                       ; BYPASS                    ; Untyped               ;
; C4_MODE                       ; BYPASS                    ; Untyped               ;
; C5_MODE                       ; BYPASS                    ; Untyped               ;
; C6_MODE                       ; BYPASS                    ; Untyped               ;
; C7_MODE                       ; BYPASS                    ; Untyped               ;
; C8_MODE                       ; BYPASS                    ; Untyped               ;
; C9_MODE                       ; BYPASS                    ; Untyped               ;
; C0_PH                         ; 0                         ; Untyped               ;
; C1_PH                         ; 0                         ; Untyped               ;
; C2_PH                         ; 0                         ; Untyped               ;
; C3_PH                         ; 0                         ; Untyped               ;
; C4_PH                         ; 0                         ; Untyped               ;
; C5_PH                         ; 0                         ; Untyped               ;
; C6_PH                         ; 0                         ; Untyped               ;
; C7_PH                         ; 0                         ; Untyped               ;
; C8_PH                         ; 0                         ; Untyped               ;
; C9_PH                         ; 0                         ; Untyped               ;
; L0_HIGH                       ; 1                         ; Untyped               ;
; L1_HIGH                       ; 1                         ; Untyped               ;
; G0_HIGH                       ; 1                         ; Untyped               ;
; G1_HIGH                       ; 1                         ; Untyped               ;
; G2_HIGH                       ; 1                         ; Untyped               ;
; G3_HIGH                       ; 1                         ; Untyped               ;
; E0_HIGH                       ; 1                         ; Untyped               ;
; E1_HIGH                       ; 1                         ; Untyped               ;
; E2_HIGH                       ; 1                         ; Untyped               ;
; E3_HIGH                       ; 1                         ; Untyped               ;
; L0_LOW                        ; 1                         ; Untyped               ;
; L1_LOW                        ; 1                         ; Untyped               ;
; G0_LOW                        ; 1                         ; Untyped               ;
; G1_LOW                        ; 1                         ; Untyped               ;
; G2_LOW                        ; 1                         ; Untyped               ;
; G3_LOW                        ; 1                         ; Untyped               ;
; E0_LOW                        ; 1                         ; Untyped               ;
; E1_LOW                        ; 1                         ; Untyped               ;
; E2_LOW                        ; 1                         ; Untyped               ;
; E3_LOW                        ; 1                         ; Untyped               ;
; L0_INITIAL                    ; 1                         ; Untyped               ;
; L1_INITIAL                    ; 1                         ; Untyped               ;
; G0_INITIAL                    ; 1                         ; Untyped               ;
; G1_INITIAL                    ; 1                         ; Untyped               ;
; G2_INITIAL                    ; 1                         ; Untyped               ;
; G3_INITIAL                    ; 1                         ; Untyped               ;
; E0_INITIAL                    ; 1                         ; Untyped               ;
; E1_INITIAL                    ; 1                         ; Untyped               ;
; E2_INITIAL                    ; 1                         ; Untyped               ;
; E3_INITIAL                    ; 1                         ; Untyped               ;
; L0_MODE                       ; BYPASS                    ; Untyped               ;
; L1_MODE                       ; BYPASS                    ; Untyped               ;
; G0_MODE                       ; BYPASS                    ; Untyped               ;
; G1_MODE                       ; BYPASS                    ; Untyped               ;
; G2_MODE                       ; BYPASS                    ; Untyped               ;
; G3_MODE                       ; BYPASS                    ; Untyped               ;
; E0_MODE                       ; BYPASS                    ; Untyped               ;
; E1_MODE                       ; BYPASS                    ; Untyped               ;
; E2_MODE                       ; BYPASS                    ; Untyped               ;
; E3_MODE                       ; BYPASS                    ; Untyped               ;
; L0_PH                         ; 0                         ; Untyped               ;
; L1_PH                         ; 0                         ; Untyped               ;
; G0_PH                         ; 0                         ; Untyped               ;
; G1_PH                         ; 0                         ; Untyped               ;
; G2_PH                         ; 0                         ; Untyped               ;
; G3_PH                         ; 0                         ; Untyped               ;
; E0_PH                         ; 0                         ; Untyped               ;
; E1_PH                         ; 0                         ; Untyped               ;
; E2_PH                         ; 0                         ; Untyped               ;
; E3_PH                         ; 0                         ; Untyped               ;
; M_PH                          ; 0                         ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped               ;
; CLK0_COUNTER                  ; G0                        ; Untyped               ;
; CLK1_COUNTER                  ; G0                        ; Untyped               ;
; CLK2_COUNTER                  ; G0                        ; Untyped               ;
; CLK3_COUNTER                  ; G0                        ; Untyped               ;
; CLK4_COUNTER                  ; G0                        ; Untyped               ;
; CLK5_COUNTER                  ; G0                        ; Untyped               ;
; CLK6_COUNTER                  ; E0                        ; Untyped               ;
; CLK7_COUNTER                  ; E1                        ; Untyped               ;
; CLK8_COUNTER                  ; E2                        ; Untyped               ;
; CLK9_COUNTER                  ; E3                        ; Untyped               ;
; L0_TIME_DELAY                 ; 0                         ; Untyped               ;
; L1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G0_TIME_DELAY                 ; 0                         ; Untyped               ;
; G1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G2_TIME_DELAY                 ; 0                         ; Untyped               ;
; G3_TIME_DELAY                 ; 0                         ; Untyped               ;
; E0_TIME_DELAY                 ; 0                         ; Untyped               ;
; E1_TIME_DELAY                 ; 0                         ; Untyped               ;
; E2_TIME_DELAY                 ; 0                         ; Untyped               ;
; E3_TIME_DELAY                 ; 0                         ; Untyped               ;
; M_TIME_DELAY                  ; 0                         ; Untyped               ;
; N_TIME_DELAY                  ; 0                         ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped               ;
; ENABLE0_COUNTER               ; L0                        ; Untyped               ;
; ENABLE1_COUNTER               ; L0                        ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped               ;
; LOOP_FILTER_C                 ; 5                         ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped               ;
; VCO_POST_SCALE                ; 0                         ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped               ;
; M_TEST_SOURCE                 ; 5                         ; Untyped               ;
; C0_TEST_SOURCE                ; 5                         ; Untyped               ;
; C1_TEST_SOURCE                ; 5                         ; Untyped               ;
; C2_TEST_SOURCE                ; 5                         ; Untyped               ;
; C3_TEST_SOURCE                ; 5                         ; Untyped               ;
; C4_TEST_SOURCE                ; 5                         ; Untyped               ;
; C5_TEST_SOURCE                ; 5                         ; Untyped               ;
; C6_TEST_SOURCE                ; 5                         ; Untyped               ;
; C7_TEST_SOURCE                ; 5                         ; Untyped               ;
; C8_TEST_SOURCE                ; 5                         ; Untyped               ;
; C9_TEST_SOURCE                ; 5                         ; Untyped               ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped               ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE        ;
+-------------------------------+---------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; rom                  ; Untyped                                                                       ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; clock0               ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; none                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; none                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; flappybird.mif       ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; bypass               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; bypass               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_2o91      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst8|bouncy_ball:Ball|char_rom:textscore|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst8|bouncy_ball:Ball|char_rom:textlives|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; tcgrom_4s.mif        ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_q5a1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst8|Menu_Screen:Display_menu_screen|char_rom:text|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst8|Menu_Screen:Display_menu_screen|char_rom:info|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst8|gameover_screen:Display_gameover_screen|char_rom:gameovertext|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst8|gameover_screen:Display_gameover_screen|char_rom:scoretext|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst8|gameover_screen:Display_gameover_screen|char_rom:mainmenutext|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                        ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; background.MIF       ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qlb1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; altpll0:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                             ;
; Entity Instance                           ; controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; rom                                                                                                            ;
;     -- WIDTH_A                            ; 12                                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                                           ;
;     -- OUTDATA_REG_A                      ; clock0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; controller:inst8|bouncy_ball:Ball|char_rom:textscore|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; controller:inst8|bouncy_ball:Ball|char_rom:textlives|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; controller:inst8|Menu_Screen:Display_menu_screen|char_rom:text|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; controller:inst8|Menu_Screen:Display_menu_screen|char_rom:info|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; controller:inst8|gameover_screen:Display_gameover_screen|char_rom:gameovertext|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; controller:inst8|gameover_screen:Display_gameover_screen|char_rom:scoretext|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; controller:inst8|gameover_screen:Display_gameover_screen|char_rom:mainmenutext|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 12                                                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:inst8|bouncy_ball:Ball|pipes:pipe"                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; topheight_1[31..9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bottomheight_1[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; topheight_2[31..9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bottomheight_2[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 30 11:32:52 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Team4 -c Team4
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file char_rom_4s.vhd
    Info (12022): Found design unit 1: char_rom_4s-SYN
    Info (12023): Found entity 1: char_rom_4s
Info (12021): Found 2 design units, including 1 entities, in source file background.vhd
    Info (12022): Found design unit 1: background-behaviour
    Info (12023): Found entity 1: background
Info (12021): Found 2 design units, including 1 entities, in source file flappybird_rom.vhd
    Info (12022): Found design unit 1: Flappybird_rom-syn
    Info (12023): Found entity 1: Flappybird_rom
Info (12021): Found 2 design units, including 1 entities, in source file background_rom.vhd
    Info (12022): Found design unit 1: background_rom-SYN
    Info (12023): Found entity 1: background_rom
Info (12021): Found 2 design units, including 1 entities, in source file pipes.vhdl
    Info (12022): Found design unit 1: pipes-behaviour
    Info (12023): Found entity 1: pipes
Info (12021): Found 2 design units, including 1 entities, in source file menu_screen.vhdl
    Info (12022): Found design unit 1: Menu_Screen-behaviour
    Info (12023): Found entity 1: Menu_Screen
Info (12021): Found 2 design units, including 1 entities, in source file lfsr_galios.vhdl
    Info (12022): Found design unit 1: LFSR_Galios-behaviour
    Info (12023): Found entity 1: LFSR_Galios
Info (12021): Found 2 design units, including 1 entities, in source file gameover_screen.vhdl
    Info (12022): Found design unit 1: gameover_screen-behaviour
    Info (12023): Found entity 1: gameover_screen
Info (12021): Found 2 design units, including 1 entities, in source file fsm_game.vhdl
    Info (12022): Found design unit 1: game_fsm-behaviour
    Info (12023): Found entity 1: game_fsm
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhdl
    Info (12022): Found design unit 1: controller-behaviour
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior
    Info (12023): Found entity 1: MOUSE
Info (12021): Found 2 design units, including 1 entities, in source file char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN
    Info (12023): Found entity 1: char_rom
Info (12021): Found 2 design units, including 1 entities, in source file bouncy_ball.vhd
    Info (12022): Found design unit 1: bouncy_ball-behavior
    Info (12023): Found entity 1: bouncy_ball
Info (12021): Found 1 design units, including 1 entities, in source file main.bdf
    Info (12023): Found entity 1: Main
Info (12021): Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12127): Elaborating entity "Main" for the top level hierarchy
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst3"
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info (12023): Found entity 1: altpll0_altpll
Info (12128): Elaborating entity "altpll0_altpll" for hierarchy "altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated"
Info (12128): Elaborating entity "controller" for hierarchy "controller:inst8"
Warning (10631): VHDL Process Statement warning at Controller.vhdl(78): inferring latch(es) for signal or variable "game_over", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "game_over" at Controller.vhdl(78)
Info (12128): Elaborating entity "bouncy_ball" for hierarchy "controller:inst8|bouncy_ball:Ball"
Info (12128): Elaborating entity "Flappybird_rom" for hierarchy "controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour"
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "none"
    Info (12134): Parameter "clock_enable_input_a" = "bypass"
    Info (12134): Parameter "clock_enable_output_a" = "bypass"
    Info (12134): Parameter "init_file" = "flappybird.mif"
    Info (12134): Parameter "intended_device_family" = "cyclone iii"
    Info (12134): Parameter "lpm_hint" = "enable_runtime_mod=no"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "rom"
    Info (12134): Parameter "outdata_aclr_a" = "none"
    Info (12134): Parameter "outdata_reg_a" = "clock0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2o91.tdf
    Info (12023): Found entity 1: altsyncram_2o91
Info (12128): Elaborating entity "altsyncram_2o91" for hierarchy "controller:inst8|bouncy_ball:Ball|Flappybird_rom:bird_colour|altsyncram:altsyncram_component|altsyncram_2o91:auto_generated"
Info (12128): Elaborating entity "char_rom" for hierarchy "controller:inst8|bouncy_ball:Ball|char_rom:textscore"
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:inst8|bouncy_ball:Ball|char_rom:textscore|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "controller:inst8|bouncy_ball:Ball|char_rom:textscore|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "controller:inst8|bouncy_ball:Ball|char_rom:textscore|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tcgrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf
    Info (12023): Found entity 1: altsyncram_kt91
Info (12128): Elaborating entity "altsyncram_kt91" for hierarchy "controller:inst8|bouncy_ball:Ball|char_rom:textscore|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated"
Info (12128): Elaborating entity "char_rom_4s" for hierarchy "controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel"
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tcgrom_4s.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q5a1.tdf
    Info (12023): Found entity 1: altsyncram_q5a1
Info (12128): Elaborating entity "altsyncram_q5a1" for hierarchy "controller:inst8|bouncy_ball:Ball|char_rom_4s:textlevel|altsyncram:altsyncram_component|altsyncram_q5a1:auto_generated"
Info (12128): Elaborating entity "pipes" for hierarchy "controller:inst8|bouncy_ball:Ball|pipes:pipe"
Warning (10540): VHDL Signal Declaration warning at Pipes.vhdl(29): used explicit default value for signal "gap" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Pipes.vhdl(31): used explicit default value for signal "pipe_width" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Pipes.vhdl(36): used explicit default value for signal "pipe1_top" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Pipes.vhdl(37): used explicit default value for signal "pipe1_bottom" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Pipes.vhdl(38): used explicit default value for signal "pipe2_top" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Pipes.vhdl(39): used explicit default value for signal "pipe2_bottom" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Pipes.vhdl(41): used explicit default value for signal "pipe_y_pos" because signal was never assigned a value
Warning (10631): VHDL Process Statement warning at Pipes.vhdl(70): inferring latch(es) for signal or variable "pipe_x_motion", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "pipe_x_motion[0]" at Pipes.vhdl(70)
Info (12128): Elaborating entity "LFSR_Galios" for hierarchy "controller:inst8|bouncy_ball:Ball|pipes:pipe|LFSR_Galios:random_num"
Info (12128): Elaborating entity "Menu_Screen" for hierarchy "controller:inst8|Menu_Screen:Display_menu_screen"
Info (12128): Elaborating entity "gameover_screen" for hierarchy "controller:inst8|gameover_screen:Display_gameover_screen"
Info (12128): Elaborating entity "background" for hierarchy "controller:inst8|background:Display_background"
Info (12128): Elaborating entity "background_rom" for hierarchy "controller:inst8|background:Display_background|background_rom:background_game"
Info (12128): Elaborating entity "altsyncram" for hierarchy "controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "background.MIF"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qlb1.tdf
    Info (12023): Found entity 1: altsyncram_qlb1
Info (12128): Elaborating entity "altsyncram_qlb1" for hierarchy "controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component|altsyncram_qlb1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_67a.tdf
    Info (12023): Found entity 1: decode_67a
Info (12128): Elaborating entity "decode_67a" for hierarchy "controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component|altsyncram_qlb1:auto_generated|decode_67a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8nb.tdf
    Info (12023): Found entity 1: mux_8nb
Info (12128): Elaborating entity "mux_8nb" for hierarchy "controller:inst8|background:Display_background|background_rom:background_game|altsyncram:altsyncram_component|altsyncram_qlb1:auto_generated|mux_8nb:mux2"
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:inst2"
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(22): object "CHARIN" assigned a value but never read
Info (12128): Elaborating entity "game_fsm" for hierarchy "game_fsm:inst5"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register controller:inst8|bouncy_ball:Ball|pipes:pipe|\Move_Pipes:count[0] will power up to High
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1198 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 14 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1052 logic cells
    Info (21064): Implemented 124 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4650 megabytes
    Info: Processing ended: Mon May 30 11:32:58 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


