<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_MMFR4_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ID_MMFR4_EL1, AArch32 Memory Model Feature Register 4</h1><p>The ID_MMFR4_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about the implemented memory model and memory management support in AArch32 state.</p>
        
          <p>Must be interpreted with <a href="AArch64-id_mmfr0_el1.html">ID_MMFR0_EL1</a>, <a href="AArch64-id_mmfr1_el1.html">ID_MMFR1_EL1</a>, <a href="AArch64-id_mmfr2_el1.html">ID_MMFR2_EL1</a>, and <a href="AArch64-id_mmfr3_el1.html">ID_MMFR3_EL1</a>.</p>
        
          <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the ARMv8 ARM, section D7.1.3</span>.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>RO</td><td>RO</td><td>RO</td><td>RO</td><td>RO</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch64 System register ID_MMFR4_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-id_mmfr4.html">ID_MMFR4</a>.
          </p>
          <p>In an implementation that supports only AArch64 state, this register is <span class="arm-defined-word">UNKNOWN</span>.</p>
        <h2>Attributes</h2>
          <p>ID_MMFR4_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ID_MMFR4_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#AC2">AC2</a></td><td class="lr" colspan="4"><a href="#SpecSEI">SpecSEI</a></td></tr></tbody></table><h4 id="0">
                Bits [31:8]
              </h4>
              <p>Reserved, RAZ.</p>
            <h4 id="AC2">AC2, bits [7:4]
                  </h4>
              <p>Indicates the extension of the <a href="AArch32-actlr.html">ACTLR</a> and <a href="AArch32-hactlr.html">HACTLR</a> registers using <a href="AArch32-actlr2.html">ACTLR2</a> and <a href="AArch32-hactlr2-ns.html">HACTLR2</a>. Defined values are:</p>
            <table class="valuetable"><tr><th>AC2</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p><a href="AArch32-actlr2.html">ACTLR2</a> and <a href="AArch32-hactlr2-ns.html">HACTLR2</a> are not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p><a href="AArch32-actlr2.html">ACTLR2</a> and <a href="AArch32-hactlr2-ns.html">HACTLR2</a> are implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            <h4 id="SpecSEI">SpecSEI, bits [3:0]
                  </h4>
              <p>Describes whether the PE can generate SError interrupt exceptions from speculative reads of memory, including speculative instruction fetches. The defined values of this field are:</p>
            <table class="valuetable"><tr><th>SpecSEI</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>The PE never generates an SError interrupt due to an external abort on a speculative read.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>The PE might generate an SError interrupt due to an external abort on a speculative read.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>When the RAS Extension is not implemented, this field is RAZ.</p>
            <h2>Accessing the ID_MMFR4_EL1</h2><p>To access the ID_MMFR4_EL1:</p><p class="asm-code">MRS &lt;Xt&gt;, ID_MMFR4_EL1 ; Read ID_MMFR4_EL1 into Xt</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>11</td><td>000</td><td>0000</td><td>0010</td><td>110</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
