# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Pong_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vm# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+X:/Studia/sem_m_1/PRUC/PONG_projekt {X:/Studia/sem_m_1/PRUC/PONG_projekt/Encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:00 on Mar 21,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+X:/Studia/sem_m_1/PRUC/PONG_projekt" X:/Studia/sem_m_1/PRUC/PONG_projekt/Encoder.v 
# -- Compiling module Encoder
# 
# Top level modules:
# 	Encoder
# End time: 11:01:00 on Mar 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Encoder
# vsim work.Encoder 
# Start time: 11:01:17 on Mar 21,2022
# Loading work.Encoder
add wave -position insertpoint  \
sim:/Encoder/clk \
sim:/Encoder/A \
sim:/Encoder/B \
sim:/Encoder/count \
sim:/Encoder/count_direction \
sim:/Encoder/count_enable
force -freeze sim:/Encoder/clk 1 0, 0 {50000 ps} -r 100ns
run
force -freeze sim:/Encoder/count 0 0
run
run
run
force -freeze sim:/Encoder/A 1 0
force -freeze sim:/Encoder/B 1 0
run
run
run
run
run
run
run
run
force -freeze sim:/Encoder/A 0 0
run
force -freeze sim:/Encoder/B 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/Encoder/A 1 0
force -freeze sim:/Encoder/B 1 0
run
run
run
run
run
force -freeze sim:/Encoder/A 0 0
run
run
run
run
force -freeze sim:/Encoder/B 0 0
run
run
run
run
force -freeze sim:/Encoder/A 1 0
run
run
run
run
force -freeze sim:/Encoder/B 1 0
run
run
run
run
noforce sim:/Encoder/count
run
run
run
run
run
run
run
run
run
force -freeze sim:/Encoder/B 0 0
run
run
run
run
run
force -freeze sim:/Encoder/A 0 0
run
run
run
run
force -freeze sim:/Encoder/B 1 0
run
run
run
run
force -freeze sim:/Encoder/A 1 0
run
run
run
run
force -freeze sim:/Encoder/B 0 0
run
run
run
run
force -freeze sim:/Encoder/A 0 0
run
run
run
run
force -freeze sim:/Encoder/B 1 0
run
run
run
run
force -freeze sim:/Encoder/A 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/Encoder/A 0 0
run
run
run
run
force -freeze sim:/Encoder/B 0 0
run
run
run
run
run
force -freeze sim:/Encoder/A 1 0
run
run
run
run
force -freeze sim:/Encoder/B 1 0
run
run
run
run
run
# End time: 11:19:37 on Mar 21,2022, Elapsed time: 0:18:20
# Errors: 0, Warnings: 0
