$date
	Thu Oct 16 01:13:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module t_LAB7_2 $end
$var wire 2 ! out_state [1:0] $end
$var wire 1 " Z2 $end
$var wire 1 # Z1 $end
$var reg 1 $ clk $end
$var reg 1 % in $end
$var reg 1 & rst $end
$scope module i1 $end
$var wire 1 $ clk $end
$var wire 1 % in $end
$var wire 1 & rst $end
$var parameter 2 ' s0 $end
$var parameter 2 ( s1 $end
$var parameter 2 ) s2 $end
$var parameter 2 * s3 $end
$var reg 1 # Z1 $end
$var reg 1 " Z2 $end
$var reg 2 + next_state [1:0] $end
$var reg 2 , out_state [1:0] $end
$var reg 2 - state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 *
b10 )
b1 (
b0 '
$end
#0
$dumpvars
b0 -
b0 ,
b0 +
0&
0%
0$
0#
0"
b0 !
$end
#5000
1$
#10000
0$
#15000
1$
#20000
b1 +
0$
1&
1%
#25000
b10 +
b1 !
b1 ,
b1 -
1$
#30000
0$
#35000
b11 +
b10 !
b10 ,
b10 -
1$
#40000
0$
#45000
1#
b11 !
b11 ,
b11 -
1$
#50000
b0 +
0$
0%
#55000
1"
0#
b0 !
b0 ,
b0 -
1$
#60000
b1 +
0$
1%
#65000
b10 +
0"
b1 !
b1 ,
b1 -
1$
#70000
0$
#75000
b11 +
b10 !
b10 ,
b10 -
1$
#80000
0$
#85000
1#
b11 !
b11 ,
b11 -
1$
#90000
0$
#95000
1$
#100000
b0 +
0$
0%
#105000
1"
0#
b0 !
b0 ,
b0 -
1$
#110000
0$
#115000
0"
1$
#120000
0$
#125000
1$
#130000
0$
#135000
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
#165000
1$
#170000
0$
#175000
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1$
#200000
0$
#205000
1$
#210000
0$
#215000
1$
#220000
0$
#225000
1$
#230000
0$
#235000
1$
#240000
0$
#245000
1$
