<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 3628, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 6186, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 1289, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 1162, user inline pragmas are applied</column>
            <column name="">(4) simplification, 1128, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1151, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 1151, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 1153, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 1155, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 1155, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 1151, loop and instruction simplification</column>
            <column name="">(2) parallelization, 1151, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 1149, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 1149, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 1190, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1204, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="train_step" col1="forward_fw.cpp:105" col2="3628" col3="1128" col4="1155" col5="1149" col6="1204">
                    <row id="2" col0="forwardHidden" col1="forward_fw.cpp:46" col2="1278" col2_disp="1,278 (2 calls)" col3="768" col3_disp=" 768 (2 calls)" col4="762" col4_disp=" 762 (2 calls)" col5="730" col5_disp=" 730 (2 calls)" col6="732" col6_disp=" 732 (2 calls)">
                        <row id="3" col0="signum" col1="forward_fw.cpp:27" col2="242" col2_disp=" 242 (2 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="5" col0="forwardOutput" col1="forward_fw.cpp:64" col2="1278" col2_disp="1,278 (2 calls)" col3="4" col3_disp="   4 (2 calls)" col4="6" col4_disp="   6 (2 calls)" col5="4" col5_disp="   4 (2 calls)" col6="6" col6_disp="   6 (2 calls)">
                        <row id="3" col0="signum" col1="forward_fw.cpp:27" col2="242" col2_disp=" 242 (2 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="4" col0="updateHidden" col1="forward_fw.cpp:85" col2="947" col3="313" col4="313" col5="297" col6="298"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

