// Seed: 3304558691
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    output uwire id_5,
    output supply1 id_6
);
  wire id_8;
  logic [-1 : (  -1  )] id_9;
  assign id_9 = id_2;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri id_6
);
  wire [1 : -1] id_8;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_1,
      id_4,
      id_5,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
