// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MbistPipeIcacheDataWay2(
  input         clock,
  input         reset,
  input  [4:0]  mbist_array,
  input         mbist_all,
  input         mbist_req,
  output        mbist_ack,
  input         mbist_writeen,
  input         mbist_be,
  input  [8:0]  mbist_addr,
  input  [65:0] mbist_indata,
  input         mbist_readen,
  input  [8:0]  mbist_addr_rd,
  output [65:0] mbist_outdata,
  output [8:0]  toSRAM_0_addr,
  output [8:0]  toSRAM_0_addr_rd,
  output [65:0] toSRAM_0_wdata,
  output        toSRAM_0_wmask,
  output        toSRAM_0_re,
  output        toSRAM_0_we,
  input  [65:0] toSRAM_0_rdata,
  output        toSRAM_0_ack,
  output        toSRAM_0_selectedOH,
  output [4:0]  toSRAM_0_array,
  output [8:0]  toSRAM_1_addr,
  output [8:0]  toSRAM_1_addr_rd,
  output [65:0] toSRAM_1_wdata,
  output        toSRAM_1_wmask,
  output        toSRAM_1_re,
  output        toSRAM_1_we,
  input  [65:0] toSRAM_1_rdata,
  output        toSRAM_1_ack,
  output        toSRAM_1_selectedOH,
  output [4:0]  toSRAM_1_array,
  output [8:0]  toSRAM_2_addr,
  output [8:0]  toSRAM_2_addr_rd,
  output [65:0] toSRAM_2_wdata,
  output        toSRAM_2_wmask,
  output        toSRAM_2_re,
  output        toSRAM_2_we,
  input  [65:0] toSRAM_2_rdata,
  output        toSRAM_2_ack,
  output        toSRAM_2_selectedOH,
  output [4:0]  toSRAM_2_array,
  output [8:0]  toSRAM_3_addr,
  output [8:0]  toSRAM_3_addr_rd,
  output [65:0] toSRAM_3_wdata,
  output        toSRAM_3_wmask,
  output        toSRAM_3_re,
  output        toSRAM_3_we,
  input  [65:0] toSRAM_3_rdata,
  output        toSRAM_3_ack,
  output        toSRAM_3_selectedOH,
  output [4:0]  toSRAM_3_array,
  output [8:0]  toSRAM_4_addr,
  output [8:0]  toSRAM_4_addr_rd,
  output [65:0] toSRAM_4_wdata,
  output        toSRAM_4_wmask,
  output        toSRAM_4_re,
  output        toSRAM_4_we,
  input  [65:0] toSRAM_4_rdata,
  output        toSRAM_4_ack,
  output        toSRAM_4_selectedOH,
  output [4:0]  toSRAM_4_array,
  output [8:0]  toSRAM_5_addr,
  output [8:0]  toSRAM_5_addr_rd,
  output [65:0] toSRAM_5_wdata,
  output        toSRAM_5_wmask,
  output        toSRAM_5_re,
  output        toSRAM_5_we,
  input  [65:0] toSRAM_5_rdata,
  output        toSRAM_5_ack,
  output        toSRAM_5_selectedOH,
  output [4:0]  toSRAM_5_array,
  output [8:0]  toSRAM_6_addr,
  output [8:0]  toSRAM_6_addr_rd,
  output [65:0] toSRAM_6_wdata,
  output        toSRAM_6_wmask,
  output        toSRAM_6_re,
  output        toSRAM_6_we,
  input  [65:0] toSRAM_6_rdata,
  output        toSRAM_6_ack,
  output        toSRAM_6_selectedOH,
  output [4:0]  toSRAM_6_array,
  output [8:0]  toSRAM_7_addr,
  output [8:0]  toSRAM_7_addr_rd,
  output [65:0] toSRAM_7_wdata,
  output        toSRAM_7_wmask,
  output        toSRAM_7_re,
  output        toSRAM_7_we,
  input  [65:0] toSRAM_7_rdata,
  output        toSRAM_7_ack,
  output        toSRAM_7_selectedOH,
  output [4:0]  toSRAM_7_array
);

  wire [65:0] sramDataOut_7;
  wire [65:0] sramDataOut_6;
  wire [65:0] sramDataOut_5;
  wire [65:0] sramDataOut_4;
  wire [65:0] sramDataOut_3;
  wire [65:0] sramDataOut_2;
  wire [65:0] sramDataOut_1;
  wire [65:0] sramDataOut_0;
  reg  [4:0]  arrayReg;
  reg         reqReg;
  reg         allReg;
  reg         wenReg;
  reg         beReg;
  reg  [8:0]  addrReg;
  reg  [65:0] dataInReg;
  reg         renReg;
  reg  [8:0]  addrRdReg;
  wire        selectedVec_0 = arrayReg == 5'h14;
  wire        doSpread = selectedVec_0 | allReg;
  assign sramDataOut_0 = selectedVec_0 ? toSRAM_0_rdata : 66'h0;
  wire        selectedVec_0_1 = arrayReg == 5'h15;
  wire        doSpread_1 = selectedVec_0_1 | allReg;
  assign sramDataOut_1 = selectedVec_0_1 ? toSRAM_1_rdata : 66'h0;
  wire        selectedVec_0_2 = arrayReg == 5'h16;
  wire        doSpread_2 = selectedVec_0_2 | allReg;
  assign sramDataOut_2 = selectedVec_0_2 ? toSRAM_2_rdata : 66'h0;
  wire        selectedVec_0_3 = arrayReg == 5'h17;
  wire        doSpread_3 = selectedVec_0_3 | allReg;
  assign sramDataOut_3 = selectedVec_0_3 ? toSRAM_3_rdata : 66'h0;
  wire        selectedVec_0_4 = arrayReg == 5'h18;
  wire        doSpread_4 = selectedVec_0_4 | allReg;
  assign sramDataOut_4 = selectedVec_0_4 ? toSRAM_4_rdata : 66'h0;
  wire        selectedVec_0_5 = arrayReg == 5'h19;
  wire        doSpread_5 = selectedVec_0_5 | allReg;
  assign sramDataOut_5 = selectedVec_0_5 ? toSRAM_5_rdata : 66'h0;
  wire        selectedVec_0_6 = arrayReg == 5'h1A;
  wire        doSpread_6 = selectedVec_0_6 | allReg;
  assign sramDataOut_6 = selectedVec_0_6 ? toSRAM_6_rdata : 66'h0;
  wire        selectedVec_0_7 = arrayReg == 5'h1B;
  wire        doSpread_7 = selectedVec_0_7 | allReg;
  assign sramDataOut_7 = selectedVec_0_7 ? toSRAM_7_rdata : 66'h0;
  wire        activated =
    mbist_all | mbist_req
    & (mbist_array == 5'h14 | mbist_array == 5'h15 | mbist_array == 5'h16
       | mbist_array == 5'h17 | mbist_array == 5'h18 | mbist_array == 5'h19
       | mbist_array == 5'h1A | mbist_array == 5'h1B);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      arrayReg <= 5'h0;
      reqReg <= 1'h0;
      allReg <= 1'h0;
      wenReg <= 1'h0;
      beReg <= 1'h0;
      addrReg <= 9'h0;
      dataInReg <= 66'h0;
      renReg <= 1'h0;
      addrRdReg <= 9'h0;
    end
    else begin
      if (activated) begin
        arrayReg <= mbist_array;
        allReg <= mbist_all;
        wenReg <= mbist_writeen;
        renReg <= mbist_readen;
      end
      reqReg <= mbist_req;
      if (activated & (mbist_readen | mbist_writeen)) begin
        beReg <= mbist_be;
        addrReg <= mbist_addr;
        dataInReg <= mbist_indata;
        addrRdReg <= mbist_addr_rd;
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        arrayReg = _RANDOM[2'h0][4:0];
        reqReg = _RANDOM[2'h0][5];
        allReg = _RANDOM[2'h0][6];
        wenReg = _RANDOM[2'h0][7];
        beReg = _RANDOM[2'h0][8];
        addrReg = _RANDOM[2'h0][17:9];
        dataInReg = {_RANDOM[2'h0][31:18], _RANDOM[2'h1], _RANDOM[2'h2][19:0]};
        renReg = _RANDOM[2'h2][20];
        addrRdReg = _RANDOM[2'h2][29:21];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        arrayReg = 5'h0;
        reqReg = 1'h0;
        allReg = 1'h0;
        wenReg = 1'h0;
        beReg = 1'h0;
        addrReg = 9'h0;
        dataInReg = 66'h0;
        renReg = 1'h0;
        addrRdReg = 9'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign mbist_ack = reqReg;
  assign mbist_outdata =
    sramDataOut_0 | sramDataOut_1 | sramDataOut_2 | sramDataOut_3 | sramDataOut_4
    | sramDataOut_5 | sramDataOut_6 | sramDataOut_7;
  assign toSRAM_0_addr = doSpread ? addrReg : 9'h0;
  assign toSRAM_0_addr_rd = doSpread ? addrRdReg : 9'h0;
  assign toSRAM_0_wdata = dataInReg;
  assign toSRAM_0_wmask = beReg;
  assign toSRAM_0_re = doSpread & renReg;
  assign toSRAM_0_we = doSpread & wenReg;
  assign toSRAM_0_ack = reqReg;
  assign toSRAM_0_selectedOH = allReg | ~reqReg | selectedVec_0;
  assign toSRAM_0_array = arrayReg;
  assign toSRAM_1_addr = doSpread_1 ? addrReg : 9'h0;
  assign toSRAM_1_addr_rd = doSpread_1 ? addrRdReg : 9'h0;
  assign toSRAM_1_wdata = dataInReg;
  assign toSRAM_1_wmask = beReg;
  assign toSRAM_1_re = doSpread_1 & renReg;
  assign toSRAM_1_we = doSpread_1 & wenReg;
  assign toSRAM_1_ack = reqReg;
  assign toSRAM_1_selectedOH = allReg | ~reqReg | selectedVec_0_1;
  assign toSRAM_1_array = arrayReg;
  assign toSRAM_2_addr = doSpread_2 ? addrReg : 9'h0;
  assign toSRAM_2_addr_rd = doSpread_2 ? addrRdReg : 9'h0;
  assign toSRAM_2_wdata = dataInReg;
  assign toSRAM_2_wmask = beReg;
  assign toSRAM_2_re = doSpread_2 & renReg;
  assign toSRAM_2_we = doSpread_2 & wenReg;
  assign toSRAM_2_ack = reqReg;
  assign toSRAM_2_selectedOH = allReg | ~reqReg | selectedVec_0_2;
  assign toSRAM_2_array = arrayReg;
  assign toSRAM_3_addr = doSpread_3 ? addrReg : 9'h0;
  assign toSRAM_3_addr_rd = doSpread_3 ? addrRdReg : 9'h0;
  assign toSRAM_3_wdata = dataInReg;
  assign toSRAM_3_wmask = beReg;
  assign toSRAM_3_re = doSpread_3 & renReg;
  assign toSRAM_3_we = doSpread_3 & wenReg;
  assign toSRAM_3_ack = reqReg;
  assign toSRAM_3_selectedOH = allReg | ~reqReg | selectedVec_0_3;
  assign toSRAM_3_array = arrayReg;
  assign toSRAM_4_addr = doSpread_4 ? addrReg : 9'h0;
  assign toSRAM_4_addr_rd = doSpread_4 ? addrRdReg : 9'h0;
  assign toSRAM_4_wdata = dataInReg;
  assign toSRAM_4_wmask = beReg;
  assign toSRAM_4_re = doSpread_4 & renReg;
  assign toSRAM_4_we = doSpread_4 & wenReg;
  assign toSRAM_4_ack = reqReg;
  assign toSRAM_4_selectedOH = allReg | ~reqReg | selectedVec_0_4;
  assign toSRAM_4_array = arrayReg;
  assign toSRAM_5_addr = doSpread_5 ? addrReg : 9'h0;
  assign toSRAM_5_addr_rd = doSpread_5 ? addrRdReg : 9'h0;
  assign toSRAM_5_wdata = dataInReg;
  assign toSRAM_5_wmask = beReg;
  assign toSRAM_5_re = doSpread_5 & renReg;
  assign toSRAM_5_we = doSpread_5 & wenReg;
  assign toSRAM_5_ack = reqReg;
  assign toSRAM_5_selectedOH = allReg | ~reqReg | selectedVec_0_5;
  assign toSRAM_5_array = arrayReg;
  assign toSRAM_6_addr = doSpread_6 ? addrReg : 9'h0;
  assign toSRAM_6_addr_rd = doSpread_6 ? addrRdReg : 9'h0;
  assign toSRAM_6_wdata = dataInReg;
  assign toSRAM_6_wmask = beReg;
  assign toSRAM_6_re = doSpread_6 & renReg;
  assign toSRAM_6_we = doSpread_6 & wenReg;
  assign toSRAM_6_ack = reqReg;
  assign toSRAM_6_selectedOH = allReg | ~reqReg | selectedVec_0_6;
  assign toSRAM_6_array = arrayReg;
  assign toSRAM_7_addr = doSpread_7 ? addrReg : 9'h0;
  assign toSRAM_7_addr_rd = doSpread_7 ? addrRdReg : 9'h0;
  assign toSRAM_7_wdata = dataInReg;
  assign toSRAM_7_wmask = beReg;
  assign toSRAM_7_re = doSpread_7 & renReg;
  assign toSRAM_7_we = doSpread_7 & wenReg;
  assign toSRAM_7_ack = reqReg;
  assign toSRAM_7_selectedOH = allReg | ~reqReg | selectedVec_0_7;
  assign toSRAM_7_array = arrayReg;
endmodule

