Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Sat Sep 27 21:20:09 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 98.87%
Constraint File     : D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -7.232ns, STNS: -338.748ns
	HWNS: 0.024ns, HTNS: 0.000ns
	Period Check WNS: 3.366ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         2515   u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
           clk1:      150.015          659   u_clk/pll_inst.clkc[0]
           clk2:      125.000          244   phy1_rgmii_rx_clk
           clk3:      125.000          183   u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
           clk4:       62.500          101   u_PLL_HDMI_CLK/pll_inst.clkc[0]
           clk5:       50.000           67   clk_in
           clk6:      312.500           37   u_PLL_HDMI_CLK/pll_inst.clkc[1]
           clk7:      150.015            1   u_clk/pll_inst.clkc[2]
           clk8:      125.000            1   u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                 9.887         101.143           -1.887    -33.326            0.024      0.000            0.138             2515                7             no       no
       clk1           local            0.000      3.333                 6.666         150.015                21.130          47.326           -7.232   -236.099            0.062      0.000            0.326              659                6             no       no
       clk2           local            0.000      4.000                 8.000         125.000                 6.238         160.308            1.762      0.000            0.136      0.000            0.326              244                5             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 7.521         132.961            0.479      0.000            0.095      0.000            0.254              183                6             no       no
       clk4           local            0.000      8.000                16.000          62.500                43.766          22.849           -2.322     -6.188            0.137      0.000            0.138              101                6             no       no
       clk5           local            0.000     10.000                20.000          50.000                 7.556         132.345           12.444      0.000            0.359      0.000            0.254               67                6             no       no
       clk6           local            0.000      1.600                 3.200         312.500                 2.839         352.237            0.361      0.000            0.244      0.000            0.480               37                1             no       no
       clk7           local            3.333      0.000                 6.666         150.015                10.878          91.929           -2.106    -63.135            3.334      0.000            0.000                1                1             no       no
       clk8           local            2.000      6.000                 8.000         125.000                 4.156         240.616            0.961      0.000            6.346      0.000            0.000                1                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     9.887ns
Fmax           :     101.143MHz

Statistics:
Max            : SWNS     -1.887ns, STNS    -33.326ns,        90 Viol Endpoints,      7868 Total Endpoints,     42117 Paths Analyzed
Min            : HWNS      0.024ns, HTNS      0.000ns,         0 Viol Endpoints,      7868 Total Endpoints,     42117 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.887ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[111]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.607ns (cell 2.526ns (26%), net 7.081ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT2=2  LUT4=1  LUT3=1 )
Max Fanout          : 40
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y042z3          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.q[0]
net (fo=4)                              0.924          2.939          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache[3][24],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.c[0]
LUT2                x018y044z1          0.251    r     3.190       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.f[0]
net (fo=1)                              0.456          3.646          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_156,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_361.a[1]
LUT2                x019y045z0          0.408    f     4.054       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_361.f[1]
net (fo=1)                              0.897          4.951          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_158,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.b[1]
LUT5                x019y042z3          0.431    f     5.382       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.f[1]
net (fo=1)                              0.649          6.031          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_160,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_333.c[0]
LUT4                x018y047z2          0.348    f     6.379       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_333.f[0]
net (fo=11)                             0.505          6.884          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_173,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[15]_syn_4.b[0]
LUT3                x018y051z2          0.431    f     7.315       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[15]_syn_4.f[0]
net (fo=1)                              0.456          7.771          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux14_syn_2[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.a[1]
LUT5                x018y050z3          0.424    f     8.195       6  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.f[1]
net (fo=40)                             3.194         11.389          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[111]_syn_4.ce
reg                 x007y057z3          0.087    r    11.476               
--------------------------------------------------------------------  ---------------
Arrival                                               11.476               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[111]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.887               

Slack               : -1.520ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[97]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.240ns (cell 2.526ns (27%), net 6.714ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT2=2  LUT4=1  LUT3=1 )
Max Fanout          : 40
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y042z3          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.q[0]
net (fo=4)                              0.924          2.939          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache[3][24],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.c[0]
LUT2                x018y044z1          0.251    r     3.190       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.f[0]
net (fo=1)                              0.456          3.646          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_156,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_361.a[1]
LUT2                x019y045z0          0.408    f     4.054       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_361.f[1]
net (fo=1)                              0.897          4.951          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_158,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.b[1]
LUT5                x019y042z3          0.431    f     5.382       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.f[1]
net (fo=1)                              0.649          6.031          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_160,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_333.c[0]
LUT4                x018y047z2          0.348    f     6.379       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_333.f[0]
net (fo=11)                             0.505          6.884          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_173,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[15]_syn_4.b[0]
LUT3                x018y051z2          0.431    f     7.315       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[15]_syn_4.f[0]
net (fo=1)                              0.456          7.771          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux14_syn_2[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.a[1]
LUT5                x018y050z3          0.424    f     8.195       6  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.f[1]
net (fo=40)                             2.827         11.022          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[97]_syn_4.ce
reg                 x010y057z3          0.087    r    11.109               
--------------------------------------------------------------------  ---------------
Arrival                                               11.109               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[97]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.520               

Slack               : -1.357ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[120]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.077ns (cell 2.526ns (27%), net 6.551ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT2=2  LUT4=1  LUT3=1 )
Max Fanout          : 40
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y042z3          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.q[0]
net (fo=4)                              0.924          2.939          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache[3][24],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.c[0]
LUT2                x018y044z1          0.251    r     3.190       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.f[0]
net (fo=1)                              0.456          3.646          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_156,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_361.a[1]
LUT2                x019y045z0          0.408    f     4.054       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_361.f[1]
net (fo=1)                              0.897          4.951          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_158,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.b[1]
LUT5                x019y042z3          0.431    f     5.382       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.f[1]
net (fo=1)                              0.649          6.031          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_160,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_333.c[0]
LUT4                x018y047z2          0.348    f     6.379       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_333.f[0]
net (fo=11)                             0.505          6.884          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_173,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[15]_syn_4.b[0]
LUT3                x018y051z2          0.431    f     7.315       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[15]_syn_4.f[0]
net (fo=1)                              0.456          7.771          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux14_syn_2[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.a[1]
LUT5                x018y050z3          0.424    f     8.195       6  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.f[1]
net (fo=40)                             2.664         10.859          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[120]_syn_4.ce
reg                 x010y055z2          0.087    r    10.946               
--------------------------------------------------------------------  ---------------
Arrival                                               10.946               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[120]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.357               

Slack               : -1.124ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_mac_address_reg[45]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[158]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.844ns (cell 2.546ns (28%), net 6.298ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=3  LUT2=2  LUT4=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_mac_address_reg[45]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y051z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_mac_address_reg[45]_syn_4.q[0]
net (fo=9)                              0.802          2.817          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[31],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_444.d[0]
LUT2                x020y048z3          0.262    r     3.079       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_444.f[0]
net (fo=1)                              0.594          3.673          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/eq2_syn_161,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.a[1]
LUT2                x022y048z3          0.424    f     4.097       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.f[1]
net (fo=1)                              0.591          4.688          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_209,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[11]_syn_4.a[0]
LUT5                x022y048z2          0.424    f     5.112       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[11]_syn_4.f[0]
net (fo=1)                              0.548          5.660          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_217,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_362.c[0]
LUT5                x025y047z2          0.348    f     6.008       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_362.f[0]
net (fo=11)                             0.881          6.889          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_236,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.b[0]
LUT5                x018y050z3          0.431    f     7.320       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.f[0]
net (fo=1)                              0.456          7.776          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux17_syn_2[190],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[11]_syn_4.a[1]
LUT4                x018y050z2          0.424    f     8.200       6  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[11]_syn_4.f[1]
net (fo=29)                             2.426         10.626          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[190],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[158]_syn_4.ce
reg                 x018y059z1          0.087    r    10.713               
--------------------------------------------------------------------  ---------------
Arrival                                               10.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[158]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.124               

Slack               : -1.118ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_mac_address_reg[45]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.838ns (cell 2.546ns (28%), net 6.292ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=3  LUT2=2  LUT4=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_mac_address_reg[45]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y051z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_mac_address_reg[45]_syn_4.q[0]
net (fo=9)                              0.802          2.817          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[31],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_444.d[0]
LUT2                x020y048z3          0.262    r     3.079       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_444.f[0]
net (fo=1)                              0.594          3.673          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/eq2_syn_161,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.a[1]
LUT2                x022y048z3          0.424    f     4.097       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.f[1]
net (fo=1)                              0.591          4.688          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_209,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[11]_syn_4.a[0]
LUT5                x022y048z2          0.424    f     5.112       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[11]_syn_4.f[0]
net (fo=1)                              0.548          5.660          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_217,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_362.c[0]
LUT5                x025y047z2          0.348    f     6.008       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_362.f[0]
net (fo=11)                             0.881          6.889          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_236,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.b[0]
LUT5                x018y050z3          0.431    f     7.320       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.f[0]
net (fo=1)                              0.456          7.776          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux17_syn_2[190],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[11]_syn_4.a[1]
LUT4                x018y050z2          0.424    f     8.200       6  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[11]_syn_4.f[1]
net (fo=29)                             2.420         10.620          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[190],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_4.ce
reg                 x013y059z3          0.087    r    10.707               
--------------------------------------------------------------------  ---------------
Arrival                                               10.707               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.118               

Slack               : -1.073ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[9]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[33]_syn_4.a[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.793ns (cell 2.936ns (33%), net 5.857ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=3  LUT4=3 )
Max Fanout          : 48
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[9]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x027y038z3          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address_reg[9]_syn_4.q[0]
net (fo=9)                              1.654          3.669          net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[9],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[84]_syn_4.c[1]
LUT4                x023y049z3          0.348    f     4.017       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[84]_syn_4.f[1]
net (fo=1)                              0.603          4.620          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_73,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_386.a[1]
LUT4                x021y048z3          0.424    f     5.044       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_386.f[1]
net (fo=1)                              0.615          5.659          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_78,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_350.b[1]
LUT5                x019y045z2          0.431    f     6.090       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_350.f[1]
net (fo=1)                              0.456          6.546          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_82,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_315.a[0]
LUT4                x017y045z2          0.424    f     6.970       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_315.f[0]
net (fo=48)                             1.791          8.761          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_120,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[177]_syn_4.b[1]
LUT5                x017y057z2          0.431    f     9.192       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[177]_syn_4.f[1]
net (fo=2)                              0.738          9.930          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[33]_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[33]_syn_4.a[0]
LUT5 (reg)          x017y057z1          0.732    f    10.662       6  net: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/ip_tx_dst_mac_address[33],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.662               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_reg[33]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.073               

Slack               : -1.050ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[104]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.770ns (cell 2.526ns (28%), net 6.244ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT2=2  LUT4=1  LUT3=1 )
Max Fanout          : 40
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y042z3          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.q[0]
net (fo=4)                              0.924          2.939          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache[3][24],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.c[0]
LUT2                x018y044z1          0.251    r     3.190       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.f[0]
net (fo=1)                              0.456          3.646          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_156,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_361.a[1]
LUT2                x019y045z0          0.408    f     4.054       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_361.f[1]
net (fo=1)                              0.897          4.951          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_158,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.b[1]
LUT5                x019y042z3          0.431    f     5.382       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.f[1]
net (fo=1)                              0.649          6.031          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_160,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_333.c[0]
LUT4                x018y047z2          0.348    f     6.379       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_333.f[0]
net (fo=11)                             0.505          6.884          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_173,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[15]_syn_4.b[0]
LUT3                x018y051z2          0.431    f     7.315       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[15]_syn_4.f[0]
net (fo=1)                              0.456          7.771          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux14_syn_2[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.a[1]
LUT5                x018y050z3          0.424    f     8.195       6  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.f[1]
net (fo=40)                             2.357         10.552          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[104]_syn_4.ce
reg                 x011y054z2          0.087    r    10.639               
--------------------------------------------------------------------  ---------------
Arrival                                               10.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[104]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.050               

Slack               : -0.993ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[117]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 2.526ns (28%), net 6.187ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT2=2  LUT4=1  LUT3=1 )
Max Fanout          : 40
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y042z3          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_426.q[0]
net (fo=4)                              0.924          2.939          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache[3][24],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.c[0]
LUT2                x018y044z1          0.251    r     3.190       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_372.f[0]
net (fo=1)                              0.456          3.646          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_156,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_361.a[1]
LUT2                x019y045z0          0.408    f     4.054       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_361.f[1]
net (fo=1)                              0.897          4.951          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_158,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.b[1]
LUT5                x019y042z3          0.431    f     5.382       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.f[1]
net (fo=1)                              0.649          6.031          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_160,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_333.c[0]
LUT4                x018y047z2          0.348    f     6.379       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_333.f[0]
net (fo=11)                             0.505          6.884          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_173,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[15]_syn_4.b[0]
LUT3                x018y051z2          0.431    f     7.315       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[15]_syn_4.f[0]
net (fo=1)                              0.456          7.771          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux14_syn_2[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.a[1]
LUT5                x018y050z3          0.424    f     8.195       6  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.f[1]
net (fo=40)                             2.300         10.495          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[117]_syn_4.ce
reg                 x012y059z3          0.087    r    10.582               
--------------------------------------------------------------------  ---------------
Arrival                                               10.582               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[117]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.993               

Slack               : -0.971ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_mac_address_reg[45]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[153]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.691ns (cell 2.546ns (29%), net 6.145ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=3  LUT2=2  LUT4=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_mac_address_reg[45]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y051z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_mac_address_reg[45]_syn_4.q[0]
net (fo=9)                              0.802          2.817          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[31],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_444.d[0]
LUT2                x020y048z3          0.262    r     3.079       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_444.f[0]
net (fo=1)                              0.594          3.673          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/eq2_syn_161,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.a[1]
LUT2                x022y048z3          0.424    f     4.097       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.f[1]
net (fo=1)                              0.591          4.688          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_209,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[11]_syn_4.a[0]
LUT5                x022y048z2          0.424    f     5.112       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[11]_syn_4.f[0]
net (fo=1)                              0.548          5.660          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_217,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_362.c[0]
LUT5                x025y047z2          0.348    f     6.008       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_362.f[0]
net (fo=11)                             0.881          6.889          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_236,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.b[0]
LUT5                x018y050z3          0.431    f     7.320       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.f[0]
net (fo=1)                              0.456          7.776          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux17_syn_2[190],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[11]_syn_4.a[1]
LUT4                x018y050z2          0.424    f     8.200       6  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[11]_syn_4.f[1]
net (fo=29)                             2.273         10.473          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[190],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[153]_syn_4.ce
reg                 x012y059z2          0.087    r    10.560               
--------------------------------------------------------------------  ---------------
Arrival                                               10.560               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[153]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.971               

Slack               : -0.961ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_mac_address_reg[45]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[178]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.681ns (cell 2.546ns (29%), net 6.135ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=3  LUT2=2  LUT4=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_mac_address_reg[45]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y051z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_mac_address_reg[45]_syn_4.q[0]
net (fo=9)                              0.802          2.817          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[31],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_444.d[0]
LUT2                x020y048z3          0.262    r     3.079       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_444.f[0]
net (fo=1)                              0.594          3.673          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/eq2_syn_161,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.a[1]
LUT2                x022y048z3          0.424    f     4.097       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_353.f[1]
net (fo=1)                              0.591          4.688          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_209,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[11]_syn_4.a[0]
LUT5                x022y048z2          0.424    f     5.112       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[11]_syn_4.f[0]
net (fo=1)                              0.548          5.660          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_217,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_362.c[0]
LUT5                x025y047z2          0.348    f     6.008       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_362.f[0]
net (fo=11)                             0.881          6.889          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_236,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.b[0]
LUT5                x018y050z3          0.431    f     7.320       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[19]_syn_4.f[0]
net (fo=1)                              0.456          7.776          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux17_syn_2[190],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[11]_syn_4.a[1]
LUT4                x018y050z2          0.424    f     8.200       6  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/source_ip_address_reg[11]_syn_4.f[1]
net (fo=29)                             2.263         10.463          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[190],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[178]_syn_4.ce
reg                 x017y058z2          0.087    r    10.550               
--------------------------------------------------------------------  ---------------
Arrival                                               10.550               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[178]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.961               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             8.000             3.300             4.700   u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.clkw
    ERAM             8.000             3.300             4.700   u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.clkw
    ERAM             8.000             3.300             4.700   u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
    ERAM             8.000             3.300             4.700   u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.024ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.addra[12] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.369ns (cell 0.109ns (29%), net 0.260ns (71%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y050z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/wr_addr_reg[10]_syn_4.q[0]
net (fo=6)                              0.260          1.703          net: u_udp_top/u6_tx_fifo/wr_addr[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.addra[12]
EMB (reg)           x032y045            0.000    f     1.703       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.703               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.024               

Slack               : 0.141ns
Begin Point         : u_udp_rx_buf/vid_de_reg_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.we (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.109ns (22%), net 0.377ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_rx_buf/vid_de_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x018y009z1          0.109    f     1.443          pin: u_udp_rx_buf/vid_de_reg_syn_5.q[1]
net (fo=20)                             0.377          1.820          net: u_udp_rx_buf/vid_de,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(28)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.we
FIFO (reg)          x024y009            0.000    f     1.820               
--------------------------------------------------------------------  ---------------
Arrival                                                1.820               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.141               

Slack               : 0.146ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.csa[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.491ns (cell 0.109ns (22%), net 0.382ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y050z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/wr_addr_reg[10]_syn_4.q[1]
net (fo=6)                              0.382          1.825          net: u_udp_top/u6_tx_fifo/wr_addr[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.csa[0]
EMB (reg)           x032y045            0.000    f     1.825               
--------------------------------------------------------------------  ---------------
Arrival                                                1.825               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.146               

Slack               : 0.151ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r1_reg[10]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r2_reg[10]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r1_reg[10]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x005y036z2          0.109    f     1.443          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r1_reg[10]_syn_3.q[1]
net (fo=1)                              0.216          1.659          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r1[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r2_reg[10]_syn_4.mi[1]
reg                 x005y035z3          0.095    f     1.754          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r2_reg[10]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.151               

Slack               : 0.151ns
Begin Point         : u_udp_top/u7_rx_fifo/rd_data_pipe_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/rd_data_out_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u7_rx_fifo/rd_data_pipe_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y035z3          0.109    f     1.443          pin: u_udp_top/u7_rx_fifo/rd_data_pipe_reg[1]_syn_4.q[1]
net (fo=1)                              0.216          1.659          net: u_udp_top/u7_rx_fifo/rd_data_pipe[1],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(96)
                                                                      pin: u_udp_top/u7_rx_fifo/rd_data_out_reg[1]_syn_3.mi[1]
reg                 x034y036z3          0.095    f     1.754          net: u_udp_top/u7_rx_fifo/rd_data_out[1],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(21)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u7_rx_fifo/rd_data_out_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.151               

Slack               : 0.160ns
Begin Point         : u_udp_top/u7_rx_fifo/rd_addr_reg[7]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_1.addrb[10] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.505ns (cell 0.109ns (21%), net 0.396ns (79%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u7_rx_fifo/rd_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y031z2          0.109    f     1.443          pin: u_udp_top/u7_rx_fifo/rd_addr_reg[7]_syn_4.q[1]
net (fo=7)                              0.396          1.839          net: u_udp_top/u7_rx_fifo/rd_addr[7],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(89)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_1.addrb[10]
EMB (reg)           x032y027            0.000    f     1.839       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.839               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_1.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.160               

Slack               : 0.160ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r1_reg[10]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r2_reg[10]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r1_reg[10]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x005y036z2          0.109    f     1.443          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r1_reg[10]_syn_3.q[0]
net (fo=1)                              0.225          1.668          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r1[11],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r2_reg[10]_syn_4.mi[0]
reg                 x005y035z3          0.095    f     1.763          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r2[11],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r2_reg[10]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.160               

Slack               : 0.167ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/gray_rdaddress_reg[12]_syn_6.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r1_reg[7]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.204ns (46%), net 0.232ns (54%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/gray_rdaddress_reg[12]_syn_6.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x006y037z0          0.109    f     1.443          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/gray_rdaddress_reg[12]_syn_6.q[1]
net (fo=4)                              0.232          1.675          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/gray_rdaddress[12],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r1_reg[7]_syn_3.mi[0]
reg                 x006y035z1          0.095    f     1.770          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r1[12],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_r2w_r1_reg[7]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.167               

Slack               : 0.182ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[12] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.527ns (cell 0.109ns (20%), net 0.418ns (80%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x026y012z1          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.q[1]
net (fo=4)                              0.418          1.861          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[12]
EMB (reg)           x024y018            0.000    f     1.861       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.861               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.182               

Slack               : 0.199ns
Begin Point         : u_udp_top/u7_rx_fifo/rd_addr_reg[7]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.addrb[10] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.544ns (cell 0.109ns (20%), net 0.435ns (80%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u7_rx_fifo/rd_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y031z2          0.109    f     1.443          pin: u_udp_top/u7_rx_fifo/rd_addr_reg[7]_syn_4.q[1]
net (fo=7)                              0.435          1.878          net: u_udp_top/u7_rx_fifo/rd_addr[7],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(89)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.addrb[10]
EMB (reg)           x032y027            0.000    f     1.878       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.878               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.199               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     6.812ns
Fmax           :     146.800MHz

Statistics:
Max            : SWNS     -0.146ns, STNS     -0.212ns,         4 Viol Endpoints,      1425 Total Endpoints,      3634 Paths Analyzed
Min            : HWNS      0.062ns, HTNS      0.000ns,         0 Viol Endpoints,      1425 Total Endpoints,      3634 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.146ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[3]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.532ns (cell 5.100ns (78%), net 1.432ns (22%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[3]
net (fo=1)                              0.814          6.643          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[3],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[3]_syn_4.a[1]
LUT4                x010y017z1          0.408    f     7.051       1  pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[3]_syn_4.f[1]
net (fo=2)                              0.618          7.669          net: u2_ram/App_wr_din[3]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[3]_syn_4.a[1]
LUT5 (reg)          x014y016z1          0.732    f     8.401       2  net: u2_ram/u2_wrrd/app_wr_din_1d[3],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.401               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[3]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.146               

Slack               : -0.029ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.415ns (cell 4.933ns (76%), net 1.482ns (24%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[8]
net (fo=1)                              0.688          6.517          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[24],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[11]_syn_4.b[0]
LUT4                x009y018z3          0.431    f     6.948       1  pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[11]_syn_4.f[0]
net (fo=1)                              0.794          7.742          net: u2_ram/App_wr_din[24]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.a[1]
LUT5 (reg)          x012y014z2          0.542    f     8.284       2  net: u2_ram/u2_wrrd/app_wr_din_1d[24],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.284               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[24]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.029               

Slack               : -0.025ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[19]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.411ns (cell 5.123ns (79%), net 1.288ns (21%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[3]
net (fo=1)                              0.673          6.502          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[19],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[10]_syn_4.b[0]
LUT4                x010y017z2          0.431    f     6.933       1  pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[10]_syn_4.f[0]
net (fo=2)                              0.615          7.548          net: u2_ram/App_wr_din[19]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[19]_syn_4.a[1]
LUT5 (reg)          x012y014z0          0.732    f     8.280       2  net: u2_ram/u2_wrrd/app_wr_din_1d[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.280               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[19]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.025               

Slack               : -0.012ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[6]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.398ns (cell 5.116ns (79%), net 1.282ns (21%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[6]
net (fo=1)                              0.651          6.480          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[6],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[16]_syn_4.a[0]
LUT4                x009y019z3          0.424    f     6.904       1  pin: app_fdma_inst/app_rd_addr_reg[16]_syn_4.f[0]
net (fo=2)                              0.631          7.535          net: u2_ram/App_wr_din[6]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[6]_syn_4.a[1]
LUT5 (reg)          x013y017z1          0.732    f     8.267       2  net: u2_ram/u2_wrrd/app_wr_din_1d[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.267               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[6]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.012               

Slack               : 0.009ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.377ns (cell 5.100ns (79%), net 1.277ns (21%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[7]
net (fo=1)                              0.515          6.344          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[7],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[11]_syn_4.a[0]
LUT4                x009y019z1          0.408    f     6.752       1  pin: app_fdma_inst/app_rd_addr_reg[11]_syn_4.f[0]
net (fo=2)                              0.762          7.514          net: u2_ram/App_wr_din[7]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.a[1]
LUT5 (reg)          x014y018z1          0.732    f     8.246       2  net: u2_ram/u2_wrrd/app_wr_din_1d[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.246               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[7]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.009               

Slack               : 0.015ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[23]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.371ns (cell 4.926ns (77%), net 1.445ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[7]
net (fo=1)                              0.651          6.480          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[23],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[8]_syn_4.a[0]
LUT4                x009y019z2          0.424    f     6.904       1  pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[8]_syn_4.f[0]
net (fo=1)                              0.794          7.698          net: u2_ram/App_wr_din[23]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[23]_syn_4.a[1]
LUT5 (reg)          x014y017z2          0.542    f     8.240       2  net: u2_ram/u2_wrrd/app_wr_din_1d[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.240               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[23]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.015               

Slack               : 0.017ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[21]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.369ns (cell 4.910ns (77%), net 1.459ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.doa[6]
net (fo=1)                              0.795          6.624          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[22],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.a[0]
LUT4                x009y018z1          0.408    f     7.032       1  pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.f[0]
net (fo=1)                              0.664          7.696          net: u2_ram/App_wr_din[22]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[21]_syn_4.a[0]
LUT5 (reg)          x012y014z3          0.542    f     8.238       2  net: u2_ram/u2_wrrd/app_wr_din_1d[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.238               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[21]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.017               

Slack               : 0.047ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/App_wr_din[1]_syn_6.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.339ns (cell 4.910ns (77%), net 1.429ns (23%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[5]
net (fo=1)                              0.814          6.643          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[5],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.a[1]
LUT4                x009y018z1          0.408    f     7.051       1  pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[5]_syn_4.f[1]
net (fo=1)                              0.615          7.666          net: u2_ram/App_wr_din[5]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[1]_syn_6.a[0]
LUT5 (reg)          x011y015z3          0.542    f     8.208       2  net: u2_ram/u2_wrrd/app_wr_din_1d[5],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/App_wr_din[1]_syn_6.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.047               

Slack               : 0.047ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.339ns (cell 4.835ns (76%), net 1.504ns (24%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            3.960    f     5.829          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[0]
net (fo=1)                              0.847          6.676          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_2[0],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(28)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[3]_syn_4.b[0]
LUT4                x010y017z1          0.333    f     7.009       1  pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[3]_syn_4.f[0]
net (fo=1)                              0.657          7.666          net: u2_ram/App_wr_din[0]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.a[1]
LUT5 (reg)          x013y014z3          0.542    f     8.208       2  net: u2_ram/u2_wrrd/app_wr_din_1d[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.047               

Slack               : 0.060ns
Begin Point         : app_fdma_inst/rburst_len_reg[3]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[0]_syn_4.d[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.326ns (cell 2.587ns (40%), net 3.739ns (60%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT4=2  LUT2=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rburst_len_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y012z3          0.146    r     2.015          pin: app_fdma_inst/rburst_len_reg[3]_syn_4.q[1]
net (fo=2)                              0.765          2.780          net: app_fdma_inst/rburst_len[3],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(148)
                                                                      pin: uiSensorRGB565_inst/cmos_vsync_r2_reg_syn_5.d[1]
LUT4                x002y011z0          0.205    r     2.985       1  pin: uiSensorRGB565_inst/cmos_vsync_r2_reg_syn_5.f[1]
net (fo=5)                              0.757          3.742          net: app_fdma_inst/mux20_syn_174,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_232.d[0]
LUT2                x003y012z0          0.205    r     3.947       2  pin: app_fdma_inst/mux20_syn_232.f[0]
net (fo=2)                              0.309          4.256          net: app_fdma_inst/mux20_syn_178,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_244.a[1]
LUT2                x003y011z3          0.424    f     4.680       3  pin: app_fdma_inst/mux20_syn_244.f[1]
net (fo=2)                              0.594          5.274          net: app_fdma_inst/mux20_syn_180,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_246.a[1]
LUT5                x002y011z1          0.618    f     5.892       4  pin: app_fdma_inst/mux20_syn_246.fx[0]
net (fo=4)                              0.662          6.554          net: app_fdma_inst/mux20_syn_198,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/rd_en_reg_syn_7.a[1]
LUT5                x003y011z0          0.618    f     7.172       5  pin: app_fdma_inst/rd_en_reg_syn_7.fx[0]
net (fo=1)                              0.652          7.824          net: app_fdma_inst/rd_en_reg_syn_3,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(210)
                                                                      pin: app_fdma_inst/state_reg[0]_syn_4.d[0]
LUT4 (reg)          x004y009z2          0.371    r     8.195       6  net: app_fdma_inst/state_reg_syn_1[0],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(210)
--------------------------------------------------------------------  ---------------
Arrival                                                8.195               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[0]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.060               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.062ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_27.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[0]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.444ns (cell 0.196ns (44%), net 0.248ns (56%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_27.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y010z0          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_27.q[0]
net (fo=41)                             0.248          1.691          net: app_fdma_inst/sdr_init_done_dup_59,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/state_reg[0]_syn_4.sr
reg                 x004y009z2          0.087    r     1.778               
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.062               

Slack               : 0.094ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.109ns (22%), net 0.380ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y025z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.q[0]
net (fo=6)                              0.380          1.823          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst
FIFO (reg)          x008y018            0.000    f     1.823               
--------------------------------------------------------------------  ---------------
Arrival                                                1.823               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.088          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.094               

Slack               : 0.094ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.109ns (22%), net 0.380ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y025z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.q[0]
net (fo=6)                              0.380          1.823          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rprst
FIFO (reg)          x008y018            0.000    f     1.823               
--------------------------------------------------------------------  ---------------
Arrival                                                1.823               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.088          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.094               

Slack               : 0.145ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_1d_reg[19]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/fdma_rleft_cnt_reg[14]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.543ns (cell 0.196ns (36%), net 0.347ns (64%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 23
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_1d_reg[19]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x001y019z3          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_addr_1d_reg[19]_syn_3.q[0]
net (fo=23)                             0.347          1.790          net: app_fdma_inst/sdr_init_done_dup_63,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/fdma_rleft_cnt_reg[14]_syn_4.sr
reg                 x001y017z3          0.087    r     1.877               
--------------------------------------------------------------------  ---------------
Arrival                                                1.877               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/fdma_rleft_cnt_reg[14]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.145               

Slack               : 0.153ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_27.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/app_wr_en_reg_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.551ns (cell 0.196ns (35%), net 0.355ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_27.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y010z0          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_27.q[0]
net (fo=41)                             0.355          1.798          net: app_fdma_inst/sdr_init_done_dup_59,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/app_wr_en_reg_syn_4.sr
reg                 x005y011z1          0.087    r     1.885               
--------------------------------------------------------------------  ---------------
Arrival                                                1.885               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/app_wr_en_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.153               

Slack               : 0.153ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_27.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wbusy_dly_reg_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.551ns (cell 0.196ns (35%), net 0.355ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_27.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y010z0          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_27.q[0]
net (fo=41)                             0.355          1.798          net: app_fdma_inst/sdr_init_done_dup_59,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wbusy_dly_reg_syn_4.sr
reg                 x005y008z1          0.087    r     1.885               
--------------------------------------------------------------------  ---------------
Arrival                                                1.885               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wbusy_dly_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.153               

Slack               : 0.153ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_27.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[2]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.551ns (cell 0.196ns (35%), net 0.355ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_27.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y010z0          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_27.q[0]
net (fo=41)                             0.355          1.798          net: app_fdma_inst/sdr_init_done_dup_59,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/state_reg[2]_syn_4.sr
reg                 x005y011z0          0.087    r     1.885               
--------------------------------------------------------------------  ---------------
Arrival                                                1.885               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.153               

Slack               : 0.161ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_27.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rd_en_reg_syn_7.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.559ns (cell 0.196ns (35%), net 0.363ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_27.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y010z0          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_27.q[0]
net (fo=41)                             0.363          1.806          net: app_fdma_inst/sdr_init_done_dup_59,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/rd_en_reg_syn_7.sr
reg                 x003y011z0          0.087    r     1.893               
--------------------------------------------------------------------  ---------------
Arrival                                                1.893               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rd_en_reg_syn_7.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.161               

Slack               : 0.161ns
Begin Point         : u2_ram/u1_init_ref/sdr_init_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/app_rd_addr_reg[12]_syn_3.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.559ns (cell 0.196ns (35%), net 0.363ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 24
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y022z3          0.109    f     1.443          pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[0]_syn_4.q[0]
net (fo=24)                             0.363          1.806          net: app_fdma_inst/sdr_init_done,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[12]_syn_3.sr
reg                 x005y022z2          0.087    r     1.893               
--------------------------------------------------------------------  ---------------
Arrival                                                1.893               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[12]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.161               

Slack               : 0.161ns
Begin Point         : u2_ram/u1_init_ref/init_done_reg_syn_27.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/rburst_cnt_reg[1]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.559ns (cell 0.196ns (35%), net 0.363ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u1_init_ref/init_done_reg_syn_27.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y010z0          0.109    f     1.443          pin: u2_ram/u1_init_ref/init_done_reg_syn_27.q[0]
net (fo=41)                             0.363          1.806          net: app_fdma_inst/sdr_init_done_dup_59,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/rburst_cnt_reg[1]_syn_4.sr
reg                 x001y010z0          0.087    r     1.893               
--------------------------------------------------------------------  ---------------
Arrival                                                1.893               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rburst_cnt_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.161               


----------------------------------------------------------------------------------------------------
Path Group     :     phy1_rgmii_rx_clk -> phy1_rgmii_rx_clk
Type           :     Self
From Clock     :     phy1_rgmii_rx_clk
To Clock       :     phy1_rgmii_rx_clk
Min Period     :     6.238ns
Fmax           :     160.308MHz

Statistics:
Max            : SWNS      1.762ns, STNS      0.000ns,         0 Viol Endpoints,       681 Total Endpoints,      1443 Paths Analyzed
Min            : HWNS      0.136ns, HTNS      0.000ns,         0 Viol Endpoints,       681 Total Endpoints,      1443 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.762ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.958ns (cell 1.769ns (29%), net 4.189ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT2=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x035y058z3          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.q[0]
net (fo=7)                              1.902          6.295          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[5],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.d[0]
LUT2                x037y046z0          0.205    r     6.500       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.f[0]
net (fo=10)                             1.090          7.590          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/eq0_syn_39,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_8.d[1]
LUT5                x036y051z2          0.262    r     7.852       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_8.f[1]
net (fo=1)                              0.738          8.590          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_22.a[0]
LUT4                x037y052z2          0.424    f     9.014       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_22.f[0]
net (fo=2)                              0.459          9.473          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_4,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.a[1]
LUT5 (reg)          x037y055z0          0.732    f    10.205       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.205               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.762               

Slack               : 2.761ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[3]_syn_4.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 4.959ns (cell 1.241ns (25%), net 3.718ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x035y058z3          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.q[0]
net (fo=7)                              1.902          6.295          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[5],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.d[0]
LUT2                x037y046z0          0.205    r     6.500       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.f[0]
net (fo=10)                             0.931          7.431          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/eq0_syn_39,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[3]_syn_4.c[1]
LUT2                x036y049z3          0.348    f     7.779       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[3]_syn_4.f[1]
net (fo=4)                              0.885          8.664          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[3]_syn_4.a[0]
LUT4 (reg)          x036y050z3          0.542    f     9.206       3  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[22],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.206               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[3]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.761               

Slack               : 2.848ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[5]_syn_4.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 4.872ns (cell 1.636ns (33%), net 3.236ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT2=3  LUT5=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x035y058z3          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.q[1]
net (fo=7)                              1.250          5.643          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_24.d[0]
LUT2                x037y053z0          0.205    r     5.848       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_24.f[0]
net (fo=8)                              0.913          6.761          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/eq0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[3]_syn_4.c[0]
LUT2                x036y049z3          0.348    f     7.109       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[3]_syn_4.f[0]
net (fo=4)                              0.470          7.579          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_11,  NOFILE(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_bf_pipe_reg[0]_syn_4.d[0]
LUT2                x037y050z0          0.205    r     7.784       3  pin: u_udp_top/u7_rx_fifo/wr_bf_pipe_reg[0]_syn_4.f[0]
net (fo=4)                              0.603          8.387          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_13,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[5]_syn_4.a[1]
LUT5 (reg)          x036y052z0          0.732    f     9.119       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[26],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.119               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[5]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.848               

Slack               : 2.891ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[13]_syn_4.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 4.829ns (cell 1.430ns (29%), net 3.399ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT2=2 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x035y058z3          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.q[1]
net (fo=7)                              1.250          5.643          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_24.d[0]
LUT2                x037y053z0          0.205    r     5.848       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_24.f[0]
net (fo=8)                              0.913          6.761          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/eq0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[3]_syn_4.c[0]
LUT2                x036y049z3          0.348    f     7.109       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[3]_syn_4.f[0]
net (fo=4)                              0.618          7.727          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_11,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[3]_syn_4.d[1]
LUT4                x036y050z0          0.205    r     7.932       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[3]_syn_4.f[1]
net (fo=2)                              0.618          8.550          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n28,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[13]_syn_4.a[1]
LUT4 (reg)          x038y052z0          0.526    f     9.076       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[18],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.076               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[13]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.891               

Slack               : 2.926ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[3]_syn_4.d[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 4.794ns (cell 1.275ns (26%), net 3.519ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT2=2  LUT4=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x035y058z3          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.q[1]
net (fo=7)                              1.250          5.643          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_24.d[0]
LUT2                x037y053z0          0.205    r     5.848       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_24.f[0]
net (fo=8)                              0.913          6.761          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/eq0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[3]_syn_4.c[0]
LUT2                x036y049z3          0.348    f     7.109       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[3]_syn_4.f[0]
net (fo=4)                              0.618          7.727          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_11,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[3]_syn_4.d[1]
LUT4                x036y050z0          0.205    r     7.932       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[3]_syn_4.f[1]
net (fo=2)                              0.738          8.670          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n28,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[3]_syn_4.d[1]
LUT3 (reg)          x036y050z3          0.371    r     9.041       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[28],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.041               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[3]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.926               

Slack               : 3.000ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[12]_syn_4.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 4.720ns (cell 1.431ns (30%), net 3.289ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT2=2  LUT5=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x035y058z3          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[6]_syn_4.q[0]
net (fo=7)                              1.902          6.295          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[5],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.d[0]
LUT2                x037y046z0          0.205    r     6.500       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.f[0]
net (fo=10)                             0.931          7.431          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/eq0_syn_39,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[3]_syn_4.c[1]
LUT2                x036y049z3          0.348    f     7.779       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6_reg[3]_syn_4.f[1]
net (fo=4)                              0.456          8.235          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[12]_syn_4.a[1]
LUT5 (reg)          x037y051z1          0.732    f     8.967       3  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[19],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.967               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[12]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  3.000               

Slack               : 3.140ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 4.580ns (cell 1.217ns (26%), net 3.363ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT3=2  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg_syn_5.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x034y059z0          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg_syn_5.q[0]
net (fo=9)                              0.612          5.005          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[0]_syn_4.c[0]
LUT3                x034y058z2          0.348    f     5.353       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[0]_syn_4.f[0]
net (fo=3)                              0.755          6.108          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_2eMXJK4G_reg_syn_5.b[1]
LUT4                x037y056z3          0.431    f     6.539       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_2eMXJK4G_reg_syn_5.f[1]
net (fo=1)                              0.738          7.277          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux2_syn_49,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux2_syn_53.d[1]
LUT3                x037y056z0          0.205    r     7.482       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux2_syn_53.f[1]
net (fo=6)                              1.258          8.740          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux2_syn_13[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.ce
reg                 x037y054z2          0.087    r     8.827               
--------------------------------------------------------------------  ---------------
Arrival                                                8.827               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  3.140               

Slack               : 3.162ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 4.558ns (cell 2.292ns (50%), net 2.266ns (50%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=2  LUT3=2  LUT5=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[6]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x036y068z1          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[6]_syn_4.q[0]
net (fo=5)                              0.749          5.142          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_DuhVyho3[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_18.c[0]
LUT3                x037y067z3          0.348    f     5.490       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_18.f[0]
net (fo=1)                              0.158          5.648          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_18.a[1]
LUT3                x037y067z3          0.424    f     6.072       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_18.f[1]
net (fo=1)                              0.456          6.528          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_9,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.a[0]
LUT4                x037y067z2          0.424    f     6.952       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[0]_syn_4.f[0]
net (fo=1)                              0.594          7.546          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[12]_syn_4.a[0]
LUT5                x037y066z3          0.424    f     7.970       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[12]_syn_4.f[0]
net (fo=1)                              0.309          8.279          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_i1_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.a[1]
LUT4 (reg)          x037y067z0          0.526    f     8.805       5  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.805               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_20.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  3.162               

Slack               : 3.168ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_7jZ0fLLI_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_26.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 4.552ns (cell 1.805ns (39%), net 2.747ns (61%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=3  LUT4=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_7jZ0fLLI_reg_syn_5.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x036y059z0          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_7jZ0fLLI_reg_syn_5.q[0]
net (fo=12)                             0.940          5.333          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_uu8GINt8_reg_syn_17.b[0]
LUT5                x036y054z3          0.431    f     5.764       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_uu8GINt8_reg_syn_17.f[0]
net (fo=3)                              0.904          6.668          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh__reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh__reg_syn_17.d[1]
LUT5                x037y055z2          0.262    r     6.930       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh__reg_syn_17.f[1]
net (fo=2)                              0.594          7.524          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh__reg_syn_9,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[6]_syn_4.a[0]
LUT5                x037y057z2          0.424    f     7.948       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[6]_syn_4.f[0]
net (fo=1)                              0.309          8.257          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh__reg_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_26.a[0]
LUT4 (reg)          x037y056z2          0.542    f     8.799       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_aojnoUh_,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.799               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_26.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  3.168               

Slack               : 3.318ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[13]_syn_4.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 4.402ns (cell 1.196ns (27%), net 3.206ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x036y057z2          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_4.q[1]
net (fo=7)                              0.949          5.342          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_22.d[1]
LUT4                x037y052z2          0.262    r     5.604       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_22.f[1]
net (fo=5)                              0.982          6.586          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_3,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_5.d[0]
LUT2                x038y046z3          0.262    r     6.848       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_5.f[0]
net (fo=3)                              1.275          8.123          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n219,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[13]_syn_4.a[0]
LUT4 (reg)          x038y052z0          0.526    f     8.649       3  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[24],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.649               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[13]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  3.318               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.136ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_data_bram_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_1.dia[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.481ns (cell 0.109ns (22%), net 0.372ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_bram_reg[0]_syn_3.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x034y038z2          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_data_bram_reg[0]_syn_3.q[1]
net (fo=4)                              0.372          3.810          net: u_udp_top/u7_rx_fifo/wr_data_bram[0],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(81)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_1.dia[0]
EMB (reg)           x032y036            0.000    f     3.810       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.810               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.136               

Slack               : 0.139ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_data_bram_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_11.dia[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.484ns (cell 0.109ns (22%), net 0.375ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_bram_reg[0]_syn_3.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x034y038z2          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_data_bram_reg[0]_syn_3.q[1]
net (fo=4)                              0.375          3.813          net: u_udp_top/u7_rx_fifo/wr_data_bram[0],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(81)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_11.dia[0]
EMB (reg)           x032y036            0.000    f     3.813       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.813               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.144ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_11.addra[12] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.109ns (22%), net 0.380ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x034y039z1          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.q[0]
net (fo=7)                              0.380          3.818          net: u_udp_top/u7_rx_fifo/wr_addr[9],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(76)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_11.addra[12]
EMB (reg)           x032y036            0.000    f     3.818       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.818               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.144               

Slack               : 0.155ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_11.csa[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.500ns (cell 0.109ns (21%), net 0.391ns (79%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x034y039z1          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.q[1]
net (fo=7)                              0.391          3.829          net: u_udp_top/u7_rx_fifo/wr_addr[10],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(76)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_11.csa[0]
EMB (reg)           x032y036            0.000    f     3.829               
--------------------------------------------------------------------  ---------------
Arrival                                                3.829               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.155               

Slack               : 0.164ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_addr_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_1.addra[9] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.509ns (cell 0.109ns (21%), net 0.400ns (79%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_addr_reg[6]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x036y036z2          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_addr_reg[6]_syn_4.q[1]
net (fo=7)                              0.400          3.838          net: u_udp_top/u7_rx_fifo/wr_addr[6],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(76)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_1.addra[9]
EMB (reg)           x032y036            0.000    f     3.838       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.838               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.164               

Slack               : 0.167ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_addr_reg[6]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/wr_start_addr_reg[3]_syn_3.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.204ns (46%), net 0.232ns (54%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_addr_reg[6]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x036y036z2          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_addr_reg[6]_syn_4.q[0]
net (fo=8)                              0.232          3.670          net: u_udp_top/u7_rx_fifo/wr_addr[0],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(76)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_start_addr_reg[3]_syn_3.mi[0]
reg                 x036y035z3          0.095    f     3.765          net: u_udp_top/u7_rx_fifo/wr_start_addr[0],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(80)
--------------------------------------------------------------------  ---------------
Arrival                                                3.765               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_start_addr_reg[3]_syn_3.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.222          3.598               
--------------------------------------------------------------------  ---------------
Required                                               3.598               
--------------------------------------------------------------------  ---------------
Slack                                                  0.167               

Slack               : 0.167ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/wr_start_addr_reg[3]_syn_3.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.204ns (46%), net 0.232ns (54%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x036y036z3          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_addr_reg[2]_syn_4.q[0]
net (fo=7)                              0.232          3.670          net: u_udp_top/u7_rx_fifo/wr_addr[3],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(76)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_start_addr_reg[3]_syn_3.mi[1]
reg                 x036y035z3          0.095    f     3.765          net: u_udp_top/u7_rx_fifo/wr_start_addr[3],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(80)
--------------------------------------------------------------------  ---------------
Arrival                                                3.765               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_start_addr_reg[3]_syn_3.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.222          3.598               
--------------------------------------------------------------------  ---------------
Required                                               3.598               
--------------------------------------------------------------------  ---------------
Slack                                                  0.167               

Slack               : 0.191ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_data_bram_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.dia[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.599ns (cell 0.109ns (18%), net 0.490ns (82%))
Clock Skew          : 0.108ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_bram_reg[0]_syn_3.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x034y038z2          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_data_bram_reg[0]_syn_3.q[1]
net (fo=4)                              0.490          3.928          net: u_udp_top/u7_rx_fifo/wr_data_bram[0],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(81)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.dia[0]
EMB (reg)           x032y027            0.000    f     3.928       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.928               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.222          3.737               
--------------------------------------------------------------------  ---------------
Required                                               3.737               
--------------------------------------------------------------------  ---------------
Slack                                                  0.191               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[21]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[4]_syn_4.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[21]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x037y066z1          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[21]_syn_4.q[1]
net (fo=1)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[21],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[4]_syn_4.mi[0]
reg                 x038y066z2          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[13],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[4]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_3.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x036y065z1          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_3.q[1]
net (fo=1)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.mi[0]
reg                 x035y065z3          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[6]$al102_0W8IXuYR/al102_SCxeNf1R[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=244)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     5.827ns
Fmax           :     171.615MHz

Statistics:
Max            : SWNS      2.173ns, STNS      0.000ns,         0 Viol Endpoints,       495 Total Endpoints,      1137 Paths Analyzed
Min            : HWNS      0.095ns, HTNS      0.000ns,         0 Viol Endpoints,       495 Total Endpoints,      1137 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.173ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[8]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_16.a[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.547ns (cell 2.491ns (44%), net 3.056ns (56%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[8]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y069z0          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[8]_syn_4.q[0]
net (fo=4)                              0.612          2.627          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.b[0]
LUT4                x036y070z3          0.431    f     3.058       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[0]
net (fo=2)                              0.456          3.514          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[4]_syn_4.d[0]
LUT2                x037y068z3          0.262    r     3.776       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[4]_syn_4.f[0]
net (fo=4)                              0.468          4.244          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[0]_syn_4.d[0]
LUT3                x036y070z2          0.262    r     4.506       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[0]_syn_4.f[0]
net (fo=3)                              0.456          4.962          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.a[0]
LUT5                x035y068z3          0.424    f     5.386       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.f[0]
net (fo=4)                              0.470          5.856          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_6,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_14.a[1]
LUT5                x034y067z3          0.424    f     6.280       5  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_14.f[1]
net (fo=2)                              0.594          6.874          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_16.a[1]
LUT4 (reg)          x034y069z2          0.542    f     7.416       6  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[14],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.416               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_16.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.173               

Slack               : 2.510ns
Begin Point         : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.210ns (cell 4.142ns (79%), net 1.068ns (21%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x032y045            3.245    f     5.114          pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.dob[8]
net (fo=1)                              0.759          5.873          net: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_20,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[9]_syn_4.b[1]
LUT5                x027y050z3          0.431    f     6.304       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_reply_buffer_reg[9]_syn_4.f[1]
net (fo=1)                              0.309          6.613          net: u_udp_top/u6_tx_fifo/rd_eof_pipe_n2_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[0]
LUT4 (reg)          x028y050z2          0.466    f     7.079       2  net: u_udp_top/u6_tx_fifo/rd_eof_pipe,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(97)
--------------------------------------------------------------------  ---------------
Arrival                                                7.079               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_eof_pipe_reg_syn_5.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.510               

Slack               : 2.558ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_eof_pipe_reg_syn_5.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.162ns (cell 1.429ns (27%), net 3.733ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x029y061z2          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.q[0]
net (fo=3)                              0.473          2.488          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.c[1]
LUT4                x029y061z2          0.348    f     2.836       1  pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.f[1]
net (fo=5)                              0.603          3.439          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.a[0]
LUT4                x028y059z2          0.424    f     3.863       2  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.f[0]
net (fo=3)                              0.456          4.319          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.a[1]
LUT4                x028y059z2          0.424    f     4.743       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.f[1]
net (fo=29)                             2.201          6.944          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_eof_pipe_reg_syn_5.ce
reg                 x028y050z2          0.087    r     7.031               
--------------------------------------------------------------------  ---------------
Arrival                                                7.031               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_eof_pipe_reg_syn_5.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.558               

Slack               : 2.631ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[8]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.d[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.089ns (cell 2.320ns (45%), net 2.769ns (55%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT3=2  LUT4=1  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[8]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x036y069z0          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[8]_syn_4.q[0]
net (fo=4)                              0.612          2.627          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.b[0]
LUT4                x036y070z3          0.431    f     3.058       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[0]
net (fo=2)                              0.456          3.514          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[4]_syn_4.d[0]
LUT2                x037y068z3          0.262    r     3.776       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[4]_syn_4.f[0]
net (fo=4)                              0.468          4.244          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[0]_syn_4.d[0]
LUT3                x036y070z2          0.262    r     4.506       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[0]_syn_4.f[0]
net (fo=3)                              0.456          4.962          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.a[0]
LUT5                x035y068z3          0.424    f     5.386       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[2]_syn_4.f[0]
net (fo=4)                              0.470          5.856          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_6,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_14.a[1]
LUT5                x034y067z3          0.424    f     6.280       5  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_14.f[1]
net (fo=2)                              0.307          6.587          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.d[0]
LUT3 (reg)          x034y069z3          0.371    r     6.958       6  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[13],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.958               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_7.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.631               

Slack               : 2.675ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.ceb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.911ns (cell 1.342ns (27%), net 3.569ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x029y061z2          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.q[0]
net (fo=3)                              0.473          2.488          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.c[1]
LUT4                x029y061z2          0.348    f     2.836       1  pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.f[1]
net (fo=5)                              0.603          3.439          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.a[0]
LUT4                x028y059z2          0.424    f     3.863       2  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.f[0]
net (fo=3)                              0.456          4.319          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.a[1]
LUT4                x028y059z2          0.424    f     4.743       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.f[1]
net (fo=29)                             2.037          6.780          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.ceb
EMB (reg)           x024y045            0.000    f     6.780               
--------------------------------------------------------------------  ---------------
Arrival                                                6.780               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clkb
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.124          9.455               
--------------------------------------------------------------------  ---------------
Required                                               9.455               
--------------------------------------------------------------------  ---------------
Slack                                                  2.675               

Slack               : 2.692ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.028ns (cell 1.634ns (32%), net 3.394ns (68%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=3  LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x029y061z2          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.q[0]
net (fo=3)                              0.473          2.488          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.c[1]
LUT4                x029y061z2          0.348    f     2.836       1  pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.f[1]
net (fo=5)                              0.603          3.439          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.a[0]
LUT4                x028y059z2          0.424    f     3.863       2  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.f[0]
net (fo=3)                              0.456          4.319          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.a[1]
LUT4                x028y059z2          0.424    f     4.743       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.f[1]
net (fo=29)                             0.949          5.692          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[0]_syn_4.d[0]
LUT3                x029y052z1          0.205    r     5.897       4  pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[0]_syn_4.f[0]
net (fo=6)                              0.913          6.810          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.ce
reg                 x030y055z2          0.087    r     6.897               
--------------------------------------------------------------------  ---------------
Arrival                                                6.897               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.692               

Slack               : 2.692ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.028ns (cell 1.634ns (32%), net 3.394ns (68%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=3  LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x029y061z2          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.q[0]
net (fo=3)                              0.473          2.488          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.c[1]
LUT4                x029y061z2          0.348    f     2.836       1  pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.f[1]
net (fo=5)                              0.603          3.439          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.a[0]
LUT4                x028y059z2          0.424    f     3.863       2  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.f[0]
net (fo=3)                              0.456          4.319          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.a[1]
LUT4                x028y059z2          0.424    f     4.743       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.f[1]
net (fo=29)                             0.949          5.692          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[0]_syn_4.d[0]
LUT3                x029y052z1          0.205    r     5.897       4  pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[0]_syn_4.f[0]
net (fo=6)                              0.913          6.810          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.ce
reg                 x031y054z2          0.087    r     6.897               
--------------------------------------------------------------------  ---------------
Arrival                                                6.897               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.692               

Slack               : 2.847ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.873ns (cell 1.429ns (29%), net 3.444ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x029y061z2          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.q[0]
net (fo=3)                              0.473          2.488          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.c[1]
LUT4                x029y061z2          0.348    f     2.836       1  pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/client_txc_en_reg_syn_18.f[1]
net (fo=5)                              0.603          3.439          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.a[0]
LUT4                x028y059z2          0.424    f     3.863       2  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.f[0]
net (fo=3)                              0.456          4.319          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.a[1]
LUT4                x028y059z2          0.424    f     4.743       3  pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.f[1]
net (fo=29)                             1.912          6.655          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.ce
reg                 x028y050z1          0.087    r     6.742               
--------------------------------------------------------------------  ---------------
Arrival                                                6.742               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[4]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.847               

Slack               : 2.850ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_28.a[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.913ns (cell 1.987ns (40%), net 2.926ns (60%))
Clock Skew          : 0.021ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg_syn_11.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y062z0          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg_syn_11.q[0]
net (fo=13)                             0.624          2.639          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Mgqyc5uy_reg_syn_5.d[0]
LUT2                x030y062z3          0.262    r     2.901       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Mgqyc5uy_reg_syn_5.f[0]
net (fo=6)                              0.715          3.616          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102__7dkwJRC,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_24.a[1]
LUT4                x033y064z2          0.424    f     4.040       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_24.f[1]
net (fo=3)                              1.122          5.162          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_BQ0kt7e1,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_26.d[1]
LUT4                x030y062z1          0.205    r     5.367       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_26.f[1]
net (fo=2)                              0.307          5.674          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[1]_syn_13.a[0]
LUT5                x031y062z2          0.424    f     6.098       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[1]_syn_13.f[0]
net (fo=1)                              0.158          6.256          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_6,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_28.a[0]
LUT4 (reg)          x031y062z1          0.526    f     6.782       5  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_JjCyqwSS,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_28.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  2.850               

Slack               : 2.850ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_28.a[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.913ns (cell 1.987ns (40%), net 2.926ns (60%))
Clock Skew          : 0.021ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg_syn_11.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y062z0          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg_syn_11.q[0]
net (fo=13)                             0.624          2.639          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Mgqyc5uy_reg_syn_5.d[0]
LUT2                x030y062z3          0.262    r     2.901       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Mgqyc5uy_reg_syn_5.f[0]
net (fo=6)                              0.715          3.616          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102__7dkwJRC,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_24.a[1]
LUT4                x033y064z2          0.424    f     4.040       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_24.f[1]
net (fo=3)                              1.122          5.162          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_BQ0kt7e1,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_26.d[1]
LUT4                x030y062z1          0.205    r     5.367       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_26.f[1]
net (fo=2)                              0.158          5.525          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_22.a[1]
LUT5                x030y062z2          0.424    f     5.949       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_22.f[1]
net (fo=1)                              0.307          6.256          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_12,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_28.a[1]
LUT4 (reg)          x031y062z1          0.526    f     6.782       5  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_28.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  2.850               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.095ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.addrb[4] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.440ns (cell 0.109ns (24%), net 0.331ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y053z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_reg[8]_syn_4.q[0]
net (fo=7)                              0.331          1.774          net: u_udp_top/u6_tx_fifo/rd_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(98)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.addrb[4]
EMB (reg)           x032y045            0.000    f     1.774       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.774               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.095               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel_reg_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_uicfg5640/wr_data_b1[19]_syn_33.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y067z0          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel_reg_syn_5.q[0]
net (fo=1)                              0.216          1.659          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_33.mi[0]
reg                 x025y067z2          0.095    f     1.754          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_33.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_state_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_state_reg[2]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y059z0          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_state_reg[1]_syn_4.q[1]
net (fo=1)                              0.216          1.659          net: u_udp_top/u6_tx_fifo/rd_state_reg_syn_1[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(314)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[2]_syn_3.mi[0]
reg                 x027y059z1          0.095    f     1.754          net: u_udp_top/u6_tx_fifo/rd_state_reg_syn_1[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(314)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[2]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.223ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ZWVj2xcx_reg_syn_5.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y065z0          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[4]_syn_4.q[0]
net (fo=2)                              0.225          1.668          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ZWVj2xcx_reg_syn_5.mi[0]
reg                 x027y065z1          0.095    f     1.763          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ZWVj2xcx_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_bram_u_reg1_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_dec_addr_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg1_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y052z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg1_syn_4.q[0]
net (fo=3)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/rd_bram_u,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(110)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[0]_syn_4.mi[0]
reg                 x029y052z1          0.095    f     1.763          net: u_udp_top/u6_tx_fifo/rd_bram_u_reg,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(111)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.230ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y069z0          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[6]_syn_4.q[0]
net (fo=1)                              0.216          1.659          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_SCxeNmfv[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2]_syn_3.mi[0]
reg                 x030y070z2          0.095    f     1.754          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.239ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y064z0          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[2]_syn_4.q[1]
net (fo=1)                              0.225          1.668          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2][2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[1]_syn_3.mi[0]
reg                 x027y066z0          0.095    f     1.763          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_hWJwp1jT[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y064z0          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2]_reg[2]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[2][3],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_4.mi[0]
reg                 x027y066z2          0.095    f     1.763          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_hWJwp1jT[3],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_udp_top/u6_tx_fifo/tx_data_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/tx_data_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y058z3          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/tx_data_reg[0]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/tx_data[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(25)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z_reg[1]_syn_3.mi[1]
reg                 x028y060z3          0.095    f     1.763          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LihPXi_z_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_start_addr_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y048z3          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[0]_syn_4.q[1]
net (fo=1)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/rd_start_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(149)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.mi[1]
reg                 x033y046z1          0.095    f     1.763          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     8.067ns
Fmax           :     123.962MHz

Statistics:
Max            : SWNS      7.933ns, STNS      0.000ns,         0 Viol Endpoints,       216 Total Endpoints,      1313 Paths Analyzed
Min            : HWNS      0.247ns, HTNS      0.000ns,         0 Viol Endpoints,       216 Total Endpoints,      1313 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.933ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.787ns (cell 5.116ns (65%), net 2.671ns (35%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[3]
net (fo=4)                              2.215          9.897          net: data_888[6],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.a[1]
LUT5                x029y043z2          0.424    f    10.321       1  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.f[1]
net (fo=4)                              0.456         10.777          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]_syn_4.a[1]
LUT5 (reg)          x029y043z0          0.732    f    11.509       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.509               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  7.933               

Slack               : 8.063ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.585ns (cell 4.926ns (64%), net 2.659ns (36%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[3]
net (fo=4)                              1.568          9.250          net: data_888[16],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[5]_syn_4.a[0]
LUT5                x036y045z3          0.424    f     9.674       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[5]_syn_4.f[0]
net (fo=3)                              1.091         10.765          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]_syn_4.a[0]
LUT5 (reg)          x035y045z3          0.542    f    11.307       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.307               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.063               

Slack               : 8.063ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.585ns (cell 4.926ns (64%), net 2.659ns (36%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[3]
net (fo=4)                              1.568          9.250          net: data_888[16],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[5]_syn_4.a[0]
LUT5                x036y045z3          0.424    f     9.674       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[5]_syn_4.f[0]
net (fo=3)                              1.091         10.765          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]_syn_4.a[1]
LUT4 (reg)          x035y045z3          0.542    f    11.307       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.307               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.063               

Slack               : 8.132ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.588ns (cell 4.759ns (62%), net 2.829ns (38%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y045            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.dob[0]
net (fo=4)                              2.072          9.754          net: data_888[7],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_4.c[0]
LUT4                x030y041z3          0.348    f    10.102       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0]_syn_4.f[0]
net (fo=3)                              0.757         10.859          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_25,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.b[0]
LUT4 (reg)          x029y043z1          0.451    f    11.310       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.310               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  8.132               

Slack               : 8.147ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.573ns (cell 4.755ns (62%), net 2.818ns (38%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[3]
net (fo=4)                              2.215          9.897          net: data_888[6],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.a[1]
LUT5                x029y043z2          0.424    f    10.321       1  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.f[1]
net (fo=4)                              0.603         10.924          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.d[1]
LUT3 (reg)          x031y042z3          0.371    r    11.295       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.295               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  8.147               

Slack               : 8.206ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.442ns (cell 1.913ns (25%), net 5.529ns (75%))
Clock Skew          : 0.136ns
Logic Level         : 6 ( LUT5=2  LUT4=1  LUT3=1  LUT2=1  LUT1=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x035y044z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]_syn_4.q[1]
net (fo=4)                              0.924          4.792          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_11.c[0]
LUT4                x037y041z3          0.348    f     5.140       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_11.f[0]
net (fo=3)                              0.769          5.909          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[10]_syn_4.d[1]
LUT5                x036y042z3          0.262    r     6.171       2  pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[10]_syn_4.f[1]
net (fo=3)                              0.594          6.765          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_3,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_39.d[1]
LUT5                x038y042z2          0.262    r     7.027       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_39.f[1]
net (fo=3)                              0.630          7.657          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_n2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_43.d[1]
LUT1                x037y046z2          0.262    r     7.919       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_43.f[1]
net (fo=7)                              1.239          9.158          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_45.d[0]
LUT3                x036y040z2          0.262    r     9.420       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_45.f[0]
net (fo=8)                              1.373         10.793          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[8],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.d[0]
LUT2 (reg)          x038y034z2          0.371    r    11.164       6  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.164               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.206               

Slack               : 8.206ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.442ns (cell 1.913ns (25%), net 5.529ns (75%))
Clock Skew          : 0.136ns
Logic Level         : 6 ( LUT5=2  LUT4=1  LUT3=1  LUT2=1  LUT1=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x035y044z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]_syn_4.q[1]
net (fo=4)                              0.924          4.792          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_11.c[0]
LUT4                x037y041z3          0.348    f     5.140       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_11.f[0]
net (fo=3)                              0.769          5.909          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[10]_syn_4.d[1]
LUT5                x036y042z3          0.262    r     6.171       2  pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[10]_syn_4.f[1]
net (fo=3)                              0.594          6.765          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_3,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_39.d[1]
LUT5                x038y042z2          0.262    r     7.027       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_39.f[1]
net (fo=3)                              0.630          7.657          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_n2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_43.d[1]
LUT1                x037y046z2          0.262    r     7.919       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_43.f[1]
net (fo=7)                              1.239          9.158          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_45.d[0]
LUT3                x036y040z2          0.262    r     9.420       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_45.f[0]
net (fo=8)                              1.373         10.793          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[8],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.d[1]
LUT2 (reg)          x038y034z2          0.371    r    11.164       6  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.164               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.206               

Slack               : 8.217ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.431ns (cell 5.112ns (68%), net 2.319ns (32%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y027            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[0]
net (fo=3)                              1.201          8.883          net: data_888[13],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.c[1]
LUT4                x034y040z2          0.348    f     9.231       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.503          9.734          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.d[1]
LUT3                x035y043z2          0.262    r     9.996       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.f[1]
net (fo=3)                              0.615         10.611          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]_syn_4.a[0]
LUT5 (reg)          x035y043z3          0.542    f    11.153       3  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.153               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.217               

Slack               : 8.441ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.279ns (cell 1.913ns (26%), net 5.366ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  LUT4=1  LUT3=1  LUT2=1  LUT1=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x035y044z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[1]_syn_4.q[1]
net (fo=4)                              0.924          4.792          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_11.c[0]
LUT4                x037y041z3          0.348    f     5.140       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_11.f[0]
net (fo=3)                              0.769          5.909          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[10]_syn_4.d[1]
LUT5                x036y042z3          0.262    r     6.171       2  pin: u_udp_top/u7_rx_fifo/wr_data_pipe_reg[10]_syn_4.f[1]
net (fo=3)                              0.594          6.765          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_3,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_39.d[1]
LUT5                x038y042z2          0.262    r     7.027       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_39.f[1]
net (fo=3)                              0.630          7.657          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_n2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_43.d[1]
LUT1                x037y046z2          0.262    r     7.919       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_43.f[1]
net (fo=7)                              1.239          9.158          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_45.d[0]
LUT3                x036y040z2          0.262    r     9.420       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_45.f[0]
net (fo=8)                              1.210         10.630          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[8],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.d[0]
LUT2 (reg)          x038y036z2          0.371    r    11.001       6  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.001               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  8.441               

Slack               : 8.455ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.193ns (cell 4.842ns (67%), net 2.351ns (33%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y018            3.960    f     7.682          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.dob[2]
net (fo=4)                              1.757          9.439          net: data_888[22],  ../../../../source_code/rtl/UDP_Example_Top.v(396)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[5]_syn_4.b[1]
LUT5                x036y045z3          0.431    f     9.870       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_xOmGMjHy_reg[5]_syn_4.f[1]
net (fo=3)                              0.594         10.464          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/add0_syn_3[1],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.b[1]
LUT3 (reg)          x036y044z0          0.451    f    10.915       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.915               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.455               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.247ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.437ns (cell 0.204ns (46%), net 0.233ns (54%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x034y045z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6]_syn_3.q[0]
net (fo=4)                              0.233          3.282          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.mi[1]
reg                 x034y046z2          0.095    f     3.377          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.377               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.247               

Slack               : 0.283ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_40.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.196ns (44%), net 0.240ns (56%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 34
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x034y053z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.q[0]
net (fo=34)                             0.240          3.289          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_40.sr
reg                 x034y054z2          0.087    r     3.376               
--------------------------------------------------------------------  ---------------
Arrival                                                3.376               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_40.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.247          3.093               
--------------------------------------------------------------------  ---------------
Required                                               3.093               
--------------------------------------------------------------------  ---------------
Slack                                                  0.283               

Slack               : 0.291ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_38.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.428ns (cell 0.196ns (45%), net 0.232ns (55%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 34
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x034y053z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.q[0]
net (fo=34)                             0.232          3.281          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_38.sr
reg                 x034y052z2          0.087    r     3.368               
--------------------------------------------------------------------  ---------------
Arrival                                                3.368               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_38.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.263          3.077               
--------------------------------------------------------------------  ---------------
Required                                               3.077               
--------------------------------------------------------------------  ---------------
Slack                                                  0.291               

Slack               : 0.339ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x034y046z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_4.q[1]
net (fo=5)                              0.341          3.390          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.mi[0]
reg                 x037y046z0          0.095    f     3.485          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.485               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.339               

Slack               : 0.359ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_13.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_13.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x030y056z3          0.109    f     3.049          pin: uivtc_inst/O_vtc_vs_reg_syn_13.q[1]
net (fo=2)                              0.331          3.380          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg_syn_4.mi[0]
reg                 x030y056z2          0.095    f     3.475          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.365ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[5]_syn_4.c[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.541ns (cell 0.430ns (79%), net 0.111ns (21%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x034y040z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[7]_syn_4.q[0]
net (fo=6)                              0.111          3.160          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[5],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[5]_syn_4.c[1]
LUT3 (reg)          x034y040z3          0.321    r     3.481       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[5],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.481               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[5]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.365               

Slack               : 0.368ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x035y043z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]_syn_4.q[0]
net (fo=5)                              0.370          3.419          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[4],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[5]_syn_4.mi[0]
reg                 x034y040z3          0.095    f     3.514          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[4],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[5]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.368               

Slack               : 0.375ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.581ns (cell 0.204ns (35%), net 0.377ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y048z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[8]_syn_4.q[0]
net (fo=5)                              0.377          3.426          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[8],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.mi[0]
reg                 x037y045z3          0.095    f     3.521          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.521               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.375               

Slack               : 0.394ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.c[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.600ns (cell 0.350ns (58%), net 0.250ns (42%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x034y049z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[2]_syn_4.q[0]
net (fo=5)                              0.250          3.299          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[7],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.c[1]
LUT3 (reg)          x037y049z1          0.241    f     3.540       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[7],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.540               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.394               

Slack               : 0.421ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x034y051z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.q[1]
net (fo=1)                              0.407          3.456          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.mi[0]
reg                 x034y053z0          0.095    f     3.551          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.551               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.421               


----------------------------------------------------------------------------------------------------
Path Group     :     clk_in -> clk_in
Type           :     Self
From Clock     :     clk_in
To Clock       :     clk_in
Min Period     :     7.556ns
Fmax           :     132.345MHz

Statistics:
Max            : SWNS     12.444ns, STNS      0.000ns,         0 Viol Endpoints,       163 Total Endpoints,       696 Paths Analyzed
Min            : HWNS      0.359ns, HTNS      0.000ns,         0 Viol Endpoints,       163 Total Endpoints,       696 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 12.444ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0]_syn_11.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[21]_syn_4.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 7.276ns (cell 2.326ns (31%), net 4.950ns (69%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT2=3  LUT5=2  LUT3=1 )
Max Fanout          : 85
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y067z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[0]_syn_11.q[0]
net (fo=85)                             1.228          5.096          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_30,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_41.d[0]
LUT2                x025y068z0          0.205    r     5.301       1  pin: u_uicfg5640/wr_data_b1[11]_syn_41.f[0]
net (fo=8)                              1.423          6.724          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_53.c[1]
LUT2                x020y067z2          0.348    f     7.072       2  pin: u_uicfg5640/wr_data_b1[20]_syn_53.f[1]
net (fo=3)                              0.307          7.379          net: u_uicfg5640/wr_data_b1[20]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_47.d[1]
LUT3                x019y067z0          0.205    r     7.584       3  pin: u_uicfg5640/wr_data_b1[20]_syn_47.f[1]
net (fo=4)                              0.738          8.322          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10220,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_25.d[0]
LUT2                x019y067z3          0.262    r     8.584       4  pin: u_uicfg5640/wr_data_b1[16]_syn_25.f[0]
net (fo=2)                              0.594          9.178          net: u_uicfg5640/wr_data_b1[20]_syn_5,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_43.a[1]
LUT5                x019y065z1          0.618    f     9.796       5  pin: u_uicfg5640/wr_data_b1[20]_syn_43.fx[0]
net (fo=1)                              0.660         10.456          net: u_uicfg5640/wr_data_b1[20]_syn_15,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[21]_syn_4.a[0]
LUT5 (reg)          x018y067z3          0.542    f    10.998       6  net: u_uicfg5640/wr_data[20],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.998               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[21]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 12.444               

Slack               : 13.319ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0]_syn_11.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[12]_syn_8.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.401ns (cell 1.854ns (28%), net 4.547ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT2=2  LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 85
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y067z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[0]_syn_11.q[0]
net (fo=85)                             1.228          5.096          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_30,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_41.d[0]
LUT2                x025y068z0          0.205    r     5.301       1  pin: u_uicfg5640/wr_data_b1[11]_syn_41.f[0]
net (fo=8)                              1.423          6.724          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_53.c[1]
LUT2                x020y067z2          0.348    f     7.072       2  pin: u_uicfg5640/wr_data_b1[20]_syn_53.f[1]
net (fo=3)                              0.307          7.379          net: u_uicfg5640/wr_data_b1[20]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_47.d[1]
LUT3                x019y067z0          0.205    r     7.584       3  pin: u_uicfg5640/wr_data_b1[20]_syn_47.f[1]
net (fo=4)                              0.832          8.416          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10220,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[4]_syn_8.a[0]
LUT5                x015y068z2          0.424    f     8.840       4  pin: u_uicfg5640/REG_INDEX_reg[4]_syn_8.f[0]
net (fo=2)                              0.757          9.597          net: u_uicfg5640/wr_data_b1[14]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[12]_syn_8.a[0]
LUT4 (reg)          x014y069z0          0.526    f    10.123       5  net: u_uicfg5640/wr_data[13],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.123               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[12]_syn_8.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.319               

Slack               : 13.320ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0]_syn_11.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[31]_syn_4.b[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.400ns (cell 2.271ns (35%), net 4.129ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT2=1 )
Max Fanout          : 85
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y067z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[0]_syn_11.q[0]
net (fo=85)                             1.228          5.096          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_30,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_41.d[0]
LUT2                x025y068z0          0.205    r     5.301       1  pin: u_uicfg5640/wr_data_b1[11]_syn_41.f[0]
net (fo=8)                              0.820          6.121          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_39.b[1]
LUT4                x020y069z2          0.431    f     6.552       2  pin: u_uicfg5640/wr_data_b1[10]_syn_39.f[1]
net (fo=7)                              0.875          7.427          net: u_uicfg5640/wr_data_b1[10]_syn_5,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_27.a[1]
LUT4                x014y067z1          0.408    f     7.835       3  pin: u_uicfg5640/wr_data_b1[31]_syn_27.f[1]
net (fo=1)                              0.612          8.447          net: u_uicfg5640/wr_data_b1[31]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_31.a[0]
LUT4                x010y068z2          0.424    f     8.871       4  pin: u_uicfg5640/wr_data_b1[31]_syn_31.f[0]
net (fo=2)                              0.594          9.465          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11106,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_reg[31]_syn_4.b[1]
LUT5 (reg)          x010y067z0          0.657    f    10.122       5  net: u_uicfg5640/wr_data[31],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.122               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[31]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.320               

Slack               : 13.378ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0]_syn_11.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[9]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.370ns (cell 2.311ns (36%), net 4.059ns (64%))
Clock Skew          : 0.036ns
Logic Level         : 5 ( LUT5=2  LUT2=2  LUT4=1 )
Max Fanout          : 85
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y067z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[0]_syn_11.q[0]
net (fo=85)                             1.228          5.096          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_30,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_41.d[0]
LUT2                x025y068z0          0.205    r     5.301       1  pin: u_uicfg5640/wr_data_b1[11]_syn_41.f[0]
net (fo=8)                              1.423          6.724          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_53.c[1]
LUT2                x020y067z2          0.348    f     7.072       2  pin: u_uicfg5640/wr_data_b1[20]_syn_53.f[1]
net (fo=3)                              0.594          7.666          net: u_uicfg5640/wr_data_b1[20]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[9]_syn_29.d[1]
LUT4                x020y066z2          0.262    r     7.928       3  pin: u_uicfg5640/wr_data_b1[9]_syn_29.f[1]
net (fo=2)                              0.309          8.237          net: u_uicfg5640/wr_data_b1[9]_syn_5,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[9]_syn_23.a[1]
LUT5                x020y065z0          0.618    f     8.855       4  pin: u_uicfg5640/wr_data_b1[9]_syn_23.fx[0]
net (fo=2)                              0.505          9.360          net: u_uicfg5640/wr_data_b1[9]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[9]_syn_4.a[1]
LUT5 (reg)          x019y066z0          0.732    f    10.092       5  net: u_uicfg5640/wr_data[9],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.092               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[9]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.340         23.470               
--------------------------------------------------------------------  ---------------
Required                                              23.470               
--------------------------------------------------------------------  ---------------
Slack                                                 13.378               

Slack               : 13.501ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0]_syn_11.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[20]_syn_51.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.219ns (cell 1.837ns (29%), net 4.382ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT2=2  LUT3=1 )
Max Fanout          : 85
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y067z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[0]_syn_11.q[0]
net (fo=85)                             1.228          5.096          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_30,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_41.d[0]
LUT2                x025y068z0          0.205    r     5.301       1  pin: u_uicfg5640/wr_data_b1[11]_syn_41.f[0]
net (fo=8)                              1.583          6.884          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_55.b[1]
LUT5                x022y067z0          0.543    f     7.427       2  pin: u_uicfg5640/wr_data_b1[17]_syn_55.fx[0]
net (fo=1)                              0.358          7.785          net: u_uicfg5640/wr_data_b1[17]_syn_13,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_70.d[1]
LUT2                x023y067z0          0.205    r     7.990       3  pin: u_uicfg5640/wr_data_b1[17]_syn_70.f[1]
net (fo=1)                              0.456          8.446          net: u_uicfg5640/wr_data_b1[17]_syn_17,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_60.a[1]
LUT5                x021y068z2          0.424    f     8.870       4  pin: u_uicfg5640/wr_data_b1[17]_syn_60.f[1]
net (fo=1)                              0.757          9.627          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11037,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_51.d[0]
LUT3 (reg)          x020y067z1          0.314    r     9.941       5  net: u_uicfg5640/wr_data[17],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.941               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_51.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.501               

Slack               : 13.512ns
Begin Point         : u_uicfg5640/wr_data_b1[10]_syn_35.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[28]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.208ns (cell 1.821ns (29%), net 4.387ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=2  LUT4=2 )
Max Fanout          : 67
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_35.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x012y067z1          0.146    r     3.868          pin: u_uicfg5640/wr_data_b1[10]_syn_35.q[0]
net (fo=67)                             3.166          7.034          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[5],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_53.d[0]
LUT4                x023y070z2          0.262    r     7.296       1  pin: u_uicfg5640/wr_data_b1[28]_syn_53.f[0]
net (fo=1)                              0.456          7.752          net: u_uicfg5640/wr_data_b1[28]_syn_17,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_53.b[0]
LUT4                x022y069z0          0.333    f     8.085       2  pin: u_uicfg5640/wr_data_b1[24]_syn_53.f[0]
net (fo=1)                              0.309          8.394          net: u_uicfg5640/wr_data_b1[28]_syn_19,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_48.c[1]
LUT5                x021y069z3          0.348    f     8.742       3  pin: u_uicfg5640/wr_data_b1[28]_syn_48.f[1]
net (fo=2)                              0.456          9.198          net: u_uicfg5640/wr_data_b1[28]_syn_21,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.a[1]
LUT5 (reg)          x018y069z0          0.732    f     9.930       4  net: u_uicfg5640/wr_data[28],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.930               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.512               

Slack               : 13.642ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0]_syn_9.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[30]_syn_52.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.078ns (cell 2.375ns (39%), net 3.703ns (61%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT2=1 )
Max Fanout          : 51
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0]_syn_9.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y067z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[0]_syn_9.q[1]
net (fo=51)                             0.994          4.862          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[0],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_37.d[1]
LUT4                x013y069z1          0.205    r     5.067       1  pin: u_uicfg5640/wr_data_b1[10]_syn_37.f[1]
net (fo=10)                             0.672          5.739          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1]_syn_88,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_49.d[0]
LUT2                x017y070z2          0.262    r     6.001       2  pin: u_uicfg5640/wr_data_b1[19]_syn_49.f[0]
net (fo=4)                              0.642          6.643          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10150,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_33.a[0]
LUT5                x021y068z1          0.618    f     7.261       3  pin: u_uicfg5640/wr_data_b1[29]_syn_33.fx[0]
net (fo=2)                              0.770          8.031          net: u_uicfg5640/ui5640reg_inst/sel0_syn_233[5],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_31.a[1]
LUT5                x020y069z1          0.618    f     8.649       4  pin: u_uicfg5640/wr_data_b1[29]_syn_31.fx[0]
net (fo=1)                              0.625          9.274          net: u_uicfg5640/wr_data_b1[29]_syn_7,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_52.a[0]
LUT4 (reg)          x018y069z1          0.526    f     9.800       5  net: u_uicfg5640/wr_data[29],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.800               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_52.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.642               

Slack               : 13.711ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0]_syn_9.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[20]_syn_49.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.009ns (cell 2.162ns (35%), net 3.847ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=2  LUT4=2 )
Max Fanout          : 51
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0]_syn_9.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x015y067z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[0]_syn_9.q[1]
net (fo=51)                             2.012          5.880          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[0],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_37.a[0]
LUT5                x009y069z0          0.618    f     6.498       1  pin: u_uicfg5640/wr_data_b1[25]_syn_37.fx[0]
net (fo=2)                              0.508          7.006          net: u_uicfg5640/ui5640reg_inst/sel0_syn_464[1],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_42.c[1]
LUT5                x010y068z1          0.448    r     7.454       2  pin: u_uicfg5640/wr_data_b1[25]_syn_42.fx[0]
net (fo=3)                              0.656          8.110          net: u_uicfg5640/wr_data_b1[25]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_27.a[0]
LUT4                x014y067z1          0.408    f     8.518       3  pin: u_uicfg5640/wr_data_b1[31]_syn_27.f[0]
net (fo=1)                              0.671          9.189          net: u_uicfg5640/wr_data_b1[25]_syn_10,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_49.a[0]
LUT4 (reg)          x018y066z3          0.542    f     9.731       4  net: u_uicfg5640/wr_data[25],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.731               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_49.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.711               

Slack               : 13.725ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[6]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[24]_syn_51.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.995ns (cell 1.778ns (29%), net 4.217ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT2=1 )
Max Fanout          : 93
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[6]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x017y068z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[6]_syn_4.q[0]
net (fo=93)                             2.373          6.241          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[0]_dup_237,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_36.a[1]
LUT5                x025y070z3          0.424    f     6.665       1  pin: u_uicfg5640/wr_data_b1[24]_syn_36.f[1]
net (fo=1)                              0.456          7.121          net: u_uicfg5640/wr_data_b1[24]_syn_17,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_49.a[1]
LUT2                x025y067z0          0.408    f     7.529       2  pin: u_uicfg5640/wr_data_b1[24]_syn_49.f[1]
net (fo=1)                              0.673          8.202          net: u_uicfg5640/wr_data_b1[24]_syn_21,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_53.c[1]
LUT4                x022y069z0          0.251    r     8.453       3  pin: u_uicfg5640/wr_data_b1[24]_syn_53.f[1]
net (fo=1)                              0.715          9.168          net: u_uicfg5640/ui5640reg_inst/sel0_syn_101[0],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_51.b[0]
LUT4 (reg)          x015y070z2          0.549    f     9.717       4  net: u_uicfg5640/wr_data[24],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.717               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_51.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.725               

Slack               : 13.769ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0]_syn_11.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[12]_syn_4.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.951ns (cell 1.854ns (31%), net 4.097ns (69%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT2=2  LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 85
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0]_syn_11.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y067z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[0]_syn_11.q[0]
net (fo=85)                             1.228          5.096          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_30,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_41.d[0]
LUT2                x025y068z0          0.205    r     5.301       1  pin: u_uicfg5640/wr_data_b1[11]_syn_41.f[0]
net (fo=8)                              1.423          6.724          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_53.c[1]
LUT2                x020y067z2          0.348    f     7.072       2  pin: u_uicfg5640/wr_data_b1[20]_syn_53.f[1]
net (fo=3)                              0.307          7.379          net: u_uicfg5640/wr_data_b1[20]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_47.d[1]
LUT3                x019y067z0          0.205    r     7.584       3  pin: u_uicfg5640/wr_data_b1[20]_syn_47.f[1]
net (fo=4)                              0.832          8.416          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10220,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[4]_syn_8.a[0]
LUT5                x015y068z2          0.424    f     8.840       4  pin: u_uicfg5640/REG_INDEX_reg[4]_syn_8.f[0]
net (fo=2)                              0.307          9.147          net: u_uicfg5640/wr_data_b1[14]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[12]_syn_4.a[0]
LUT4 (reg)          x014y068z1          0.526    f     9.673       5  net: u_uicfg5640/wr_data[14],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.673               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[12]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.769               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.359ns
Begin Point         : u_uicfg5640/rst_cnt_reg[7]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[4]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.549ns (cell 0.325ns (59%), net 0.224ns (41%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x026y063z2          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.q[0]
net (fo=5)                              0.224          3.273          net: u_uicfg5640/rst_cnt[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.d[0]
LUT2 (reg)          x026y062z1          0.216    f     3.489       1  net: u_uicfg5640/rst_cnt[1],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.405ns
Begin Point         : u_uicfg5640/uii2c_inst/scl_offset_syn_9.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.378ns (61%), net 0.233ns (39%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/scl_offset_syn_9.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x002y070z3          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/scl_offset_syn_9.q[0]
net (fo=6)                              0.233          3.282          net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.d[0]
LUT3 (reg)          x003y070z3          0.269    f     3.551       1  net: u_uicfg5640/uii2c_inst/clkdiv[2],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.551               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.405               

Slack               : 0.405ns
Begin Point         : u_uicfg5640/uii2c_inst/scl_offset_syn_9.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.d[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.378ns (61%), net 0.233ns (39%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/scl_offset_syn_9.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x002y070z3          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/scl_offset_syn_9.q[0]
net (fo=6)                              0.233          3.282          net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.d[1]
LUT2 (reg)          x003y070z3          0.269    f     3.551       1  net: u_uicfg5640/uii2c_inst/clkdiv[1],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.551               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.405               

Slack               : 0.408ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[5]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.614ns (cell 0.196ns (31%), net 0.418ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 66
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x026y062z3          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=66)                             0.418          3.467          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.ce
reg                 x027y062z3          0.087    r     3.554               
--------------------------------------------------------------------  ---------------
Arrival                                                3.554               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.408               

Slack               : 0.424ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[7]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.614ns (cell 0.196ns (31%), net 0.418ns (69%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 66
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x026y062z3          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=66)                             0.418          3.467          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.ce
reg                 x026y063z2          0.087    r     3.554               
--------------------------------------------------------------------  ---------------
Arrival                                                3.554               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.424               

Slack               : 0.439ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[8]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[31]_syn_4.mi[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.629ns (cell 0.413ns (65%), net 0.216ns (35%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z1          0.109    f     3.049          pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.q[0]
net (fo=29)                             0.216          3.265          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[7],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_reg[31]_syn_4.mi[0]
LUT5 (reg)          x010y067z0          0.304    f     3.569       1  net: u_uicfg5640/wr_data[31],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.569               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[31]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.439               

Slack               : 0.458ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[8]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[17]_syn_64.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.664ns (cell 0.325ns (48%), net 0.339ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x010y066z1          0.109    f     3.049          pin: u_uicfg5640/REG_INDEX_reg[8]_syn_4.q[0]
net (fo=29)                             0.339          3.388          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[7],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_64.d[0]
LUT4 (reg)          x011y067z0          0.216    f     3.604       1  net: u_uicfg5640/wr_data[18],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.604               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_64.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.458               

Slack               : 0.465ns
Begin Point         : u_uicfg5640/TS_S_reg[3]_syn_10.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/cfg_done_reg_syn_13.c[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.655ns (cell 0.430ns (65%), net 0.225ns (35%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/TS_S_reg[3]_syn_10.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x006y068z3          0.109    f     3.049          pin: u_uicfg5640/TS_S_reg[3]_syn_10.q[0]
net (fo=3)                              0.225          3.274          net: u_uicfg5640/TS_S_reg_syn_1[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(60)
                                                                      pin: u_uicfg5640/cfg_done_reg_syn_13.c[0]
LUT4 (reg)          x006y069z2          0.321    r     3.595       1  net: u_uicfg5640/TS_S_reg_syn_1[1],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(60)
--------------------------------------------------------------------  ---------------
Arrival                                                3.595               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/cfg_done_reg_syn_13.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.465               

Slack               : 0.477ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[6]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[20]_syn_45.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.683ns (cell 0.325ns (47%), net 0.358ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 42
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x017y068z2          0.109    f     3.049          pin: u_uicfg5640/REG_INDEX_reg[6]_syn_4.q[1]
net (fo=42)                             0.358          3.407          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[6],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_45.d[0]
LUT4 (reg)          x019y068z1          0.216    f     3.623       1  net: u_uicfg5640/wr_data[11],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.623               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[20]_syn_45.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               

Slack               : 0.502ns
Begin Point         : u_uicfg5640/rst_cnt_reg[7]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[2]_syn_4.d[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.708ns (cell 0.378ns (53%), net 0.330ns (47%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x026y063z2          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.q[0]
net (fo=5)                              0.330          3.379          net: u_uicfg5640/rst_cnt[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2]_syn_4.d[1]
LUT3 (reg)          x027y064z2          0.269    f     3.648       1  net: u_uicfg5640/rst_cnt[2],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.648               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.502               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[1] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     2.839ns
Fmax           :     352.237MHz

Statistics:
Max            : SWNS      0.361ns, STNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
Min            : HWNS      0.285ns, HTNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        92 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.361ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.487ns (cell 0.460ns (18%), net 2.027ns (82%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             2.027          5.895          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x037y034z0          0.314    r     6.209       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.209               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.240          6.570               
--------------------------------------------------------------------  ---------------
Required                                               6.570               
--------------------------------------------------------------------  ---------------
Slack                                                  0.361               

Slack               : 0.361ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.487ns (cell 0.460ns (18%), net 2.027ns (82%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             2.027          5.895          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x037y034z0          0.314    r     6.209       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.209               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.240          6.570               
--------------------------------------------------------------------  ---------------
Required                                               6.570               
--------------------------------------------------------------------  ---------------
Slack                                                  0.361               

Slack               : 0.868ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.909ns (cell 0.232ns (12%), net 1.677ns (88%))
Clock Skew          : 0.136ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.677          5.545          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.sr
reg                 x038y033z1          0.086    r     5.631               
--------------------------------------------------------------------  ---------------
Arrival                                                5.631               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          6.359               
clock uncertainty                      -0.100          6.259               
clock pessimism                         0.240          6.499               
--------------------------------------------------------------------  ---------------
Required                                               6.499               
--------------------------------------------------------------------  ---------------
Slack                                                  0.868               

Slack               : 1.044ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.804ns (cell 0.289ns (16%), net 1.515ns (84%))
Clock Skew          : 0.136ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.515          5.383          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.mi[0]
reg                 x038y035z0          0.143    r     5.526          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.526               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.240          6.570               
--------------------------------------------------------------------  ---------------
Required                                               6.570               
--------------------------------------------------------------------  ---------------
Slack                                                  1.044               

Slack               : 1.147ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D2_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.513ns (cell 0.146ns (9%), net 1.367ns (91%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y023z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=2)                              1.367          5.235          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_N_syn_1.do[1]
PAD (reg)           x040y002            0.000    f     5.235          net: HDMI_D2_NHDMI_D2_N,  ../../../../source_code/rtl/UDP_Example_Top.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                5.235               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.730          3.031          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_N_syn_1.osclk
capture edge                            3.200    r     6.231               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          6.170               
clock uncertainty                      -0.100          6.070               
clock pessimism                         0.312          6.382               
--------------------------------------------------------------------  ---------------
Required                                               6.382               
--------------------------------------------------------------------  ---------------
Slack                                                  1.147               

Slack               : 1.163ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.685ns (cell 0.460ns (27%), net 1.225ns (73%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.225          5.093          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0]
LUT3 (reg)          x038y035z1          0.314    r     5.407       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.407               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.240          6.570               
--------------------------------------------------------------------  ---------------
Required                                               6.570               
--------------------------------------------------------------------  ---------------
Slack                                                  1.163               

Slack               : 1.163ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.685ns (cell 0.460ns (27%), net 1.225ns (73%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.225          5.093          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1]
LUT3 (reg)          x038y035z1          0.314    r     5.407       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.407               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.240          6.570               
--------------------------------------------------------------------  ---------------
Required                                               6.570               
--------------------------------------------------------------------  ---------------
Slack                                                  1.163               

Slack               : 1.170ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D1_N_syn_1.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.490ns (cell 0.146ns (9%), net 1.344ns (91%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y024z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=2)                              1.344          5.212          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_N_syn_1.do[1]
PAD (reg)           x040y005            0.000    f     5.212          net: HDMI_D1_NHDMI_D1_N,  ../../../../source_code/rtl/UDP_Example_Top.v(50)
--------------------------------------------------------------------  ---------------
Arrival                                                5.212               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.730          3.031          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_N_syn_1.osclk
capture edge                            3.200    r     6.231               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          6.170               
clock uncertainty                      -0.100          6.070               
clock pessimism                         0.312          6.382               
--------------------------------------------------------------------  ---------------
Required                                               6.382               
--------------------------------------------------------------------  ---------------
Slack                                                  1.170               

Slack               : 1.205ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.743ns (cell 0.517ns (29%), net 1.226ns (71%))
Clock Skew          : 0.036ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.226          5.094          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0]
LUT3 (reg)          x037y037z2          0.371    r     5.465       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.465               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.340          6.670               
--------------------------------------------------------------------  ---------------
Required                                               6.670               
--------------------------------------------------------------------  ---------------
Slack                                                  1.205               

Slack               : 1.205ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.743ns (cell 0.517ns (29%), net 1.226ns (71%))
Clock Skew          : 0.036ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             1.226          5.094          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.d[1]
LUT3 (reg)          x037y037z2          0.371    r     5.465       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.465               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.340          6.670               
--------------------------------------------------------------------  ---------------
Required                                               6.670               
--------------------------------------------------------------------  ---------------
Slack                                                  1.205               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.285ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.461ns (cell 0.350ns (75%), net 0.111ns (25%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y047z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.q[1]
net (fo=1)                              0.111          3.160          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.c[0]
LUT2 (reg)          x037y047z0          0.241    f     3.401       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.401               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.292ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.196ns (45%), net 0.233ns (55%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             0.233          3.282          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.sr
reg                 x037y043z2          0.087    r     3.369               
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.263          3.077               
--------------------------------------------------------------------  ---------------
Required                                               3.077               
--------------------------------------------------------------------  ---------------
Slack                                                  0.292               

Slack               : 0.305ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y037z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.370          3.419          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1]
reg                 x038y031z2          0.095    f     3.514          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.184          3.209               
--------------------------------------------------------------------  ---------------
Required                                               3.209               
--------------------------------------------------------------------  ---------------
Slack                                                  0.305               

Slack               : 0.320ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y046z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_5.q[0]
net (fo=1)                              0.322          3.371          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.mi[0]
reg                 x037y045z0          0.095    f     3.466          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.320               

Slack               : 0.330ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y032z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[1]
net (fo=1)                              0.332          3.381          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x039y030z1          0.095    f     3.476          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.476               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.330               

Slack               : 0.330ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y032z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[0]
net (fo=1)                              0.332          3.381          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x039y030z1          0.095    f     3.476          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.476               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.330               

Slack               : 0.351ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.541ns (cell 0.325ns (60%), net 0.216ns (40%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT1=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y033z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.q[0]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.d[1]
LUT1 (reg)          x038y032z0          0.216    f     3.481       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.481               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.351               

Slack               : 0.355ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y030z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.q[0]
net (fo=1)                              0.341          3.390          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x038y026z2          0.095    f     3.485          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.485               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.355               

Slack               : 0.355ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y030z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.q[1]
net (fo=1)                              0.341          3.390          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x038y026z2          0.095    f     3.485          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.485               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.355               

Slack               : 0.365ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.541ns (cell 0.430ns (79%), net 0.111ns (21%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y037z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.q[1]
net (fo=1)                              0.111          3.160          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1]
LUT3 (reg)          x037y037z2          0.321    r     3.481       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.481               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.365               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     7.521ns
Fmax           :     132.961MHz

Statistics:
Max            : SWNS      0.479ns, STNS      0.000ns,         0 Viol Endpoints,        38 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.540ns, HTNS      0.000ns,         0 Viol Endpoints,        38 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.479ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_state_reg[5]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 7.213ns (cell 1.198ns (16%), net 6.015ns (84%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 43
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x006y027z0          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=10)                             1.994          4.009          net: u_udp_top/soft_reset_cnt[2],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.c[0]
LUT4                x022y035z2          0.348    f     4.357       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.f[0]
net (fo=24)                             2.680          7.037          net: u_udp_rx_buf/app_rx_data_en_syn_dup_187,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(45)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.a[1]
LUT5                x026y055z1          0.618    f     7.655       2  pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.fx[0]
net (fo=43)                             1.341          8.996          net: u_udp_top/u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[5]_syn_4.sr
reg                 x028y060z2          0.086    r     9.082               
--------------------------------------------------------------------  ---------------
Arrival                                                9.082               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  0.479               

Slack               : 0.765ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_state_reg[3]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.927ns (cell 1.198ns (17%), net 5.729ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 43
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x006y027z0          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=10)                             1.994          4.009          net: u_udp_top/soft_reset_cnt[2],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.c[0]
LUT4                x022y035z2          0.348    f     4.357       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.f[0]
net (fo=24)                             2.680          7.037          net: u_udp_rx_buf/app_rx_data_en_syn_dup_187,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(45)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.a[1]
LUT5                x026y055z1          0.618    f     7.655       2  pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.fx[0]
net (fo=43)                             1.055          8.710          net: u_udp_top/u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[3]_syn_3.sr
reg                 x026y060z0          0.086    r     8.796               
--------------------------------------------------------------------  ---------------
Arrival                                                8.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[3]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  0.765               

Slack               : 0.789ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.903ns (cell 1.198ns (17%), net 5.705ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 43
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x006y027z0          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=10)                             1.994          4.009          net: u_udp_top/soft_reset_cnt[2],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.c[0]
LUT4                x022y035z2          0.348    f     4.357       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.f[0]
net (fo=24)                             2.680          7.037          net: u_udp_rx_buf/app_rx_data_en_syn_dup_187,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(45)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.a[1]
LUT5                x026y055z1          0.618    f     7.655       2  pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.fx[0]
net (fo=43)                             1.031          8.686          net: u_udp_top/u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.sr
ADDER (reg)         x027y053z1          0.086    r     8.772               
--------------------------------------------------------------------  ---------------
Arrival                                                8.772               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  0.789               

Slack               : 0.819ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.873ns (cell 0.925ns (13%), net 5.948ns (87%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y026z1          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[1]
net (fo=11)                             1.794          3.809          net: u_udp_top/soft_reset_cnt[4],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[26]_syn_9.d[0]
LUT2                x017y041z2          0.262    r     4.071       1  pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[26]_syn_9.f[0]
net (fo=26)                             3.178          7.249          net: u_udp_rx_buf/app_rx_data_en_syn_dup_201,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(45)
                                                                      pin: u_udp_rx_buf/app_rx_data_en_syn_156.b[1]
LUT5                x027y053z3          0.431    f     7.680       2  pin: u_udp_rx_buf/app_rx_data_en_syn_156.f[1]
net (fo=16)                             0.976          8.656          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_107,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.sr
reg                 x031y054z2          0.086    r     8.742               
--------------------------------------------------------------------  ---------------
Arrival                                                8.742               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  0.819               

Slack               : 0.845ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.847ns (cell 1.198ns (17%), net 5.649ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 43
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x006y027z0          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=10)                             1.994          4.009          net: u_udp_top/soft_reset_cnt[2],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.c[0]
LUT4                x022y035z2          0.348    f     4.357       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.f[0]
net (fo=24)                             2.680          7.037          net: u_udp_rx_buf/app_rx_data_en_syn_dup_187,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(45)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.a[1]
LUT5                x026y055z1          0.618    f     7.655       2  pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.fx[0]
net (fo=43)                             0.975          8.630          net: u_udp_top/u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.sr
reg                 x030y055z2          0.086    r     8.716               
--------------------------------------------------------------------  ---------------
Arrival                                                8.716               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  0.845               

Slack               : 0.856ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_bram_u_reg1_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.836ns (cell 0.925ns (13%), net 5.911ns (87%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y026z1          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[1]
net (fo=11)                             1.794          3.809          net: u_udp_top/soft_reset_cnt[4],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[26]_syn_9.d[0]
LUT2                x017y041z2          0.262    r     4.071       1  pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[26]_syn_9.f[0]
net (fo=26)                             3.178          7.249          net: u_udp_rx_buf/app_rx_data_en_syn_dup_201,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(45)
                                                                      pin: u_udp_rx_buf/app_rx_data_en_syn_156.b[1]
LUT5                x027y053z3          0.431    f     7.680       2  pin: u_udp_rx_buf/app_rx_data_en_syn_156.f[1]
net (fo=16)                             0.939          8.619          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_107,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg1_syn_4.sr
reg                 x030y052z2          0.086    r     8.705               
--------------------------------------------------------------------  ---------------
Arrival                                                8.705               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg1_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  0.856               

Slack               : 0.918ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_state_reg[1]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.774ns (cell 1.198ns (17%), net 5.576ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 43
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x006y027z0          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=10)                             1.994          4.009          net: u_udp_top/soft_reset_cnt[2],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.c[0]
LUT4                x022y035z2          0.348    f     4.357       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.f[0]
net (fo=24)                             2.680          7.037          net: u_udp_rx_buf/app_rx_data_en_syn_dup_187,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(45)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.a[1]
LUT5                x026y055z1          0.618    f     7.655       2  pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.fx[0]
net (fo=43)                             0.902          8.557          net: u_udp_top/u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[1]_syn_4.sr
reg                 x028y059z0          0.086    r     8.643               
--------------------------------------------------------------------  ---------------
Arrival                                                8.643               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[1]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  0.918               

Slack               : 0.939ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.753ns (cell 1.198ns (17%), net 5.555ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 43
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x006y027z0          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=10)                             1.994          4.009          net: u_udp_top/soft_reset_cnt[2],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.c[0]
LUT4                x022y035z2          0.348    f     4.357       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.f[0]
net (fo=24)                             2.680          7.037          net: u_udp_rx_buf/app_rx_data_en_syn_dup_187,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(45)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.a[1]
LUT5                x026y055z1          0.618    f     7.655       2  pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.fx[0]
net (fo=43)                             0.881          8.536          net: u_udp_top/u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.sr
reg                 x028y059z2          0.086    r     8.622               
--------------------------------------------------------------------  ---------------
Arrival                                                8.622               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr[10]_syn_26.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  0.939               

Slack               : 0.952ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.740ns (cell 1.198ns (17%), net 5.542ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 43
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x006y027z0          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=10)                             1.994          4.009          net: u_udp_top/soft_reset_cnt[2],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.c[0]
LUT4                x022y035z2          0.348    f     4.357       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.f[0]
net (fo=24)                             2.680          7.037          net: u_udp_rx_buf/app_rx_data_en_syn_dup_187,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(45)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.a[1]
LUT5                x026y055z1          0.618    f     7.655       2  pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.fx[0]
net (fo=43)                             0.868          8.523          net: u_udp_top/u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.sr
ADDER (reg)         x027y054z0          0.086    r     8.609               
--------------------------------------------------------------------  ---------------
Arrival                                                8.609               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[4]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  0.952               

Slack               : 0.952ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.740ns (cell 1.198ns (17%), net 5.542ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 43
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x006y027z0          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[1]
net (fo=10)                             1.994          4.009          net: u_udp_top/soft_reset_cnt[2],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.c[0]
LUT4                x022y035z2          0.348    f     4.357       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$rrst_cnt_b2[7]_syn_10.f[0]
net (fo=24)                             2.680          7.037          net: u_udp_rx_buf/app_rx_data_en_syn_dup_187,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(45)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.a[1]
LUT5                x026y055z1          0.618    f     7.655       2  pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.fx[0]
net (fo=43)                             0.868          8.523          net: u_udp_top/u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.sr
ADDER (reg)         x027y054z1          0.086    r     8.609               
--------------------------------------------------------------------  ---------------
Arrival                                                8.609               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  0.952               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.540ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.716ns (cell 0.204ns (28%), net 0.512ns (72%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y047z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.q[0]
net (fo=2)                              0.512          1.955          net: u_udp_top/u6_tx_fifo/wr_frame_in_fifo,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(129)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_4.mi[0]
reg                 x034y050z2          0.095    f     2.050          net: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                2.050               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.540               

Slack               : 1.657ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_18.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.780ns (cell 0.340ns (19%), net 1.440ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_18.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y036z1          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_18.q[0]
net (fo=21)                             0.939          2.382          net: u_udp_top/soft_reset_cnt[7]_dup_6,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[16]_syn_4.d[0]
LUT5                x028y041z2          0.179    f     2.561       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[16]_syn_4.f[0]
net (fo=56)                             0.501          3.062          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_92,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.sr
reg                 x030y043z2          0.052    f     3.114               
--------------------------------------------------------------------  ---------------
Arrival                                                3.114               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  1.657               

Slack               : 1.672ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_18.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_16_count_reg[3]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.795ns (cell 0.340ns (18%), net 1.455ns (82%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_18.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y036z1          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_18.q[0]
net (fo=21)                             0.939          2.382          net: u_udp_top/soft_reset_cnt[7]_dup_6,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[16]_syn_4.d[0]
LUT5                x028y041z2          0.179    f     2.561       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[16]_syn_4.f[0]
net (fo=56)                             0.516          3.077          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_92,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[3]_syn_4.sr
reg                 x034y041z3          0.052    f     3.129               
--------------------------------------------------------------------  ---------------
Arrival                                                3.129               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  1.672               

Slack               : 2.083ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_18.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_16_count_reg[0]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.206ns (cell 0.340ns (15%), net 1.866ns (85%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_18.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y036z1          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_18.q[0]
net (fo=21)                             0.939          2.382          net: u_udp_top/soft_reset_cnt[7]_dup_6,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[16]_syn_4.d[0]
LUT5                x028y041z2          0.179    f     2.561       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[16]_syn_4.f[0]
net (fo=56)                             0.927          3.488          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_92,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[0]_syn_4.sr
reg                 x033y043z1          0.052    f     3.540               
--------------------------------------------------------------------  ---------------
Arrival                                                3.540               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.083               

Slack               : 2.088ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.211ns (cell 0.398ns (18%), net 1.813ns (82%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 55
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_11.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y036z0          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_11.q[1]
net (fo=23)                             1.388          2.831          net: u_udp_top/soft_reset_cnt[6]_dup_7,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.c[0]
LUT5                x029y046z3          0.237    r     3.068       1  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.f[0]
net (fo=55)                             0.425          3.493          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_91,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.sr
reg                 x030y046z3          0.052    f     3.545               
--------------------------------------------------------------------  ---------------
Arrival                                                3.545               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.088               

Slack               : 2.088ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.211ns (cell 0.398ns (18%), net 1.813ns (82%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 55
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_11.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y036z0          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_11.q[1]
net (fo=23)                             1.388          2.831          net: u_udp_top/soft_reset_cnt[6]_dup_7,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.c[0]
LUT5                x029y046z3          0.237    r     3.068       1  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.f[0]
net (fo=55)                             0.425          3.493          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_91,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_3.sr
reg                 x030y046z2          0.052    f     3.545               
--------------------------------------------------------------------  ---------------
Arrival                                                3.545               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.088               

Slack               : 2.183ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_start_addr_reg[0]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.306ns (cell 0.398ns (17%), net 1.908ns (83%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 55
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_11.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y036z0          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_11.q[1]
net (fo=23)                             1.388          2.831          net: u_udp_top/soft_reset_cnt[6]_dup_7,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.c[0]
LUT5                x029y046z3          0.237    r     3.068       1  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.f[0]
net (fo=55)                             0.520          3.588          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_91,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[0]_syn_4.sr
reg                 x033y048z3          0.052    f     3.640               
--------------------------------------------------------------------  ---------------
Arrival                                                3.640               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.183               

Slack               : 2.192ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.315ns (cell 0.398ns (17%), net 1.917ns (83%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 55
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_11.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y036z0          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_11.q[1]
net (fo=23)                             1.388          2.831          net: u_udp_top/soft_reset_cnt[6]_dup_7,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.c[0]
LUT5                x029y046z3          0.237    r     3.068       1  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.f[0]
net (fo=55)                             0.529          3.597          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_91,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.sr
reg                 x028y045z0          0.052    f     3.649               
--------------------------------------------------------------------  ---------------
Arrival                                                3.649               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.192               

Slack               : 2.215ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_start_addr_reg[2]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.338ns (cell 0.398ns (17%), net 1.940ns (83%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 55
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_11.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y036z0          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_11.q[1]
net (fo=23)                             1.388          2.831          net: u_udp_top/soft_reset_cnt[6]_dup_7,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.c[0]
LUT5                x029y046z3          0.237    r     3.068       1  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.f[0]
net (fo=55)                             0.552          3.620          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_91,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[2]_syn_3.sr
reg                 x029y046z0          0.052    f     3.672               
--------------------------------------------------------------------  ---------------
Arrival                                                3.672               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[2]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.215               

Slack               : 2.215ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_start_addr_reg[3]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.338ns (cell 0.398ns (17%), net 1.940ns (83%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 55
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_11.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y036z0          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_11.q[1]
net (fo=23)                             1.388          2.831          net: u_udp_top/soft_reset_cnt[6]_dup_7,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.c[0]
LUT5                x029y046z3          0.237    r     3.068       1  pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.f[0]
net (fo=55)                             0.552          3.620          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_91,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[3]_syn_3.sr
reg                 x029y046z1          0.052    f     3.672               
--------------------------------------------------------------------  ---------------
Arrival                                                3.672               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[3]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.215               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.534ns
Fmax           :     651.890MHz

Statistics:
Max            : SWNS      1.666ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y044z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x038y044z2          0.549    f     5.019       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.019               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y044z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x038y044z2          0.549    f     5.019       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.019               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.737ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.226ns (cell 0.597ns (48%), net 0.629ns (52%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x035y037z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.629          4.497          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x038y035z1          0.451    f     4.948       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.948               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.737               

Slack               : 1.764ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y041z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x037y041z0          0.451    f     4.921       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.921               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.764               

Slack               : 1.764ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y039z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x037y037z1          0.451    f     4.921       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.921               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.764               

Slack               : 1.789ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_9.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.174ns (cell 0.695ns (59%), net 0.479ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_9.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y040z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_9.q[0]
net (fo=1)                              0.479          4.347          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x037y037z3          0.549    f     4.896       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.896               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.789               

Slack               : 1.792ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.171ns (cell 0.695ns (59%), net 0.476ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y043z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.476          4.344          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x037y042z3          0.549    f     4.893       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.893               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.792               

Slack               : 1.871ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[3]_syn_8.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.092ns (cell 0.289ns (26%), net 0.803ns (74%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[3]_syn_8.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y040z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[3]_syn_8.q[0]
net (fo=1)                              0.803          4.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[1]
reg                 x037y040z2          0.143    r     4.814          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.814               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.871               

Slack               : 1.871ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.092ns (cell 0.289ns (26%), net 0.803ns (74%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y045z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.q[0]
net (fo=1)                              0.803          4.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x037y045z1          0.143    r     4.814          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.814               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.871               

Slack               : 1.887ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.076ns (cell 0.597ns (55%), net 0.479ns (45%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y039z2          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.479          4.347          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x037y041z1          0.451    f     4.798       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.798               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.887               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y046z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[1]
net (fo=2)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.mi[0]
reg                 x037y047z1          0.095    f     3.360          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq_reg_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.244ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y044z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.q[0]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x037y043z2          0.095    f     3.360          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.253ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_45.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_45.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y040z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_45.q[0]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0]
reg                 x037y040z2          0.095    f     3.369          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.350ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y044z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.q[0]
net (fo=1)                              0.322          3.371          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x037y043z2          0.095    f     3.466          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.369ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_42.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_42.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y049z0          0.109    f     3.049          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_8qEzqv9k_reg_syn_42.q[0]
net (fo=1)                              0.341          3.390          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x037y045z1          0.095    f     3.485          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.485               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y041z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x037y041z1          0.319    r     3.584       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.584               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y036z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x038y035z1          0.319    r     3.584       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.584               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y041z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x037y041z0          0.319    r     3.584       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.584               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.477ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y034z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x037y034z0          0.319    r     3.593       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.593               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               

Slack               : 0.477ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y034z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x037y034z0          0.319    r     3.593       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.593               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=37)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     1.386ns
Fmax           :     721.501MHz

Statistics:
Max            : SWNS      6.614ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.614ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.149ns (cell 0.289ns (25%), net 0.860ns (75%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y046z1          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[1]
net (fo=1)                              0.860          2.875          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x028y044z1          0.143    r     3.018          net: u_udp_top/u6_tx_fifo/wr_rd_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                3.018               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.614               

Slack               : 6.786ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.977ns (cell 0.289ns (29%), net 0.688ns (71%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x034y050z1          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.q[0]
net (fo=1)                              0.688          2.703          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0]
reg                 x030y049z2          0.143    r     2.846          net: u_udp_top/u6_tx_fifo/wr_rd_addr[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.846               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.786               

Slack               : 6.787ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.976ns (cell 0.289ns (29%), net 0.687ns (71%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y046z1          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.687          2.702          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[1]
reg                 x029y045z0          0.143    r     2.845          net: u_udp_top/u6_tx_fifo/wr_rd_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.845               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.787               

Slack               : 6.849ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_txfer_tog_reg_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.914ns (cell 0.289ns (31%), net 0.625ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y042z0          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.q[0]
net (fo=2)                              0.625          2.640          net: u_udp_top/u6_tx_fifo/rd_txfer_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(135)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg_reg[1]_syn_4.mi[0]
reg                 x029y041z3          0.143    r     2.783          net: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                2.783               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg_reg[1]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.849               

Slack               : 6.872ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y046z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[1]
net (fo=1)                              0.602          2.617          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0]
reg                 x029y046z2          0.143    r     2.760          net: u_udp_top/u6_tx_fifo/wr_rd_addr[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.760               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.872               

Slack               : 6.890ns
Begin Point         : uivtc_inst/hcnt_b4[10]_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.873ns (cell 0.289ns (33%), net 0.584ns (67%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: uivtc_inst/hcnt_b4[10]_syn_11.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y060z2          0.146    r     2.015          pin: uivtc_inst/hcnt_b4[10]_syn_11.q[0]
net (fo=2)                              0.584          2.599          net: u_udp_top/u6_tx_fifo/rd_tran_frame_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(114)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg_reg[1]_syn_4.mi[0]
reg                 x033y059z2          0.143    r     2.742          net: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                2.742               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg_reg[1]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.890               

Slack               : 6.995ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.768ns (cell 0.289ns (37%), net 0.479ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x027y044z1          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.479          2.494          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[0]
reg                 x029y043z2          0.143    r     2.637          net: u_udp_top/u6_tx_fifo/wr_rd_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.637               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               

Slack               : 6.995ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.768ns (cell 0.289ns (37%), net 0.479ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x027y044z1          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.479          2.494          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[1]
reg                 x029y043z2          0.143    r     2.637          net: u_udp_top/u6_tx_fifo/wr_rd_addr[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.637               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               

Slack               : 6.995ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.768ns (cell 0.289ns (37%), net 0.479ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y046z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.479          2.494          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0]
reg                 x029y046z3          0.143    r     2.637          net: u_udp_top/u6_tx_fifo/wr_rd_addr[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.637               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               

Slack               : 7.001ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x029y050z1          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[0]
net (fo=1)                              0.473          2.488          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1]
reg                 x030y049z2          0.143    r     2.631          net: u_udp_top/u6_tx_fifo/wr_rd_addr[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.631               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  7.001               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y045z0          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.q[1]
net (fo=1)                              0.216          1.659          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.mi[0]
reg                 x029y045z0          0.095    f     1.754          net: u_udp_top/u6_tx_fifo/wr_rd_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.244ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y045z0          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0]
reg                 x028y046z0          0.095    f     1.754          net: u_udp_top/u6_tx_fifo/wr_rd_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.244ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y046z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1]
reg                 x029y046z3          0.095    f     1.754          net: u_udp_top/u6_tx_fifo/wr_rd_addr[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.253ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y043z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[2]_syn_3.q[0]
net (fo=1)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.mi[0]
reg                 x030y042z3          0.095    f     1.763          net: u_udp_top/u6_tx_fifo/wr_rd_addr[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.350ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y050z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[10]_syn_3.q[0]
net (fo=1)                              0.322          1.765          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1]
reg                 x030y049z2          0.095    f     1.860          net: u_udp_top/u6_tx_fifo/wr_rd_addr[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.360ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y044z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.332          1.775          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[0]
reg                 x029y043z2          0.095    f     1.870          net: u_udp_top/u6_tx_fifo/wr_rd_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.870               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.360ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y044z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.332          1.775          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.mi[1]
reg                 x029y043z2          0.095    f     1.870          net: u_udp_top/u6_tx_fifo/wr_rd_addr[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.870               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.360ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y046z3          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[0]
net (fo=1)                              0.332          1.775          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0]
reg                 x029y046z3          0.095    f     1.870          net: u_udp_top/u6_tx_fifo/wr_rd_addr[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.870               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.435ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y046z3          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[1]
net (fo=1)                              0.407          1.850          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0]
reg                 x029y046z2          0.095    f     1.945          net: u_udp_top/u6_tx_fifo/wr_rd_addr[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.438ns
Begin Point         : uivtc_inst/hcnt_b4[10]_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.614ns (cell 0.204ns (33%), net 0.410ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: uivtc_inst/hcnt_b4[10]_syn_11.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x030y060z2          0.109    f     1.443          pin: uivtc_inst/hcnt_b4[10]_syn_11.q[0]
net (fo=2)                              0.410          1.853          net: u_udp_top/u6_tx_fifo/rd_tran_frame_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(114)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg_reg[1]_syn_4.mi[0]
reg                 x033y059z2          0.095    f     1.948          net: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                1.948               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.438               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     43.766ns
Fmax           :     22.849MHz

Statistics:
Max            : SWNS     -2.322ns, STNS     -6.188ns,         4 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.137ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.322ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 4.954ns (cell 1.370ns (27%), net 3.584ns (73%))
Clock Skew          : 1.644ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x007y044z0          0.146    r    48.677          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.q[1]
net (fo=4)                              0.639         49.316          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_8.a[0]
LUT1                x004y045z1          0.408    f    49.724       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_8.f[0]
net (fo=1)                              0.966         50.690          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0_syn_1.a[0]
LUT1                x006y048z0          0.408    f    51.098       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0_syn_1.f[0]
net (fo=1)                              1.088         52.186          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20_syn_1.a[0]
LUT1                x007y050z1          0.408    f    52.594       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20_syn_1.f[0]
net (fo=1)                              0.891         53.485          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf30,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x008y045            0.000    f    53.485               
--------------------------------------------------------------------  ---------------
Arrival                                               53.485               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         51.096               
clock uncertainty                      -0.100         50.996               
clock pessimism                         0.167         51.163               
--------------------------------------------------------------------  ---------------
Required                                              51.163               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.322               

Slack               : -1.809ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_11.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 4.441ns (cell 1.370ns (30%), net 3.071ns (70%))
Clock Skew          : 1.644ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_11.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x033y027z2          0.146    r    48.677          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_11.q[0]
net (fo=4)                              0.432         49.109          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_9.a[0]
LUT1                x030y027z1          0.408    f    49.517       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_9.f[0]
net (fo=1)                              0.738         50.255          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf_syn_1.a[0]
LUT1                x031y028z1          0.408    f    50.663       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf_syn_1.f[0]
net (fo=1)                              0.952         51.615          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf2,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf2_syn_1.a[0]
LUT1                x033y029z0          0.408    f    52.023       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf2_syn_1.f[0]
net (fo=1)                              0.949         52.972          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf3,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x032y027            0.000    f    52.972               
--------------------------------------------------------------------  ---------------
Arrival                                               52.972               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         51.096               
clock uncertainty                      -0.100         50.996               
clock pessimism                         0.167         51.163               
--------------------------------------------------------------------  ---------------
Required                                              51.163               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.809               

Slack               : -1.437ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_11.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 4.069ns (cell 1.778ns (43%), net 2.291ns (57%))
Clock Skew          : 1.644ns
Logic Level         : 4 ( LUT1=4 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_11.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x033y027z2          0.146    r    48.677          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_11.q[0]
net (fo=4)                              0.552         49.229          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_10.a[0]
LUT1                x031y026z0          0.408    f    49.637       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_10.f[0]
net (fo=1)                              0.307         49.944          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf0,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf0_syn_1.a[0]
LUT1                x031y024z1          0.408    f    50.352       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf0_syn_1.f[0]
net (fo=1)                              0.307         50.659          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf20,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf20_syn_1.a[0]
LUT1                x031y025z0          0.408    f    51.067       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf20_syn_1.f[0]
net (fo=1)                              0.468         51.535          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf30,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf30_syn_1.a[0]
LUT1                x029y023z1          0.408    f    51.943       4  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf30_syn_1.f[0]
net (fo=1)                              0.657         52.600          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf30_holdbuf,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)          x032y018            0.000    f    52.600               
--------------------------------------------------------------------  ---------------
Arrival                                               52.600               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         51.096               
clock uncertainty                      -0.100         50.996               
clock pessimism                         0.167         51.163               
--------------------------------------------------------------------  ---------------
Required                                              51.163               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.437               

Slack               : -0.620ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 3.252ns (cell 1.370ns (42%), net 1.882ns (58%))
Clock Skew          : 1.644ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x007y044z0          0.146    r    48.677          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.q[1]
net (fo=4)                              0.493         49.170          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_7.a[0]
LUT1                x007y041z1          0.408    f    49.578       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_7.f[0]
net (fo=1)                              0.561         50.139          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf_syn_1.a[0]
LUT1                x010y039z0          0.408    f    50.547       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf_syn_1.f[0]
net (fo=1)                              0.309         50.856          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2_syn_1.a[0]
LUT1                x010y038z1          0.408    f    51.264       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2_syn_1.f[0]
net (fo=1)                              0.519         51.783          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf3,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x008y036            0.000    f    51.783               
--------------------------------------------------------------------  ---------------
Arrival                                               51.783               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         51.096               
clock uncertainty                      -0.100         50.996               
clock pessimism                         0.167         51.163               
--------------------------------------------------------------------  ---------------
Required                                              51.163               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.620               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.137ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.267ns (cell 0.955ns (42%), net 1.312ns (58%))
Clock Skew          : 1.780ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y044z0          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.q[1]
net (fo=4)                              0.339          1.782          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_7.a[0]
LUT1                x007y041z1          0.282    r     2.064       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_7.f[0]
net (fo=1)                              0.401          2.465          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf_syn_1.a[0]
LUT1                x010y039z0          0.282    r     2.747       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf_syn_1.f[0]
net (fo=1)                              0.208          2.955          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2_syn_1.a[0]
LUT1                x010y038z1          0.282    r     3.237       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2_syn_1.f[0]
net (fo=1)                              0.364          3.601          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf3,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x008y036            0.000    f     3.601               
--------------------------------------------------------------------  ---------------
Arrival                                                3.601               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                  0.137               

Slack               : 0.719ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_11.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.849ns (cell 1.237ns (43%), net 1.612ns (57%))
Clock Skew          : 1.780ns
Logic Level         : 4 ( LUT1=4 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_11.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y027z2          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_11.q[0]
net (fo=4)                              0.380          1.823          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_10.a[0]
LUT1                x031y026z0          0.282    r     2.105       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_10.f[0]
net (fo=1)                              0.219          2.324          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf0,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf0_syn_1.a[0]
LUT1                x031y024z1          0.282    r     2.606       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf0_syn_1.f[0]
net (fo=1)                              0.219          2.825          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf20,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf20_syn_1.a[0]
LUT1                x031y025z0          0.282    r     3.107       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf20_syn_1.f[0]
net (fo=1)                              0.328          3.435          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf30,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf30_syn_1.a[0]
LUT1                x029y023z1          0.282    r     3.717       4  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf30_syn_1.f[0]
net (fo=1)                              0.466          4.183          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf30_holdbuf,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)          x032y018            0.000    f     4.183               
--------------------------------------------------------------------  ---------------
Arrival                                                4.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                  0.719               

Slack               : 1.003ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_11.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.133ns (cell 0.955ns (30%), net 2.178ns (70%))
Clock Skew          : 1.780ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_11.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y027z2          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_11.q[0]
net (fo=4)                              0.290          1.733          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_9.a[0]
LUT1                x030y027z1          0.282    r     2.015       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_9.f[0]
net (fo=1)                              0.501          2.516          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf_syn_1.a[0]
LUT1                x031y028z1          0.282    r     2.798       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf_syn_1.f[0]
net (fo=1)                              0.688          3.486          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf2,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf2_syn_1.a[0]
LUT1                x033y029z0          0.282    r     3.768       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf2_syn_1.f[0]
net (fo=1)                              0.699          4.467          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf3,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x032y027            0.000    f     4.467               
--------------------------------------------------------------------  ---------------
Arrival                                                4.467               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                  1.003               

Slack               : 1.356ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.486ns (cell 0.955ns (27%), net 2.531ns (73%))
Clock Skew          : 1.780ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y044z0          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.q[1]
net (fo=4)                              0.445          1.888          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_8.a[0]
LUT1                x004y045z1          0.282    r     2.170       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_8.f[0]
net (fo=1)                              0.683          2.853          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0_syn_1.a[0]
LUT1                x006y048z0          0.282    r     3.135       2  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0_syn_1.f[0]
net (fo=1)                              0.756          3.891          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20_syn_1.a[0]
LUT1                x007y050z1          0.282    r     4.173       3  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20_syn_1.f[0]
net (fo=1)                              0.647          4.820          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf30,  NOFILE(0)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x008y045            0.000    f     4.820               
--------------------------------------------------------------------  ---------------
Arrival                                                4.820               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                  1.356               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     7.346ns
Fmax           :     136.129MHz

Statistics:
Max            : SWNS      0.109ns, STNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.151ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.109ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.334ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk/pll_inst.clkc[0] rising@6.666ns }
Data Path Delay     : 0.854ns (cell 0.146ns (17%), net 0.708ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk
launch edge                             6.666    r     8.535               
--------------------------------------------------------------------  ---------------
clk2q               x010y025z0          0.146    r     8.681          pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.q[0]
net (fo=6)                              0.708          9.389          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst
FIFO (reg)          x008y018            0.000    f     9.389               
--------------------------------------------------------------------  ---------------
Arrival                                                9.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.167          9.498               
--------------------------------------------------------------------  ---------------
Required                                               9.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.109               

Slack               : 0.114ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.334ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk/pll_inst.clkc[0] rising@6.666ns }
Data Path Delay     : 0.849ns (cell 0.146ns (17%), net 0.703ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk
launch edge                             6.666    r     8.535               
--------------------------------------------------------------------  ---------------
clk2q               x010y025z0          0.146    r     8.681          pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.q[0]
net (fo=6)                              0.703          9.384          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rst
FIFO (reg)          x008y027            0.000    f     9.384               
--------------------------------------------------------------------  ---------------
Arrival                                                9.384               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.clkw
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.167          9.498               
--------------------------------------------------------------------  ---------------
Required                                               9.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.114               

Slack               : 0.148ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.334ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk/pll_inst.clkc[0] rising@6.666ns }
Data Path Delay     : 0.815ns (cell 0.146ns (17%), net 0.669ns (83%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk
launch edge                             6.666    r     8.535               
--------------------------------------------------------------------  ---------------
clk2q               x010y025z0          0.146    r     8.681          pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.q[0]
net (fo=6)                              0.669          9.350          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rst
FIFO (reg)          x008y018            0.000    f     9.350               
--------------------------------------------------------------------  ---------------
Arrival                                                9.350               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.clkw
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.167          9.498               
--------------------------------------------------------------------  ---------------
Required                                               9.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.148               

Slack               : 0.215ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.334ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk/pll_inst.clkc[0] rising@6.666ns }
Data Path Delay     : 0.748ns (cell 0.146ns (19%), net 0.602ns (81%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.clk
launch edge                             6.666    r     8.535               
--------------------------------------------------------------------  ---------------
clk2q               x023y011z3          0.146    r     8.681          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.q[0]
net (fo=2)                              0.602          9.283          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst
FIFO (reg)          x024y009            0.000    f     9.283               
--------------------------------------------------------------------  ---------------
Arrival                                                9.283               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.167          9.498               
--------------------------------------------------------------------  ---------------
Required                                               9.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.215               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.151ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.516ns (cell 0.109ns (21%), net 0.407ns (79%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y011z3          0.109    f     1.443          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg_syn_7.q[0]
net (fo=2)                              0.407          1.850          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_dup_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst
FIFO (reg)          x024y009            0.000    f     1.850               
--------------------------------------------------------------------  ---------------
Arrival                                                1.850               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.151               

Slack               : 0.202ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.567ns (cell 0.109ns (19%), net 0.458ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y025z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.q[0]
net (fo=6)                              0.458          1.901          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rst
FIFO (reg)          x008y018            0.000    f     1.901               
--------------------------------------------------------------------  ---------------
Arrival                                                1.901               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.202               

Slack               : 0.235ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.600ns (cell 0.109ns (18%), net 0.491ns (82%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y025z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.q[0]
net (fo=6)                              0.491          1.934          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst
FIFO (reg)          x008y018            0.000    f     1.934               
--------------------------------------------------------------------  ---------------
Arrival                                                1.934               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.235               

Slack               : 0.242ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.607ns (cell 0.109ns (17%), net 0.498ns (83%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y025z0          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_addr_2d_reg[4]_syn_4.q[0]
net (fo=6)                              0.498          1.941          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rst
FIFO (reg)          x008y027            0.000    f     1.941               
--------------------------------------------------------------------  ---------------
Arrival                                                1.941               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.242               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     18.679ns
Fmax           :     53.536MHz

Statistics:
Max            : SWNS     -2.397ns, STNS     -4.048ns,         2 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      2.041ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.397ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_11.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.637ns (cell 1.307ns (79%), net 0.330ns (21%))
Clock Skew          : 1.874ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                            32.000    r    35.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            0.650    f    36.372          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=2)                              0.330         36.702          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_11.b[0]
LUT5 (reg)          x007y037z0          0.657    f    37.359       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                               37.359               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_11.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.397               

Slack               : -1.651ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_13.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 1.874ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_13.clk
launch edge                            32.000    r    35.722               
--------------------------------------------------------------------  ---------------
clk2q               x030y056z3          0.146    r    35.868          pin: uivtc_inst/O_vtc_vs_reg_syn_13.q[1]
net (fo=2)                              0.602         36.470          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg_syn_4.mi[0]
reg                 x031y056z3          0.143    r    36.613          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               36.613               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg_syn_4.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.651               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.041ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_13.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 1.591ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_13.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x030y056z3          0.109    f     3.049          pin: uivtc_inst/O_vtc_vs_reg_syn_13.q[1]
net (fo=2)                              0.407          3.456          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg_syn_4.mi[0]
reg                 x031y056z3          0.095    f     3.551          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                3.551               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  2.041               

Slack               : 2.642ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_11.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.212ns (cell 0.987ns (81%), net 0.225ns (19%))
Clock Skew          : 1.591ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=102)                            1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            0.520    f     3.460          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=2)                              0.225          3.685          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_11.b[0]
LUT5 (reg)          x007y037z0          0.467    r     4.152       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                4.152               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_11.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  2.642               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     4.156ns
Fmax           :     240.616MHz

Statistics:
Max            : SWNS      0.961ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.346ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.961ns
Begin Point         : u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.760ns (cell 0.146ns (19%), net 0.614ns (81%))
Clock Skew          : 0.209ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z2          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_4.q[1]
net (fo=8)                              0.614          2.629          net: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     2.629               
--------------------------------------------------------------------  ---------------
Arrival                                                2.629               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              1.978          1.493          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     3.493               
--------------------------------------------------------------------  ---------------
recovery                                0.030          3.523               
clock uncertainty                      -0.100          3.423               
clock pessimism                         0.167          3.590               
--------------------------------------------------------------------  ---------------
Required                                               3.590               
--------------------------------------------------------------------  ---------------
Slack                                                  0.961               

Slack               : 1.154ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.476ns (cell 0.146ns (30%), net 0.330ns (70%))
Clock Skew          : 0.209ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z3          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[1]
net (fo=1)                              0.330          2.345          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     2.345          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                2.345               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              1.978          1.493          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     3.493               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          3.432               
clock uncertainty                      -0.100          3.332               
clock pessimism                         0.167          3.499               
--------------------------------------------------------------------  ---------------
Required                                               3.499               
--------------------------------------------------------------------  ---------------
Slack                                                  1.154               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.346ns
Begin Point         : u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 6.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.523ns (cell 0.109ns (20%), net 0.414ns (80%))
Clock Skew          : 0.150ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z2          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/reset_reg2_reg[1]_syn_4.q[1]
net (fo=8)                              0.414          1.857          net: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     1.857               
--------------------------------------------------------------------  ---------------
Arrival                                                1.857               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              2.065          1.302          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -4.698               
--------------------------------------------------------------------  ---------------
removal                                 0.227         -4.471               
clock uncertainty                       0.100         -4.371               
clock pessimism                        -0.118         -4.489               
--------------------------------------------------------------------  ---------------
Required                                              -4.489               
--------------------------------------------------------------------  ---------------
Slack                                                  6.346               

Slack               : 6.387ns
Begin Point         : u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.334ns (cell 0.109ns (32%), net 0.225ns (68%))
Clock Skew          : 0.150ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=184)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z3          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[1]
net (fo=1)                              0.225          1.668          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     1.668          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.668               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              2.065          1.302          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -4.698               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -4.701               
clock uncertainty                       0.100         -4.601               
clock pessimism                        -0.118         -4.719               
--------------------------------------------------------------------  ---------------
Required                                              -4.719               
--------------------------------------------------------------------  ---------------
Slack                                                  6.387               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     8.745ns
Fmax           :     114.351MHz

Statistics:
Max            : SWNS     -0.415ns, STNS     -0.415ns,         1 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.350ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.415ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 1.508ns (cell 1.199ns (79%), net 0.309ns (21%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y009            0.650    f    34.519          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=1)                              0.309         34.828          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.b[0]
LUT5 (reg)          x023y013z2          0.549    f    35.377       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_3,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(32)
--------------------------------------------------------------------  ---------------
Arrival                                               35.377               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.415               

Slack               : 0.331ns
Begin Point         : u_udp_rx_buf/vid_vs_reg_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_rx_buf/vid_vs_reg_syn_5.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y015z2          0.146    r    34.015          pin: u_udp_rx_buf/vid_vs_reg_syn_5.q[1]
net (fo=1)                              0.473         34.488          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1]
reg                 x022y015z0          0.143    r    34.631          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               34.631               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                  0.331               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.350ns
Begin Point         : u_udp_rx_buf/vid_vs_reg_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_rx_buf/vid_vs_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y015z2          0.109    f     1.443          pin: u_udp_rx_buf/vid_vs_reg_syn_5.q[1]
net (fo=1)                              0.322          1.765          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1]
reg                 x022y015z0          0.095    f     1.860          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.957ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.133ns (cell 0.925ns (81%), net 0.208ns (19%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2515)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x024y009            0.520    f     1.854          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=1)                              0.208          2.062          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.b[0]
LUT5 (reg)          x023y013z2          0.405    r     2.467       1  net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wareq_3,  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(32)
--------------------------------------------------------------------  ---------------
Arrival                                                2.467               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$fdma_wareq_r_reg_syn_11.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.957               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[2]
Min Period     :     10.878ns
Fmax           :     91.929MHz

Statistics:
Max            : SWNS     -2.106ns, STNS    -63.135ns,        32 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      3.334ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.106ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y055z2          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.q[0]
net (fo=8)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_10,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_2.ts
PAD                 x000y050            3.047    f     5.752       1  pin: sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.106ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y055z2          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.q[0]
net (fo=8)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_10,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_3.ts
PAD                 x000y050            3.047    f     5.752       1  pin: sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.106ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y055z2          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.q[0]
net (fo=8)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_10,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_7.ts
PAD                 x000y059            3.047    f     5.752       1  pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.106ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_5d_reg[23]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_5d_reg[23]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y018z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_din_5d_reg[23]_syn_3.q[0]
net (fo=6)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_20.ts
PAD                 x000y014            3.047    f     5.752       1  pin: sdram_syn_20.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[21],  NOFILE(0)
                                                                      pin: sdram.dq[21]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.106ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_5d_reg[23]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_5d_reg[23]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y018z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_din_5d_reg[23]_syn_3.q[0]
net (fo=6)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_21.ts
PAD                 x000y014            3.047    f     5.752       1  pin: sdram_syn_21.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[20],  NOFILE(0)
                                                                      pin: sdram.dq[20]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.106ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[4] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y055z2          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.q[0]
net (fo=8)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_10,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_43.ts
PAD                 x000y053            3.047    f     5.752       1  pin: sdram_syn_43.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[4],  NOFILE(0)
                                                                      pin: sdram.dq[4]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.106ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[5] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y055z2          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.q[0]
net (fo=8)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_10,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_49.ts
PAD                 x000y053            3.047    f     5.752       1  pin: sdram_syn_49.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[5],  NOFILE(0)
                                                                      pin: sdram.dq[5]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.102ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.879ns (cell 8.193ns (92%), net 0.686ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x003y055z2          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[0]_syn_21.q[0]
net (fo=8)                              0.686          2.701          net: u2_ram/u2_wrrd/sdr_t_dup_10,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_1.ts
PAD                 x000y059            3.047    f     5.748       1  pin: sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          5.748          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                5.748               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.102               

Slack               : -2.055ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_29.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[31] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_29.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y008z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_29.q[0]
net (fo=5)                              0.639          2.654          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_26.ts
PAD                 x040y005            3.047    f     5.701       1  pin: sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          5.701          net: dq[31],  NOFILE(0)
                                                                      pin: sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                5.701               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.055               

Slack               : -2.055ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_29.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[30] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=660)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_29.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y008z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_29.q[0]
net (fo=5)                              0.639          2.654          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_27.ts
PAD                 x040y005            3.047    f     5.701       1  pin: sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          5.701          net: dq[30],  NOFILE(0)
                                                                      pin: sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                5.701               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.055               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.334ns
Begin Point         : sdram_syn_1.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_2.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_3.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_6.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.we_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_6.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            3.273    r     4.766          pin: sdram_syn_6.opad
net (fo=1)          x020y036            0.000          4.766          net: we_n,  NOFILE(0)
                                                                      pin: sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_7.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_8.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.cas_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_8.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_8.opad
net (fo=1)          x020y036            0.000          4.766          net: cas_n,  NOFILE(0)
                                                                      pin: sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_9.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.ras_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_9.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_9.opad
net (fo=1)          x020y036            0.000          4.766          net: ras_n,  NOFILE(0)
                                                                      pin: sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_11.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[9] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_11.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_11.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[9],  NOFILE(0)
                                                                      pin: sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_12.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[8] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_12.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_12.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[8],  NOFILE(0)
                                                                      pin: sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_13.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_13.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            3.273    r     4.766          pin: sdram_syn_13.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[7],  NOFILE(0)
                                                                      pin: sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[2] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[2]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     21.130ns
Fmax           :     47.326MHz

Statistics:
Max            : SWNS     -7.232ns, STNS   -231.424ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      7.763ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -7.232ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[0]
net (fo=0)                              0.000         14.165          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[6]
net (fo=0)                              0.000         14.165          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[7]
net (fo=0)                              0.000         14.165          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[1]
net (fo=0)                              0.000         14.165          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[23]
net (fo=0)                              0.000         14.165          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[22]
net (fo=0)                              0.000         14.165          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[21]
net (fo=0)                              0.000         14.165          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[20]
net (fo=0)                              0.000         14.165          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[19]
net (fo=0)                              0.000         14.165          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[18]
net (fo=0)                              0.000         14.165          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.763ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[0]
net (fo=0)                              0.000          8.230          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[6]
net (fo=0)                              0.000          8.230          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[7]
net (fo=0)                              0.000          8.230          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[1]
net (fo=0)                              0.000          8.230          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[23]
net (fo=0)                              0.000          8.230          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[22]
net (fo=0)                              0.000          8.230          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[21]
net (fo=0)                              0.000          8.230          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[20]
net (fo=0)                              0.000          8.230          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[19]
net (fo=0)                              0.000          8.230          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[18]
net (fo=0)                              0.000          8.230          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=63)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=660)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               




