# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1270 3.2e-05 4096 300 3410 521728 228.701 131.527 8948.37 3906.4 13215.3 13215.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1630 6.4e-05 1024 100 560 301824 17.5896 13.4935 194.607 419.008 644.802 644.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 440 0.001024 1024 50 430 15104 0.69568 5.97888 43.125 49.8437 49.9016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1330 0.000512 1024 80 590 37440 1.66502 19.753 52.4213 73.8831 73.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 450 0.000256 512 145 380 24576 5.83146 1.70541 5.9752 52.4006 66.0962 66.2487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1030 0.000128 2048 250 1720 123904 23.2186 14.4159 500.447 421.259 959.477 959.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 6.4e-05 1024 120 570 295424 21.003 13.5141 207.407 419.011 661.071 661.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 670 6.4e-05 512 90 1590 253952 15.8114 6.70301 249.501 208.94 481.28 481.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 410 6.4e-05 1024 150 2330 57344 70.5021 13.4881 170.188 417.818 672.247 672.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1040 0.000256 1024 245 1560 61440 5.83814 3.40675 113.674 120.426 243.476 243.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1270 3.2e-05 4096 300 3410 521856 228.958 131.577 10199.1 3903.51 14463.4 14463.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1630 6.4e-05 1024 100 560 301536 17.6343 13.5213 220.26 419.241 670.759 670.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 440 0.001024 1024 50 430 15120 0.69744 6.81331 42.9427 50.4943 50.5547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1330 0.000512 1024 80 590 37440 1.6688 23.0482 52.4853 77.2456 77.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 450 0.000256 512 145 380 23040 5.7769 1.67731 6.48736 51.2572 65.3847 65.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1030 0.000128 2048 250 1720 123840 23.2515 14.3954 572.471 419.351 1029.6 1029.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 6.4e-05 1024 120 570 294912 21.1047 13.5193 234.838 419.248 688.843 688.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 670 6.4e-05 512 90 1590 253440 15.5769 6.66067 301.12 207.423 531.005 531.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 410 6.4e-05 1024 150 2330 46080 70.7449 13.269 163.484 408.476 656.214 656.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1040 0.000256 1024 245 1560 61632 5.83114 3.416 133.68 119.006 262.071 262.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1270 3.2e-05 4096 300 3410 521600 228.507 131.643 10670.7 3904.04 14935.2 14935.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1630 6.4e-05 1024 100 560 301760 17.5785 15.1418 230.847 418.993 682.66 682.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 440 0.001024 1024 50 430 15120 0.69632 7.12909 43.7718 51.6391 51.6952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1330 0.000512 1024 80 590 37440 1.66912 24.0833 52.439 78.236 78.2909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 450 0.000256 512 145 380 23040 5.83267 1.68803 6.79491 51.73 66.2273 66.3777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1030 0.000128 2048 250 1720 124160 23.1864 14.3709 601.066 419.128 1057.88 1057.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 6.4e-05 1024 120 570 295040 21.057 13.5143 246.126 419 699.829 699.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 670 6.4e-05 512 90 1590 256000 15.7414 6.72762 316.755 209.624 549.064 549.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 410 6.4e-05 1024 150 2330 51200 70.59 13.3972 189.042 412.199 685.464 685.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1040 0.000256 1024 245 1560 60800 5.82048 3.3937 137.284 119.014 265.641 265.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1270 3.2e-05 4096 300 3410 521472 228.073 131.482 9936.22 3910.27 14206.3 14206.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1630 6.4e-05 1024 100 560 301440 17.5397 13.4963 215.009 419.219 665.368 665.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 440 0.001024 1024 50 430 15072 0.695616 6.64576 42.73 50.1152 50.1699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1330 0.000512 1024 80 590 37440 1.66707 22.4259 52.5059 76.6412 76.6979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 450 0.000256 512 145 380 24576 5.75082 1.6863 6.75872 51.7851 66.1605 66.3097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1030 0.000128 2048 250 1720 123648 23.1372 14.3352 558.768 418.854 1015.22 1015.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 6.4e-05 1024 120 570 294912 20.96 13.4912 229.215 418.728 682.522 682.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 670 6.4e-05 512 90 1590 251904 15.4405 6.61677 290.077 206.391 518.739 518.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 410 6.4e-05 1024 150 2330 49152 70.7562 13.3172 169.473 412.578 666.36 666.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1040 0.000256 1024 245 1560 61440 5.7976 3.40234 129.715 119.367 258.411 258.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1270 3.2e-05 4096 300 3410 521600 229.65 131.938 10041.4 3908.85 14312.1 14312.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1630 6.4e-05 1024 100 560 301600 17.6854 13.5332 217.265 419.472 668.056 668.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 440 0.001024 1024 50 430 15100 0.69632 6.76045 43.8383 51.3364 51.3942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1330 0.000512 1024 80 590 37400 1.66502 22.6992 52.4548 76.8605 76.9195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 450 0.000256 512 145 380 22400 5.8943 1.6864 6.25542 51.7808 65.7979 65.9495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1030 0.000128 2048 250 1720 124000 23.2683 14.376 565.053 419.156 1021.99 1022.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 6.4e-05 1024 120 570 295200 21.0838 13.5393 231.571 418.953 685.276 685.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 670 6.4e-05 512 90 1590 249600 15.705 6.63744 291.105 206.363 520.028 520.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 410 6.4e-05 1024 150 2330 51200 70.6945 13.4457 178.423 412.549 675.348 675.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1040 0.000256 1024 245 1560 60800 5.87187 3.41594 129.263 119.492 258.171 258.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1270 3.2e-05 4096 300 3410 521472 228.561 131.693 10249.2 3904.56 14514.3 14514.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1630 6.4e-05 1024 100 560 301504 17.5858 13.6507 223.317 419.051 673.706 673.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 440 0.001024 1024 50 430 15008 0.692224 6.91683 40.4935 48.1449 48.2032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1330 0.000512 1024 80 590 37408 1.66995 23.468 52.4493 77.6297 77.6861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 450 0.000256 512 145 380 21504 5.79219 1.65414 6.19526 50.7292 64.5508 64.7011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1030 0.000128 2048 250 1720 123648 23.1749 14.3456 578.2 420.958 1036.81 1036.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 6.4e-05 1024 120 570 294784 21.0162 13.8158 238.232 418.449 691.64 691.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 670 6.4e-05 512 90 1590 250880 15.6906 6.64173 300.951 206.941 530.444 530.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 410 6.4e-05 1024 150 2330 43008 70.4416 13.2326 154.151 404.079 642.14 642.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1040 0.000256 1024 245 1560 61824 5.81517 3.4135 135.451 118.553 263.364 263.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1270 3.2e-05 4096 300 3410 521280 228.992 131.564 10339.7 3902.94 14603.5 14603.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1630 6.4e-05 1024 100 560 301440 17.6151 13.527 224.331 419.047 674.621 674.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 440 0.001024 1024 50 430 15000 0.694272 6.96122 43.5843 51.2835 51.3372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1330 0.000512 1024 80 590 37440 1.66739 23.5229 52.5464 77.7779 77.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 450 0.000256 512 145 380 23040 5.84214 1.69088 6.66925 51.8029 66.1856 66.3367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1030 0.000128 2048 250 1720 122880 23.2406 14.3636 577.735 417.924 1033.4 1033.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 6.4e-05 1024 120 570 294720 21.09 13.6155 239.103 419.048 692.989 693.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 670 6.4e-05 512 90 1590 245760 15.9605 6.63709 296.543 206.421 525.779 525.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 410 6.4e-05 1024 150 2330 46080 71.5162 13.3415 166.029 412.663 663.789 663.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1040 0.000256 1024 245 1560 61440 5.84365 3.41606 134.926 119.739 264.056 264.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1270 3.2e-05 4096 300 3410 521216 228.704 131.611 9997.29 3907.35 14265.2 14265.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1630 6.4e-05 1024 100 560 301568 17.5684 13.7744 217.52 419.163 668.129 668.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 440 0.001024 1024 50 430 14976 0.692 6.6879 42.6619 50.0853 50.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1330 0.000512 1024 80 590 37376 1.66323 22.7279 52.4268 76.8609 76.9168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 450 0.000256 512 145 380 24576 5.84259 1.70598 6.8576 52.4541 67.0428 67.1916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1030 0.000128 2048 250 1720 122880 23.1779 14.4255 560.204 417.964 1015.91 1016.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 6.4e-05 1024 120 570 294912 21.047 13.501 231.929 419.171 685.787 685.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 670 6.4e-05 512 90 1590 253952 15.7761 6.7111 296.811 209.013 528.529 528.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 410 6.4e-05 1024 150 2330 49152 71.8831 13.4867 171.299 417.84 674.751 674.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1040 0.000256 1024 245 1560 61440 5.83792 3.40877 131.002 120.541 260.921 261.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1270 3.2e-05 4096 300 3410 520704 228.3 131.39 10087.4 3899.23 14346.6 14346.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1630 6.4e-05 1024 100 560 301056 17.5682 13.5291 218.167 418.499 667.865 667.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 440 0.001024 1024 50 430 14976 0.69584 6.80755 43.6569 51.2033 51.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1330 0.000512 1024 80 590 37248 1.66298 22.9286 52.3344 76.9689 77.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 450 0.000256 512 145 380 18432 5.82954 1.6264 5.2519 49.7419 62.6347 62.7876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1030 0.000128 2048 250 1720 122880 23.1034 14.3145 563.567 416.7 1017.82 1017.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 6.4e-05 1024 120 570 294912 21.0013 13.4967 233.17 418.509 686.308 686.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 670 6.4e-05 512 90 1590 245760 15.9234 6.61354 289.354 206.291 518.405 518.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 410 6.4e-05 1024 150 2330 24576 72.5553 13.4779 86.2061 395.897 568.379 568.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1040 0.000256 1024 245 1560 59904 5.76346 3.36886 128.535 116.85 254.648 254.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1270 3.2e-05 4096 300 3410 520000 229.576 131.885 10678.2 3910.25 14950.2 14950.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1630 6.4e-05 1024 100 560 300800 17.6172 13.527 232.097 419.097 682.438 682.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 440 0.001024 1024 50 430 15000 0.695872 7.2856 43.6016 51.6262 51.6813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1330 0.000512 1024 80 590 37200 1.66077 24.7646 52.3201 78.7883 78.8429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 450 0.000256 512 145 380 19200 6.08122 1.68886 5.8583 51.8482 65.658 65.8067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1030 0.000128 2048 250 1720 123200 23.1574 14.3585 601.316 417.287 1056.25 1056.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 6.4e-05 1024 120 570 294400 21.0946 13.8243 247.753 419.108 701.909 702.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 670 6.4e-05 512 90 1590 243200 16.1312 6.63142 306.841 206.448 536.263 536.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 410 6.4e-05 1024 150 2330 51200 70.6913 14.2234 193.382 415.056 693.587 693.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1040 0.000256 1024 245 1560 59200 5.84509 3.38125 136.406 118.391 264.15 264.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1270 3.2e-05 4096 300 3410 520192 229.134 131.814 12517.3 3913.36 16791.9 16792.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1630 6.4e-05 1024 100 560 300032 17.5312 13.4876 271.947 417.871 720.94 721.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 440 0.001024 1024 50 430 14848 0.69136 8.31414 42.2429 51.2912 51.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1330 0.000512 1024 80 590 37120 1.65731 28.6822 52.2478 82.6302 82.6839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 450 0.000256 512 145 380 16384 5.94605 1.62643 5.80445 49.7886 63.3477 63.4967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1030 0.000128 2048 250 1720 122880 23.2028 14.336 702.483 418.231 1158.39 1158.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 6.4e-05 1024 120 570 292864 21.0453 13.488 289.546 417.885 742.094 742.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 670 6.4e-05 512 90 1590 245760 16.3817 6.71082 361.052 209.063 593.424 593.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 410 6.4e-05 1024 150 2330 32768 70.6526 13.826 142.953 395.966 623.638 623.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1040 0.000256 1024 245 1560 61440 5.80362 3.41629 163.949 117.154 290.451 290.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1270 3.2e-05 4096 300 3405 522496 227.995 131.385 8757.12 3900.96 13017.7 13018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1630 6.4e-05 1024 100 570 302080 17.6128 13.7458 365.78 419.016 816.26 816.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 440 0.001024 1024 50 435 15104 0.697024 10.8832 45.2874 56.9114 56.9736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1330 0.000512 1024 80 600 37504 1.66531 19.6148 52.4852 73.8076 73.8628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 450 0.000256 512 145 390 23552 5.88912 1.70144 5.80403 52.3718 65.9513 66.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1030 0.000128 2048 250 1725 123648 23.2295 14.3383 555.426 418.905 1012.03 1012.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1420 6.4e-05 1024 120 570 294400 21.1251 13.4963 343.341 418.859 796.952 797.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 670 6.4e-05 512 90 1590 256000 15.6486 6.70893 259.65 208.863 491.08 491.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 410 6.4e-05 1024 150 2340 53248 71.0461 13.484 160.694 417.536 663.002 663.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1040 0.000256 1024 245 1560 61952 5.82822 3.41811 114.094 120.924 244.392 244.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1270 3.2e-05 4096 300 3405 522560 229.261 131.644 8829.36 3904.12 13094.7 13094.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1630 6.4e-05 1024 100 570 301920 17.6501 13.5833 200.126 418.946 650.411 650.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 440 0.001024 1024 50 435 15120 0.69616 11.5204 44.6157 56.8744 56.9326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1330 0.000512 1024 80 600 37480 1.66909 19.8697 54.9947 76.5753 76.6281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 450 0.000256 512 145 390 23040 5.97005 1.70928 5.77181 52.5506 66.1784 66.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1030 0.000128 2048 250 1725 123520 23.3374 14.3629 496.79 418.963 953.591 953.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1420 6.4e-05 1024 120 570 294400 21.1752 13.5328 206.81 418.899 660.549 660.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 670 6.4e-05 512 90 1590 256000 15.7955 6.73392 262.36 209.568 494.679 494.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 410 6.4e-05 1024 150 2340 56320 70.9902 13.9947 172.376 418.95 676.564 676.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1040 0.000256 1024 245 1560 61760 5.86582 3.4263 114.84 122.315 246.582 246.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1270 3.2e-05 4096 300 3405 522240 228.666 131.486 8797.45 3919.59 13077.5 13077.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1630 6.4e-05 1024 100 570 302016 17.5854 13.5148 198.114 419.018 648.335 648.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 440 0.001024 1024 50 435 15072 0.696512 11.2109 43.9152 55.8671 55.9237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1330 0.000512 1024 80 600 37488 1.66768 19.7837 52.4905 73.9865 74.0423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 450 0.000256 512 145 390 21504 5.92762 1.6873 5.3953 51.7026 64.9014 65.0419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1030 0.000128 2048 250 1725 123264 23.2321 14.3971 490.517 418.32 946.602 946.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 6.4e-05 1024 120 570 294144 21.0875 13.5127 202.92 418.763 656.416 656.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 670 6.4e-05 512 90 1590 254976 15.666 6.69216 259.907 208.214 490.698 490.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 410 6.4e-05 1024 150 2340 49152 70.8281 13.329 149.784 412.128 646.315 646.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1040 0.000256 1024 245 1560 61824 5.82746 3.41242 114.48 121.062 244.92 245.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1270 3.2e-05 4096 300 3405 521920 229.275 131.658 8956.22 3900.69 13218.1 13218.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1630 6.4e-05 1024 100 570 301728 17.6436 13.6581 197.847 418.9 648.158 648.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 440 0.001024 1024 50 435 15064 0.700064 6.07232 43.0396 49.8536 49.9098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1330 0.000512 1024 80 600 37464 1.66931 20.4267 52.4757 74.6137 74.6717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 450 0.000256 512 145 390 21504 5.97094 1.6937 5.53418 51.8866 65.2616 65.4172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1030 0.000128 2048 250 1725 123200 23.3218 14.3727 504.5 418.402 960.733 960.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 6.4e-05 1024 120 570 294336 21.142 13.5207 208.502 419.012 662.314 662.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 670 6.4e-05 512 90 1590 254464 15.8636 6.72758 265.557 209.266 497.639 497.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 410 6.4e-05 1024 150 2340 50176 71.0299 13.7916 156.147 413.554 654.774 654.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1040 0.000256 1024 245 1560 61824 5.84429 3.41984 117.391 120.185 246.973 247.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1270 3.2e-05 4096 300 3405 522240 228.346 131.375 9178.08 3904.09 13442.2 13442.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1630 6.4e-05 1024 100 570 301824 17.5823 13.502 203.113 419.394 653.697 653.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 440 0.001024 1024 50 435 15040 0.695264 6.25478 44.0116 51.0045 51.0628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1330 0.000512 1024 80 600 37440 1.6673 20.865 52.5034 75.0782 75.1348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 450 0.000256 512 145 390 22528 5.95354 1.70368 5.92515 52.4543 66.2221 66.3723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1030 0.000128 2048 250 1725 123392 23.2526 14.3749 515.618 419.505 972.884 973.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 6.4e-05 1024 120 570 294400 21.0888 13.4951 214.375 419.41 668.506 668.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 670 6.4e-05 512 90 1590 253952 15.8067 6.70957 257.383 209.128 489.253 489.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 410 6.4e-05 1024 150 2340 49152 71.9015 14.078 151.475 418.085 655.783 655.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1040 0.000256 1024 245 1560 61440 5.83523 3.40102 117.997 121.86 249.333 249.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1270 3.2e-05 4096 300 3405 521856 228.854 131.568 10313.6 3920.9 14595.3 14595.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1630 6.4e-05 1024 100 570 301824 17.6052 13.5237 227.377 419.237 677.847 677.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 440 0.001024 1024 50 435 15048 0.694816 7.10451 43.5783 51.4213 51.4785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1330 0.000512 1024 80 600 37440 1.66502 24.0947 52.5003 78.3025 78.3595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 450 0.000256 512 145 390 20736 5.90669 1.67117 6.28563 51.2432 65.2918 65.4419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1030 0.000128 2048 250 1725 123264 23.2921 14.3749 582.19 419.253 1039.24 1039.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 6.4e-05 1024 120 570 294336 21.1327 13.5209 240.809 419.142 694.737 694.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 670 6.4e-05 512 90 1590 253440 15.5669 6.66112 305.711 207.373 535.535 535.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 410 6.4e-05 1024 150 2340 46080 70.7277 13.2652 167.201 408.378 659.818 660.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1040 0.000256 1024 245 1560 61632 5.81757 3.41216 135.812 120.063 265.236 265.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1270 3.2e-05 4096 300 3405 522240 228.327 131.463 10085 3918.78 14363.9 14364.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1630 6.4e-05 1024 100 570 301760 17.5777 13.5165 222.573 419.005 672.774 672.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 440 0.001024 1024 50 435 15040 0.697184 6.93248 43.6717 51.3438 51.4002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1330 0.000512 1024 80 600 37440 1.66707 23.5867 52.4729 77.7702 77.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 450 0.000256 512 145 390 20480 5.98864 1.6873 6.07802 51.7279 65.6631 65.8167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1030 0.000128 2048 250 1725 123520 23.2352 14.3895 571.001 419.112 1027.87 1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 6.4e-05 1024 120 570 294400 21.0975 13.5374 235.713 419.019 689.5 689.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 670 6.4e-05 512 90 1590 256000 15.7417 6.7176 301.423 209.62 533.725 533.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 410 6.4e-05 1024 150 2340 51200 70.582 13.3341 181.532 412.351 678.041 678.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1040 0.000256 1024 245 1560 60800 5.81683 3.39354 131.209 119.178 259.73 259.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1270 3.2e-05 4096 300 3405 521472 227.813 131.465 10716.3 3902.08 14978 14978.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1630 6.4e-05 1024 100 570 301824 17.5184 13.5589 237.54 418.865 687.585 687.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 440 0.001024 1024 50 435 14976 0.695488 7.37114 43.5319 51.6406 51.6974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1330 0.000512 1024 80 600 37440 1.67021 25.2703 52.4964 79.4808 79.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 450 0.000256 512 145 390 21504 5.91997 1.68675 6.80019 51.7419 66.3303 66.4886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1030 0.000128 2048 250 1725 122880 23.1806 14.3667 604.771 418.498 1060.95 1061.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 6.4e-05 1024 120 570 293376 21.0656 13.495 250.918 420.718 706.333 706.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 670 6.4e-05 512 90 1590 251904 15.4361 6.61286 316.971 206.214 545.468 545.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 410 6.4e-05 1024 150 2340 49152 70.7217 13.3243 185.554 412.233 682.081 682.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1040 0.000256 1024 245 1560 61440 5.79859 3.40378 140.825 119.37 269.527 269.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1270 3.2e-05 4096 300 3405 522400 229.092 131.815 10657 3902.23 14920.4 14920.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1630 6.4e-05 1024 100 570 302000 17.6711 13.5357 235.252 419.221 685.779 685.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 440 0.001024 1024 50 435 15000 0.6944 7.29638 42.5536 50.5874 50.6429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1330 0.000512 1024 80 600 37400 1.66912 25.001 52.4581 79.1688 79.2269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 450 0.000256 512 145 390 22400 5.89837 1.68861 7.01856 51.7513 66.5372 66.6924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1030 0.000128 2048 250 1725 123200 23.3246 14.3934 601.38 418.831 1058.06 1058.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 6.4e-05 1024 120 570 293600 21.1852 13.533 248.715 418.697 702.257 702.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 670 6.4e-05 512 90 1590 249600 15.697 6.6312 312.594 206.249 541.389 541.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 410 6.4e-05 1024 150 2340 51200 70.6401 13.362 191.551 412.31 688.106 688.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1040 0.000256 1024 245 1560 60800 5.86682 3.41555 138.118 119.432 266.963 267.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1270 3.2e-05 4096 300 3405 521472 228.443 131.699 10740 3907.31 15007.7 15008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1630 6.4e-05 1024 100 570 301504 17.5605 13.5161 237.36 419.38 687.916 688.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 440 0.001024 1024 50 435 15008 0.696128 7.41581 43.6454 51.7994 51.8554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1330 0.000512 1024 80 600 37408 1.66579 25.2006 52.5252 79.4344 79.4911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 450 0.000256 512 145 390 17920 5.98781 1.65488 5.70125 50.7667 64.2923 64.4403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1030 0.000128 2048 250 1725 122752 23.6757 14.4164 605.209 418.937 1062.37 1062.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 6.4e-05 1024 120 570 293888 21.0564 13.5219 251.097 418.782 704.584 704.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 670 6.4e-05 512 90 1590 250880 15.6802 8.83712 315.564 207.1 547.396 547.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 410 6.4e-05 1024 150 2340 43008 70.3912 13.2403 162.221 404.543 650.636 650.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1040 0.000256 1024 245 1560 61824 5.81766 3.41418 142.26 118.723 270.347 270.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1270 3.2e-05 4096 300 3405 521280 228.9 131.562 10606 3899.31 14866.1 14866.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1630 6.4e-05 1024 100 570 301440 17.5924 13.5348 233.088 418.644 682.96 683.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 440 0.001024 1024 50 435 15000 0.69632 7.2745 43.4983 51.5101 51.5661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1330 0.000512 1024 80 600 37320 1.66406 24.6566 52.3732 78.7352 78.7925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 450 0.000256 512 145 390 19200 6.07779 1.68928 6.05693 51.7583 65.7657 65.9185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1030 0.000128 2048 250 1725 122880 23.224 14.3831 595.434 417.529 1050.7 1050.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 6.4e-05 1024 120 570 293760 21.1548 13.5926 246.51 418.654 700.041 700.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 670 6.4e-05 512 90 1590 245760 15.9538 6.63222 303.817 206.226 532.84 533.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 410 6.4e-05 1024 150 2340 46080 71.4934 13.5107 171.212 412.269 668.723 668.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1040 0.000256 1024 245 1560 61440 5.84333 3.41549 138.18 119.66 267.235 267.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1270 3.2e-05 4096 300 3405 522240 228.058 131.396 10175.4 3904.43 14439.6 14439.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1630 6.4e-05 1024 100 570 301568 17.564 13.527 223.501 419.441 674.135 674.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 440 0.001024 1024 50 435 14976 0.694176 6.92253 42.5201 50.1798 50.2333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1330 0.000512 1024 80 600 37376 1.66704 23.6477 52.4986 77.8546 77.9109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 450 0.000256 512 145 390 20480 6.07597 1.70573 6.17312 52.4914 66.6226 66.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1030 0.000128 2048 250 1725 122880 23.1768 14.3254 570.829 418.248 1026.71 1026.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 6.4e-05 1024 120 570 293888 21.0995 13.5007 236.406 419.446 690.585 690.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 670 6.4e-05 512 90 1590 253952 15.78 6.7017 300.635 209.151 532.483 532.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 410 6.4e-05 1024 150 2340 49152 71.8983 13.5229 174.939 418.81 679.411 679.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1040 0.000256 1024 245 1560 61440 5.82611 3.40982 132.381 120.68 262.424 262.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1270 3.2e-05 4096 300 3405 520704 228.159 131.399 11724.8 3902.25 15986.9 15987.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1630 6.4e-05 1024 100 570 301056 17.5501 13.5004 260.108 418.825 710.086 710.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 440 0.001024 1024 50 435 14784 0.691168 7.98515 42.1971 50.9167 50.9727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1330 0.000512 1024 80 600 37248 1.66502 27.6701 52.414 81.7934 81.8499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 450 0.000256 512 145 390 18432 5.82163 1.62723 6.64195 49.7834 64.0548 64.2061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1030 0.000128 2048 250 1725 121344 23.2246 14.4057 654.954 417.044 1109.76 1109.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 6.4e-05 1024 120 570 293376 21.0718 13.4972 275.287 418.843 728.828 728.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 670 6.4e-05 512 90 1590 245760 15.8954 6.61504 339.682 208.807 571.214 571.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 410 6.4e-05 1024 150 2340 24576 72.5636 13.1584 102.523 396.216 584.699 584.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1040 0.000256 1024 245 1560 59904 5.76653 3.36781 151.418 116.029 276.71 276.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1270 3.2e-05 4096 300 3405 521600 228.741 131.623 11834 3898.33 16093 16093.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1630 6.4e-05 1024 100 570 301600 17.5951 13.5247 260.412 418.741 710.377 710.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 440 0.001024 1024 50 435 14800 0.69248 8.06512 43.262 52.0651 52.1217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1330 0.000512 1024 80 600 37200 1.66147 27.8588 52.3175 81.8793 81.9356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 450 0.000256 512 145 390 19200 6.08899 1.68621 6.9583 51.81 66.724 66.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1030 0.000128 2048 250 1725 121600 23.331 14.4184 657.067 416.883 1111.83 1111.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 6.4e-05 1024 120 570 292800 21.1516 13.7509 274.591 418.76 728.384 728.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 670 6.4e-05 512 90 1590 243200 16.1189 6.62979 339.937 206.278 569.185 569.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 410 6.4e-05 1024 150 2340 51200 70.7167 13.3468 214.991 412.367 711.667 711.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1040 0.000256 1024 245 1560 59200 5.84397 3.38134 150.535 118.488 278.384 278.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1270 3.2e-05 4096 300 3405 522240 227.787 131.421 10831.4 3911.29 15102.2 15102.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1630 6.4e-05 1024 100 570 300032 17.5282 13.4902 237.015 418.302 686.438 686.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 440 0.001024 1024 50 435 14848 0.692672 7.28474 42.3355 50.3552 50.4096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1330 0.000512 1024 80 600 37120 1.65891 25.1129 52.3324 79.1463 79.2044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 450 0.000256 512 145 390 16384 5.95062 1.62464 5.45418 49.8346 63.0483 63.1992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1030 0.000128 2048 250 1725 122880 23.1887 14.33 608.086 418.645 1064.38 1064.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 6.4e-05 1024 120 570 292864 21.0594 13.892 251.336 418.286 704.704 704.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 670 6.4e-05 512 90 1590 245760 16.3847 6.70848 310.13 209.265 542.706 542.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 410 6.4e-05 1024 150 2340 32768 70.6464 13.1624 124.949 396.347 605.351 605.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1040 0.000256 1024 245 1560 61440 5.81638 3.41056 141.644 117.488 268.488 268.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1270 3.2e-05 4096 300 3420 521728 228.375 131.582 8273.42 3910.64 12544.3 12544.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1630 6.4e-05 1024 100 560 301440 17.5618 13.4963 188.761 419.49 639.415 639.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 440 0.001024 1024 50 440 15072 0.697568 10.5699 42.2928 53.6034 53.6599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1330 0.000512 1024 80 600 37504 1.67254 18.6221 52.5481 72.8848 72.9397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 450 0.000256 512 145 380 25600 5.77613 1.70637 5.82317 52.4253 65.9135 66.0567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1030 0.000128 2048 250 1720 123392 23.2023 14.3852 465.078 419.365 922.171 922.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1420 6.4e-05 1024 120 580 295424 20.9837 13.4967 196.381 419.31 650.308 650.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 670 6.4e-05 512 90 1600 256000 15.6522 6.70886 247.101 209.186 478.864 479.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 410 6.4e-05 1024 150 2340 53248 71.0701 13.4861 152.185 417.986 654.974 655.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1040 0.000256 1024 245 1560 61696 5.8376 3.41376 107.807 121.105 238.294 238.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1270 3.2e-05 4096 300 3420 521600 229.52 131.906 9298.97 3911.07 13571.7 13572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1630 6.4e-05 1024 100 560 301280 17.6477 13.7744 211.168 419.36 662.052 662.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 440 0.001024 1024 50 440 15040 0.69632 12.0293 44.4807 57.2486 57.3051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1330 0.000512 1024 80 600 37480 1.67162 21.1862 52.5269 75.4272 75.4838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 450 0.000256 512 145 380 25600 5.82013 1.71213 6.62966 52.6149 66.9616 67.1034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1030 0.000128 2048 250 1720 123200 23.3609 14.557 520.598 419.441 978.087 978.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 6.4e-05 1024 120 580 295360 21.0785 13.5233 216.876 419.498 671.108 671.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 670 6.4e-05 512 90 1600 256000 15.7767 6.7281 277.743 209.814 510.281 510.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 410 6.4e-05 1024 150 2340 51200 71.7735 13.5215 165.509 419.425 670.475 670.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1040 0.000256 1024 245 1560 61760 5.8608 3.42541 121.511 121.315 252.247 252.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1270 3.2e-05 4096 300 3420 521472 228.937 131.717 8647.1 3909.77 12917.8 12918.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1630 6.4e-05 1024 100 560 301248 17.6107 13.7155 189.322 419.451 640.2 640.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 440 0.001024 1024 50 440 15024 0.697856 5.93926 43.1314 49.8098 49.8647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1330 0.000512 1024 80 600 37488 1.67238 19.7025 52.5497 73.966 74.0245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 450 0.000256 512 145 380 24576 5.74643 1.68496 5.92982 51.7563 65.2988 65.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1030 0.000128 2048 250 1720 122880 23.2572 14.3606 485.379 418.831 941.958 942.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 6.4e-05 1024 120 580 295296 20.9927 13.5066 202.571 419.205 656.406 656.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 670 6.4e-05 512 90 1600 254976 15.6109 6.68886 257.744 208.43 488.684 488.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 410 6.4e-05 1024 150 2340 49152 70.8448 13.3364 147.818 412.799 645.041 645.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1040 0.000256 1024 245 1560 61440 5.84906 3.41197 113.271 120.114 242.772 242.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1270 3.2e-05 4096 300 3420 521024 229.781 131.848 8763.43 3909.18 13034.5 13034.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1630 6.4e-05 1024 100 560 301280 17.6483 13.5198 193.245 419.207 643.72 643.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 440 0.001024 1024 50 440 15008 0.69456 6.06877 43.7217 50.5271 50.5818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1330 0.000512 1024 80 600 37464 1.66845 20.1983 52.5158 74.425 74.4837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 450 0.000256 512 145 380 23296 5.85782 1.69379 5.79056 51.9229 65.4426 65.5954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1030 0.000128 2048 250 1720 123200 23.2964 14.3688 492.727 418.697 949.226 949.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 6.4e-05 1024 120 580 295232 21.0753 13.9534 206.437 419.215 660.809 660.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 670 6.4e-05 512 90 1600 254464 15.856 6.72768 261.693 209.424 493.92 494.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 410 6.4e-05 1024 150 2340 50176 71.0416 13.3693 153.504 413.868 652.026 652.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1040 0.000256 1024 245 1560 61376 5.86131 3.42253 114.616 120.282 244.317 244.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1270 3.2e-05 4096 300 3420 521216 228.787 131.599 8894.22 3909.65 13164.5 13164.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1630 6.4e-05 1024 100 560 301312 17.5677 15.4685 195.758 419.391 648.287 648.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 440 0.001024 1024 50 440 15040 0.697088 6.18093 42.8117 49.733 49.7904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1330 0.000512 1024 80 600 37440 1.66784 20.1953 52.5047 74.4125 74.4696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 450 0.000256 512 145 380 24576 5.82998 1.7041 6.12211 52.4547 66.292 66.4447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1030 0.000128 2048 250 1720 123392 23.2458 14.3444 499.51 419.497 956.725 956.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 6.4e-05 1024 120 580 295424 20.9873 13.8478 209.447 419.742 664.156 664.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 670 6.4e-05 512 90 1600 253952 15.7999 6.7031 249.361 209.134 481.211 481.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 410 6.4e-05 1024 150 2340 49152 71.9098 13.4884 146.516 418.069 650.224 650.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1040 0.000256 1024 245 1560 61440 5.84045 3.4095 113.955 120.794 244.126 244.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1270 3.2e-05 4096 300 3420 520704 229.309 131.812 10819.6 3906.47 15087.4 15087.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1630 6.4e-05 1024 100 560 300960 17.612 13.5537 237.933 418.881 688.081 688.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 440 0.001024 1024 50 440 14976 0.692736 7.53459 42.3473 50.6187 50.6757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1330 0.000512 1024 80 600 37440 1.67021 25.4689 52.4703 79.6543 79.7133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 450 0.000256 512 145 380 23040 5.77782 1.67542 7.17555 51.2152 66.0257 66.1814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1030 0.000128 2048 250 1720 123264 23.2789 14.3703 610.119 418.998 1066.9 1067.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 6.4e-05 1024 120 580 294912 21.0709 13.5256 254.85 418.893 708.472 708.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 670 6.4e-05 512 90 1600 253440 15.5436 6.66419 322.234 207.251 551.911 552.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 410 6.4e-05 1024 150 2340 46080 70.7266 13.2996 175.251 408.135 667.659 667.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1040 0.000256 1024 245 1560 61056 5.84304 3.41696 141.717 118.953 270.063 270.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1270 3.2e-05 4096 300 3420 520704 228.686 131.804 7504.21 3911.15 11776.1 11776.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1630 6.4e-05 1024 100 560 300672 17.5727 13.5086 165.878 418.985 616.041 616.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 440 0.001024 1024 50 440 14832 0.692544 5.25722 42.3263 48.3204 48.3783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1330 0.000512 1024 80 600 37296 1.66317 17.7628 52.3791 71.8475 71.9032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 450 0.000256 512 145 380 18432 5.82566 1.62214 4.22698 49.7167 61.5673 61.7227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1030 0.000128 2048 250 1720 122112 23.2307 14.4649 422.072 417.65 877.552 877.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 6.4e-05 1024 120 580 294912 21.0336 13.5102 178.258 419.003 631.932 632.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 670 6.4e-05 512 90 1600 248832 15.3486 6.57386 221.584 204.222 447.951 448.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 410 6.4e-05 1024 150 2340 36864 69.8667 13.6886 98.2747 395.876 577.95 578.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1040 0.000256 1024 245 1560 59904 5.8111 3.38534 97.3252 116.366 223.016 223.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1270 3.2e-05 4096 300 3420 520960 228.79 131.793 10499.2 3928.58 14788.7 14788.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1630 6.4e-05 1024 100 560 301120 17.589 13.5162 230.292 419.321 680.818 680.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 440 0.001024 1024 50 440 14960 0.694848 7.18643 42.5388 50.4631 50.5179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1330 0.000512 1024 80 600 37440 1.66877 24.4596 52.5144 78.6842 78.7393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 450 0.000256 512 145 380 23040 5.83174 1.68416 6.87792 51.7681 66.3436 66.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1030 0.000128 2048 250 1720 122880 23.2673 14.3609 589.224 419.44 1046.42 1046.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 6.4e-05 1024 120 580 295040 21.0382 13.6523 246.09 419.332 700.236 700.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 670 6.4e-05 512 90 1600 256000 15.7279 6.72099 314.582 209.782 547.03 547.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 410 6.4e-05 1024 150 2340 40960 72.6168 13.3309 150.181 412.507 648.875 649.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1040 0.000256 1024 245 1560 60800 5.8175 3.39149 136.505 119.248 265.09 265.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1270 3.2e-05 4096 300 3420 520960 228.232 131.653 7313.2 3911.14 11584.5 11584.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1630 6.4e-05 1024 100 560 300800 17.5546 13.495 161.018 419.498 611.668 611.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 440 0.001024 1024 50 440 14880 0.692736 5.12848 42.4266 48.2908 48.3458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1330 0.000512 1024 80 600 37280 1.66298 17.1745 52.4086 71.2891 71.3447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 450 0.000256 512 145 380 20480 5.98694 1.68093 4.55917 51.8205 64.2264 64.3768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1030 0.000128 2048 250 1720 121600 23.1272 14.4243 407.465 416.231 861.379 861.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 6.4e-05 1024 120 580 294400 21.0498 13.5064 172.248 419.444 626.377 626.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 670 6.4e-05 512 90 1600 245760 15.8954 6.61946 211.875 206.404 441.011 441.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 410 6.4e-05 1024 150 2340 40960 72.5716 13.3161 105.781 412.621 604.534 604.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1040 0.000256 1024 245 1560 60160 5.77443 3.36691 94.7474 118.514 222.532 222.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1270 3.2e-05 4096 300 3420 520704 228.181 131.633 9839.41 3924.69 14124.2 14124.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1630 6.4e-05 1024 100 560 301056 17.53 13.4913 215.46 418.864 665.446 665.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 440 0.001024 1024 50 440 14976 0.694272 6.77069 42.4576 49.9648 50.0223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1330 0.000512 1024 80 600 37440 1.66973 22.9385 52.4964 77.1481 77.2017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 450 0.000256 512 145 380 24576 5.74973 1.68566 6.93645 51.7424 66.2915 66.4449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1030 0.000128 2048 250 1720 122880 23.1914 14.3524 552.379 418.491 1008.55 1008.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 6.4e-05 1024 120 580 294912 20.9494 13.5516 230.66 418.365 683.657 683.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 670 6.4e-05 512 90 1600 251904 15.4412 6.62102 290.252 206.208 518.744 518.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 410 6.4e-05 1024 150 2340 49152 70.7244 13.3172 169.805 412.235 666.336 666.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1040 0.000256 1024 245 1560 60672 5.82925 3.4015 127.821 119.384 256.571 256.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1270 3.2e-05 4096 300 3420 519168 228.923 131.676 6979.67 3925.67 11266.2 11266.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1630 6.4e-05 1024 100 560 300288 17.5673 13.5531 153.941 418.471 603.632 603.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 440 0.001024 1024 50 440 14784 0.692512 4.81894 42.2425 47.7978 47.8549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1330 0.000512 1024 80 600 37248 1.66298 16.5116 52.371 70.5888 70.6464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 450 0.000256 512 145 380 18432 5.8297 1.62406 3.94842 49.7379 61.3268 61.4774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1030 0.000128 2048 250 1720 121344 23.2273 14.3352 389.747 416.689 844.126 844.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 6.4e-05 1024 120 580 294912 20.9888 13.4965 165.41 418.473 618.497 618.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 670 6.4e-05 512 90 1600 245760 15.8918 6.61654 202.682 206.268 431.672 431.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 410 6.4e-05 1024 150 2340 24576 72.5605 13.162 61.0966 395.89 542.948 543.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1040 0.000256 1024 245 1560 59904 5.7687 3.37018 90.703 115.934 215.906 216.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1270 3.2e-05 4096 300 3420 521600 229.409 131.975 10253.2 3911.46 14526.3 14526.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1630 6.4e-05 1024 100 560 301200 17.6607 13.5335 224.47 419.222 674.995 675.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 440 0.001024 1024 50 440 15000 0.696224 7.12541 43.5467 51.4124 51.4683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1330 0.000512 1024 80 600 37400 1.66762 23.9964 52.4583 78.1681 78.2213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 450 0.000256 512 145 380 22400 5.89507 1.68749 6.59306 51.7488 66.1045 66.2548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1030 0.000128 2048 250 1720 123200 23.3161 14.3826 576.626 418.828 1033.28 1033.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 6.4e-05 1024 120 580 294400 21.0905 13.5455 239.782 418.685 693.235 693.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 670 6.4e-05 512 90 1600 249600 15.7084 6.63571 299.35 206.243 528.156 528.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 410 6.4e-05 1024 150 2340 38400 73.1868 13.3534 138.139 412.361 637.29 637.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1040 0.000256 1024 245 1560 60800 5.85994 3.41402 133.13 119.425 261.959 262.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1270 3.2e-05 4096 300 3420 520000 229.471 131.918 7177 3928.28 11466.9 11467.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1630 6.4e-05 1024 100 560 300800 17.6043 13.5332 158.584 419.059 608.878 608.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 440 0.001024 1024 50 440 14800 0.692064 4.95014 43.3467 49.033 49.0865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1330 0.000512 1024 80 600 37200 1.66093 16.9333 52.3552 70.9914 71.0472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 450 0.000256 512 145 380 19200 6.08822 1.69018 4.20205 51.8443 64.0017 64.1504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1030 0.000128 2048 250 1720 121600 23.3207 14.3804 401.481 417.202 856.522 856.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 6.4e-05 1024 120 580 294400 21.0942 13.525 169.757 419.069 623.575 623.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 670 6.4e-05 512 90 1600 243200 16.1219 6.62733 206.401 206.43 435.796 435.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 410 6.4e-05 1024 150 2340 25600 75.6774 13.8035 65.4291 412.676 567.827 568.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1040 0.000256 1024 245 1560 59200 5.84787 3.37715 91.8457 118.56 219.76 219.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1270 3.2e-05 4096 300 3420 520576 229.063 131.848 12977.2 3945.93 17284.4 17284.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1630 6.4e-05 1024 100 560 301056 17.5769 13.5136 285.735 422.998 739.924 740.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 440 0.001024 1024 50 440 14896 0.69392 9.05645 43.7201 53.5129 53.5705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1330 0.000512 1024 80 600 37408 1.66294 30.5398 52.9838 85.2301 85.2869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 450 0.000256 512 145 380 21504 5.79139 1.65222 8.11779 51.2024 66.9475 67.1027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1030 0.000128 2048 250 1720 122752 23.2199 14.3708 730.136 422.557 1190.42 1190.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 6.4e-05 1024 120 580 294784 20.9939 13.5066 305.534 422.398 762.558 762.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 670 6.4e-05 512 90 1600 250880 15.6757 6.6448 383.525 208.895 614.957 615.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 410 6.4e-05 1024 150 2340 43008 70.4342 14.0325 196.419 407.897 689.023 689.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1040 0.000256 1024 245 1560 60928 5.85194 3.41654 169.791 119.632 298.819 298.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1270 3.2e-05 4096 300 3420 519680 228.323 131.561 8556.91 3923.28 12840.3 12840.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1630 6.4e-05 1024 100 560 300160 17.5397 13.4988 187.606 418.517 637.263 637.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 440 0.001024 1024 50 440 14784 0.69232 5.9465 42.2926 48.9736 49.0315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1330 0.000512 1024 80 600 37184 1.66285 20.0564 52.3249 74.0872 74.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 450 0.000256 512 145 380 14336 5.86586 1.57946 3.93296 48.3944 59.9604 60.1117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1030 0.000128 2048 250 1720 121856 23.3138 14.3936 476.211 418.831 932.879 932.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 6.4e-05 1024 120 580 293888 21.0192 13.4922 200.669 418.533 653.843 653.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 670 6.4e-05 512 90 1600 243712 15.3894 6.5648 246.971 202.173 471.312 471.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 410 6.4e-05 1024 150 2340 28672 69.1076 12.934 86.0519 384.943 553.281 553.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1040 0.000256 1024 245 1560 59136 5.84259 3.3792 108.551 115.643 233.544 233.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1270 3.2e-05 4096 300 3420 520320 229.278 131.804 12498 3905.07 16764.5 16764.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1630 6.4e-05 1024 100 560 300960 17.5983 13.6324 274.038 418.702 724.072 724.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 440 0.001024 1024 50 440 14880 0.692192 8.66694 43.3326 52.7348 52.7895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1330 0.000512 1024 80 600 37320 1.66538 29.1635 52.375 83.2461 83.3024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 450 0.000256 512 145 380 23040 5.84653 1.68877 8.36845 51.7609 67.845 67.9956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1030 0.000128 2048 250 1720 121920 23.3088 14.3635 695.782 417.593 1151.18 1151.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 6.4e-05 1024 120 580 294720 21.0712 13.5352 293.373 418.717 746.822 746.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 670 6.4e-05 512 90 1600 245760 15.943 6.62944 362.045 206.252 591.085 591.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 410 6.4e-05 1024 150 2340 46080 71.4672 13.6438 201.903 412.329 699.582 699.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1040 0.000256 1024 245 1560 61440 5.84256 3.41491 164.168 119.664 293.217 293.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1270 3.2e-05 4096 300 3420 520320 228.579 131.745 8459.92 3905.75 12726.3 12726.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1630 6.4e-05 1024 100 560 300480 17.5651 13.5168 185.619 418.8 635.601 635.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 440 0.001024 1024 50 440 14640 0.690176 5.77331 43.2314 49.7363 49.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1330 0.000512 1024 80 600 37200 1.66275 19.8595 52.3699 73.9352 73.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 450 0.000256 512 145 380 23040 5.83459 1.69101 5.8511 51.8385 65.3999 65.5544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1030 0.000128 2048 250 1720 120960 23.3937 14.4318 469.173 417.851 924.978 925.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 6.4e-05 1024 120 580 293760 20.9763 13.4977 198.244 417.524 650.37 650.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 670 6.4e-05 512 90 1600 245760 15.923 6.62938 244.01 206.307 473.089 473.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 410 6.4e-05 1024 150 2340 30720 74.5174 13.3407 91.4086 412.423 591.929 592.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1040 0.000256 1024 245 1560 59520 5.81984 3.37642 108.25 118.58 236.154 236.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1270 3.2e-05 4096 300 3420 521216 228.517 131.646 12199 3928.17 16487.6 16487.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1630 6.4e-05 1024 100 560 301056 17.5694 13.7302 265.599 419.492 716.492 716.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 440 0.001024 1024 50 440 14976 0.69632 8.4183 42.5195 51.6755 51.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1330 0.000512 1024 80 600 37376 1.66653 28.4276 52.504 82.6415 82.6985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 450 0.000256 512 145 380 24576 5.84019 1.70429 8.69277 52.4984 68.9167 69.0662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1030 0.000128 2048 250 1720 122880 23.163 14.3297 681.323 418.295 1137.25 1137.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 6.4e-05 1024 120 580 294912 21.0403 13.4981 284.246 419.483 738.397 738.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 670 6.4e-05 512 90 1600 253952 15.7858 6.7072 363.287 209.177 595.17 595.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 410 6.4e-05 1024 150 2340 49152 71.8603 13.492 208.703 418.227 712.526 712.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1040 0.000256 1024 245 1560 61440 5.83059 3.4097 158.891 120.69 288.951 289.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1270 3.2e-05 4096 300 3420 520192 229.11 131.846 8167.95 3930.34 12459.5 12459.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1630 6.4e-05 1024 100 560 300032 17.5379 13.486 178.5 417.852 627.482 627.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 440 0.001024 1024 50 440 14848 0.69488 5.60333 43.4318 49.7726 49.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1330 0.000512 1024 80 600 37120 1.66131 19.1022 52.2832 73.0916 73.1515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 450 0.000256 512 145 380 16384 5.95539 1.62576 4.2585 49.7816 61.8023 61.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1030 0.000128 2048 250 1720 122880 23.1996 14.3749 458.967 418.204 914.877 914.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 6.4e-05 1024 120 580 292864 21.0617 13.4904 190.334 417.863 642.88 642.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 670 6.4e-05 512 90 1600 245760 16.4003 6.70925 235.504 209.048 467.883 468.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 410 6.4e-05 1024 150 2340 32768 70.6444 13.1565 94.0471 395.937 574.028 574.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1040 0.000256 1024 245 1560 61440 5.81936 3.41197 107.308 116.339 233.013 233.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1270 3.2e-05 4096 300 3420 519168 228.847 131.686 10644.2 3910.95 14916 14916.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1630 6.4e-05 1024 100 560 300288 17.5692 13.5044 231.438 418.878 681.494 681.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 440 0.001024 1024 50 440 14784 0.691968 7.22531 43.3205 51.2818 51.3403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1330 0.000512 1024 80 600 37248 1.66502 24.6006 52.4205 78.7275 78.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 450 0.000256 512 145 380 18432 5.82749 1.62381 5.83238 49.7915 63.2564 63.4143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1030 0.000128 2048 250 1720 121344 23.235 14.3252 589.282 417.091 1044.07 1044.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 6.4e-05 1024 120 580 294912 20.9888 13.5004 248.434 418.896 701.944 702.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 670 6.4e-05 512 90 1600 245760 15.9084 6.61261 304.327 206.47 533.539 533.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 410 6.4e-05 1024 150 2340 24576 72.5682 13.524 91.8098 396.27 574.416 574.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1040 0.000256 1024 245 1560 59904 5.76742 3.36896 135.672 116.044 260.985 261.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1270 3.2e-05 4096 300 3420 519168 229.318 131.745 7407.63 3913.03 11682 11682.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1630 6.4e-05 1024 100 560 299520 17.5739 13.5793 163.416 419.131 613.802 613.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 440 0.001024 1024 50 440 14592 0.691456 5.1863 42.2685 48.1894 48.2468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1330 0.000512 1024 80 600 36864 1.64877 17.4413 52.1596 71.2917 71.3462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 450 0.000256 512 145 380 12288 6.19923 1.62611 3.16467 49.9227 61.0913 61.2455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1030 0.000128 2048 250 1720 119808 23.1175 14.2602 409.364 413.479 860.35 860.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 6.4e-05 1024 120 580 291840 21.02 13.4615 173.972 417.081 625.662 625.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 670 6.4e-05 512 90 1600 221184 16.3891 6.53715 193.782 200.503 417.429 417.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 410 6.4e-05 1024 150 2340 0 13.1666 0.005728 396.433 409.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1040 0.000256 1024 245 1560 58368 5.85808 16.5437 93.8221 512.726 629.16 219.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1270 3.2e-05 4096 300 3420 520000 229.429 131.874 10889.6 3906.56 15157.8 15158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1630 6.4e-05 1024 100 560 300800 17.6029 13.5618 240.275 418.693 690.238 690.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 440 0.001024 1024 50 440 14800 0.690048 7.48749 43.3268 51.5457 51.6035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1330 0.000512 1024 80 600 37200 1.66282 25.9681 52.3148 79.9914 80.0502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 450 0.000256 512 145 380 19200 6.07923 1.68992 6.24582 51.804 66.0001 66.1522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1030 0.000128 2048 250 1720 121600 23.3188 14.4343 608.321 416.843 1063.05 1063.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 6.4e-05 1024 120 580 294400 21.1028 13.5254 257.172 418.702 710.634 710.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 670 6.4e-05 512 90 1600 243200 16.1298 6.63302 315.323 206.256 544.562 544.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 410 6.4e-05 1024 150 2340 25600 75.7044 13.3491 100.238 412.321 601.856 602.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1040 0.000256 1024 245 1560 59200 5.84643 3.38125 140.462 118.481 268.303 268.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1270 3.2e-05 4096 300 3420 518400 230.592 132.143 7761.77 3936.82 12061.6 12061.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1630 6.4e-05 1024 100 560 300800 17.5849 13.5151 171.372 419.088 621.659 621.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 440 0.001024 1024 50 440 14400 0.687808 5.26269 43.1504 49.1432 49.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1330 0.000512 1024 80 600 36800 1.65069 18.5069 52.0524 72.2522 72.3086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 450 0.000256 512 145 380 12800 6.46627 1.69424 3.44541 51.953 63.7424 63.8931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1030 0.000128 2048 250 1720 118400 23.2454 14.2766 424.056 413.255 874.963 875.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 6.4e-05 1024 120 580 291200 21.0627 13.6034 181.323 416.952 633.066 633.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 670 6.4e-05 512 90 1600 230400 17.1117 6.62938 216.083 206.447 446.483 446.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 410 6.4e-05 1024 150 2340 0 13.5066 0.004544 412.629 426.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1040 0.000256 1024 245 1560 57600 5.9185 16.884 99.0662 532.485 654.569 228.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1270 3.2e-05 4096 300 3408 522240 227.956 131.417 8164.17 3921.56 12445.4 12445.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1630 6.4e-05 1024 100 576 301312 17.5726 13.4964 189.941 419.171 640.283 640.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 440 0.001024 1024 50 432 15136 0.696352 10.1658 43.2484 54.1551 54.2106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1330 0.000512 1024 80 600 37504 1.67299 18.4379 52.5021 72.6564 72.7163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 450 0.000256 512 145 384 23552 5.88797 1.70176 5.42771 52.3878 65.5854 65.7295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1030 0.000128 2048 250 1728 123392 23.2177 14.3828 460.445 419.06 917.235 917.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1420 6.4e-05 1024 120 576 294400 21.0579 13.4948 192.735 419.012 646.427 646.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 670 6.4e-05 512 90 1608 253952 15.7881 6.71334 242.372 208.931 474.02 474.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 410 6.4e-05 1024 150 2352 53248 71.0348 13.4841 151.069 417.676 653.502 653.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1040 0.000256 1024 245 1560 61952 5.83664 3.41901 107.017 121.313 237.719 237.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1270 3.2e-05 4096 300 3408 522240 229.12 131.686 8597.52 3917.43 12876 12876.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1630 6.4e-05 1024 100 576 301280 17.6497 13.5355 199.099 419.367 649.753 649.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 440 0.001024 1024 50 432 15120 0.697408 10.3492 43.0475 54.1348 54.1917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1330 0.000512 1024 80 600 37480 1.66422 19.6561 52.5287 73.8913 73.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 450 0.000256 512 145 384 24320 5.88944 1.71181 5.94912 52.6105 66.3424 66.4869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1030 0.000128 2048 250 1728 123520 23.3357 14.4203 487.305 420.344 945.539 945.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 6.4e-05 1024 120 576 294400 21.1598 13.5255 200.821 419.372 655.004 655.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 670 6.4e-05 512 90 1608 256000 15.7779 6.72563 259.169 209.805 491.687 491.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 410 6.4e-05 1024 150 2352 56320 71.0082 13.5209 170.314 419.431 674.519 674.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1040 0.000256 1024 245 1560 61760 5.86285 3.42627 113.134 121.565 244.116 244.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1270 3.2e-05 4096 300 3408 522240 228.303 131.523 8474.07 3920.07 12754.2 12754.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1630 6.4e-05 1024 100 576 301248 17.5985 13.5145 190.217 419.06 640.49 640.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 440 0.001024 1024 50 432 15120 0.696288 5.82246 42.9012 49.4625 49.5202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1330 0.000512 1024 80 600 37488 1.67075 19.5592 52.5001 73.7732 73.8317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 450 0.000256 512 145 384 23040 5.8401 1.68515 5.66922 51.7097 65.0855 65.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1030 0.000128 2048 250 1728 123264 23.2079 14.3581 480.352 418.369 936.419 936.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 6.4e-05 1024 120 576 294144 21.0704 13.5111 197.899 418.815 651.424 651.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 670 6.4e-05 512 90 1608 251904 15.8258 6.68666 252.039 208.239 483.004 483.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 410 6.4e-05 1024 150 2352 49152 70.8462 13.3304 146.74 412.179 643.337 643.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1040 0.000256 1024 245 1560 61824 5.82854 3.41606 112.094 120.29 241.755 241.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1270 3.2e-05 4096 300 3408 521472 227.954 131.47 5466.26 3915.17 9741.13 9741.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1630 6.4e-05 1024 100 576 301056 17.5345 13.4891 132.768 419.022 582.922 583.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 440 0.001024 1024 50 432 15072 0.696736 10.8744 44.1983 55.8141 55.8735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1330 0.000512 1024 80 600 37440 1.66931 12.7594 52.5046 66.9769 67.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 450 0.000256 512 145 384 21504 5.91619 1.86506 3.58608 51.914 63.4719 63.6155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1030 0.000128 2048 250 1728 122880 23.206 14.342 307.515 418.653 763.847 763.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 6.4e-05 1024 120 576 293376 21.0705 13.826 127.825 418.427 581.277 581.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 670 6.4e-05 512 90 1608 245760 15.8882 6.61926 159.725 206.243 388.692 388.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 410 6.4e-05 1024 150 2352 49152 70.7338 13.3898 95.2884 412.292 591.948 592.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1040 0.000256 1024 245 1560 61440 5.79018 3.39968 71.9202 119.784 201.02 201.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1270 3.2e-05 4096 300 3408 521920 228.8 131.619 9827.73 3922.2 14110.6 14110.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1630 6.4e-05 1024 100 576 301056 17.6295 13.525 218.938 419.244 669.441 669.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 440 0.001024 1024 50 432 15120 0.696032 6.72413 42.5213 49.9862 50.0425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1330 0.000512 1024 80 600 37464 1.66765 22.7832 52.5246 77.0175 77.0761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 450 0.000256 512 145 384 23296 5.85594 1.69616 6.67392 51.9276 66.3352 66.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1030 0.000128 2048 250 1728 123200 23.2669 14.3681 554.632 418.736 1011.13 1011.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 6.4e-05 1024 120 576 294336 21.1137 13.5223 228.402 419.272 682.438 682.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 670 6.4e-05 512 90 1608 254464 15.837 6.73315 294.806 209.447 527.038 527.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 410 6.4e-05 1024 150 2352 50176 70.9924 13.3716 173.088 413.893 671.586 671.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1040 0.000256 1024 245 1560 61824 5.83261 3.41936 128.958 120.37 258.708 258.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1270 3.2e-05 4096 300 3408 521472 228.37 131.681 6182.48 3904.42 10447.2 10447.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1630 6.4e-05 1024 100 576 301056 17.5629 13.5132 140.63 419.082 590.894 590.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 440 0.001024 1024 50 432 15008 0.69312 12.7353 42.4124 55.8842 55.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1330 0.000512 1024 80 600 37408 1.66794 14.5422 52.485 68.7373 68.7937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 450 0.000256 512 145 384 21504 5.79312 1.6503 4.09674 50.7259 62.4455 62.5968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1030 0.000128 2048 250 1728 122752 23.242 14.3468 349.379 418.608 805.712 805.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 6.4e-05 1024 120 576 293888 21.0509 13.5083 146.373 418.515 599.583 599.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 670 6.4e-05 512 90 1608 250880 15.6883 6.64288 183.795 206.937 413.274 413.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 410 6.4e-05 1024 150 2352 43008 70.4122 13.5168 94.2022 404.079 582.456 582.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1040 0.000256 1024 245 1560 61824 5.81437 3.41594 81.9413 117.864 209.173 209.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1270 3.2e-05 4096 300 3408 521728 228.353 131.509 9496.4 3906.73 13763.3 13763.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1630 6.4e-05 1024 100 576 301056 17.5639 13.5046 214.889 419.383 665.438 665.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 440 0.001024 1024 50 432 15104 0.698336 6.56899 43.6429 50.9536 51.0121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1330 0.000512 1024 80 600 37440 1.66467 21.9704 52.5039 76.1809 76.2382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 450 0.000256 512 145 384 22528 5.95942 1.70029 6.19168 52.4629 66.4974 66.6508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1030 0.000128 2048 250 1728 123392 23.2165 14.3334 537.99 419.486 995.153 995.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 6.4e-05 1024 120 576 294400 21.0804 13.4984 224.063 419.398 678.174 678.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 670 6.4e-05 512 90 1608 253952 15.7815 6.70893 268.207 209.128 500.048 500.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 410 6.4e-05 1024 150 2352 49152 71.8648 13.7331 157.458 418.13 661.431 661.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1040 0.000256 1024 245 1560 61440 5.82938 3.40822 122.797 121.948 254.108 254.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1270 3.2e-05 4096 300 3408 521216 228.533 131.592 6274.19 3928.3 10562.9 10563.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1630 6.4e-05 1024 100 576 301056 17.5605 13.5025 143.839 419.439 594.444 594.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 440 0.001024 1024 50 432 14976 0.692288 4.40525 42.4065 47.549 47.6057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1330 0.000512 1024 80 600 37376 1.66858 14.6334 52.4962 68.8401 68.8988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 450 0.000256 512 145 384 20480 6.07398 1.7057 3.98317 52.4922 64.4379 64.5883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1030 0.000128 2048 250 1728 122880 23.1586 14.3296 354.505 418.307 810.435 810.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 6.4e-05 1024 120 576 293888 21.094 13.4967 149.523 419.452 603.695 603.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 670 6.4e-05 512 90 1608 253952 15.7869 6.70682 174.014 209.156 405.882 406.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 410 6.4e-05 1024 150 2352 49152 71.859 13.5023 103.355 418.121 607.076 607.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1040 0.000256 1024 245 1560 61440 5.82794 3.41126 80.9286 120.984 211.28 211.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1270 3.2e-05 4096 300 3408 521856 228.736 131.564 10396.3 3899.62 14656.5 14656.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1630 6.4e-05 1024 100 576 300960 17.617 13.5275 232.132 418.737 682.115 682.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 440 0.001024 1024 50 432 15120 0.694624 7.12704 42.4212 50.2858 50.3419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1330 0.000512 1024 80 600 37440 1.66925 24.3732 52.4554 78.5408 78.5981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 450 0.000256 512 145 384 20736 5.90838 1.67126 6.2359 51.1952 65.1921 65.3427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1030 0.000128 2048 250 1728 123264 23.2891 14.3533 589.236 418.84 1045.85 1045.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 6.4e-05 1024 120 576 293760 21.1377 13.525 241.686 418.736 695.211 695.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 670 6.4e-05 512 90 1608 248832 15.9238 6.65824 304.84 207.172 534.808 534.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 410 6.4e-05 1024 150 2352 46080 70.7233 13.2648 168.809 407.985 661.025 661.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1040 0.000256 1024 245 1560 61632 5.80899 3.95757 136.725 119.183 265.802 265.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1270 3.2e-05 4096 300 3408 521856 227.873 131.491 7263.25 3900.18 11523.1 11523.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1630 6.4e-05 1024 100 576 300672 17.5808 13.5105 163.04 418.871 613.104 613.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 440 0.001024 1024 50 432 14976 0.692448 5.0039 42.406 48.1467 48.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1330 0.000512 1024 80 600 37296 1.6615 17.1662 52.3612 71.2312 71.2867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 450 0.000256 512 145 384 18432 5.82045 1.62784 4.11904 49.7048 61.4531 61.6076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1030 0.000128 2048 250 1728 122112 23.2334 14.3524 408.959 417.634 864.312 864.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 6.4e-05 1024 120 576 293760 21.0822 13.5148 170.076 418.878 623.677 623.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 670 6.4e-05 512 90 1608 239616 16.0457 6.57776 206.423 204.157 433.422 433.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 410 6.4e-05 1024 150 2352 36864 69.8598 13.1667 95.7286 395.762 574.758 574.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1040 0.000256 1024 245 1560 61056 5.75955 3.38224 95.519 116.599 221.396 221.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1270 3.2e-05 4096 300 3408 521600 228.317 131.698 9890.76 3908.04 14159.1 14159.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1630 6.4e-05 1024 100 576 301120 17.5741 13.5163 221.53 421.009 673.73 673.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 440 0.001024 1024 50 432 15040 0.692672 6.6975 42.5115 49.9436 50.0002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1330 0.000512 1024 80 600 37440 1.66912 23.1132 52.486 77.3096 77.3659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 450 0.000256 512 145 384 23040 5.83923 1.68518 6.62032 51.7412 66.069 66.2181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1030 0.000128 2048 250 1728 123520 23.2211 14.3788 560.559 419.211 1017.5 1017.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 6.4e-05 1024 120 576 294400 21.0678 13.517 230.445 419.165 684.325 684.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 670 6.4e-05 512 90 1608 256000 15.7435 6.7239 298.357 209.668 530.707 530.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 410 6.4e-05 1024 150 2352 51200 70.5503 13.3331 178.509 412.344 674.976 675.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1040 0.000256 1024 245 1560 60800 5.82061 3.39037 128.928 119.453 257.721 257.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1270 3.2e-05 4096 300 3408 520960 228.268 131.628 7038.17 3946.57 11344.9 11345.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1630 6.4e-05 1024 100 576 300800 17.5552 13.5351 158.658 423.151 612.998 613.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 440 0.001024 1024 50 432 14880 0.689984 4.82509 43.5984 49.1566 49.2155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1330 0.000512 1024 80 600 37280 1.66166 16.6042 52.8692 71.1782 71.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 450 0.000256 512 145 384 20480 5.98787 1.68346 4.43926 52.2753 64.5662 64.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1030 0.000128 2048 250 1728 121600 23.0986 14.3427 395.797 419.921 853.289 853.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 6.4e-05 1024 120 576 294400 21.059 13.5045 165.798 423.159 623.652 623.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 670 6.4e-05 512 90 1608 245760 15.8842 6.61795 205.071 208.237 436.028 436.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 410 6.4e-05 1024 150 2352 40960 72.5187 13.344 103.152 416.281 605.536 605.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1040 0.000256 1024 245 1560 60160 5.77354 3.36634 91.4581 120.74 221.471 221.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1270 3.2e-05 4096 300 3408 521472 227.738 131.474 12555.7 3902.04 16817.3 16817.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1630 6.4e-05 1024 100 576 301056 17.5252 13.4941 282.109 418.868 732.097 732.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 440 0.001024 1024 50 432 15072 0.696928 8.67776 42.3937 51.8118 51.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1330 0.000512 1024 80 600 37440 1.67357 29.6812 52.4983 83.8978 83.9537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 450 0.000256 512 145 384 21504 5.92266 1.68426 7.9097 51.7404 67.4396 67.5922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1030 0.000128 2048 250 1728 122880 23.1812 14.3398 712.5 418.5 1168.65 1168.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 6.4e-05 1024 120 576 293376 21.0603 13.4955 293.644 418.367 746.693 746.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 670 6.4e-05 512 90 1608 245760 15.8937 6.61709 364.951 206.214 593.897 594.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 410 6.4e-05 1024 150 2352 49152 70.7188 13.3141 218.601 412.233 715.107 715.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1040 0.000256 1024 245 1560 61440 5.79123 3.39968 165.833 119.638 294.793 294.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1270 3.2e-05 4096 300 3408 520704 228.128 131.406 8162.68 3916.85 12439.3 12439.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1630 6.4e-05 1024 100 576 300288 17.5793 13.5025 182.259 418.487 631.929 632.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 440 0.001024 1024 50 432 14976 0.700096 5.5767 43.4463 49.7656 49.8217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1330 0.000512 1024 80 600 37248 1.66454 19.1197 52.369 73.1962 73.2541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 450 0.000256 512 145 384 18432 5.82458 1.6249 4.73229 49.7425 62.1063 62.2581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1030 0.000128 2048 250 1728 121344 23.2195 14.3187 454.654 417.557 909.878 909.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 6.4e-05 1024 120 576 293376 21.0919 13.759 190.305 418.497 643.781 643.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 670 6.4e-05 512 90 1608 245760 15.9211 6.61338 239.004 206.27 468.031 468.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 410 6.4e-05 1024 150 2352 24576 72.5596 13.269 71.4329 396.025 553.526 553.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1040 0.000256 1024 245 1560 59904 5.77789 3.36691 104.878 116.171 230.324 230.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1270 3.2e-05 4096 300 3408 521600 229.319 131.965 12395.4 3924.4 16681.3 16681.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1630 6.4e-05 1024 100 576 301200 17.6731 13.5349 277.903 419.152 728.364 728.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 440 0.001024 1024 50 432 15000 0.692224 8.4488 42.3794 51.5619 51.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1330 0.000512 1024 80 600 37400 1.66502 29.0876 52.4513 83.2464 83.3036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 450 0.000256 512 145 384 22400 5.89862 1.68714 8.12902 51.7416 67.6377 67.7908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1030 0.000128 2048 250 1728 123200 23.3031 14.3689 701.506 418.764 1158.07 1158.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 6.4e-05 1024 120 576 293600 21.1779 13.534 289.202 418.624 742.666 742.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 670 6.4e-05 512 90 1608 249600 15.6978 6.63277 366.763 206.214 595.519 595.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 410 6.4e-05 1024 150 2352 51200 70.6506 13.3527 224.026 412.239 720.503 720.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1040 0.000256 1024 245 1560 60800 5.86262 3.41197 161.121 119.682 290.206 290.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1270 3.2e-05 4096 300 3408 520000 229.482 131.9 8389.79 3910.44 12661.9 12662.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1630 6.4e-05 1024 100 576 300800 17.6058 13.5212 188.449 419.109 638.788 638.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 440 0.001024 1024 50 432 14800 0.690976 5.76387 43.2465 49.7436 49.8021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1330 0.000512 1024 80 600 37200 1.66298 19.7286 52.3565 73.7915 73.8475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 450 0.000256 512 145 384 19200 6.08384 1.68755 5.0328 51.8526 64.8438 64.9934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1030 0.000128 2048 250 1728 121600 23.3305 14.3558 471.113 417.236 926.163 926.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 6.4e-05 1024 120 576 292800 21.1424 13.5286 195.919 419.113 649.827 649.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 670 6.4e-05 512 90 1608 243200 16.1256 6.63238 241.063 206.455 470.497 470.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 410 6.4e-05 1024 150 2352 51200 70.6941 14.8357 152.554 412.724 651.047 651.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1040 0.000256 1024 245 1560 59200 5.84528 3.38054 106.716 121.007 237.082 237.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1270 3.2e-05 4096 300 3408 521472 228.374 131.666 12186 3907.42 16453.7 16453.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1630 6.4e-05 1024 100 576 301056 17.5706 13.5152 272.637 419.393 723.216 723.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 440 0.001024 1024 50 432 15008 0.694272 8.34144 43.4878 52.5647 52.6228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1330 0.000512 1024 80 600 37408 1.66912 28.636 52.5274 82.8751 82.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 450 0.000256 512 145 384 21504 5.78915 1.65731 7.84749 50.7695 66.2468 66.3962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1030 0.000128 2048 250 1728 122752 23.2314 14.4334 689.528 418.95 1146.28 1146.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 6.4e-05 1024 120 576 293888 21.0518 13.5131 284.178 418.798 737.664 737.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 670 6.4e-05 512 90 1608 250880 15.6688 6.64147 360.193 207.111 589.83 589.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 410 6.4e-05 1024 150 2352 43008 70.41 13.2407 185.076 404.416 673.389 673.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1040 0.000256 1024 245 1560 61824 5.81862 3.41715 160.907 119.004 289.27 289.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1270 3.2e-05 4096 300 3408 519680 228.4 131.607 8004.07 3904.76 12269.1 12269.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1630 6.4e-05 1024 100 576 300160 17.5266 13.6639 180.331 418.525 630.153 630.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 440 0.001024 1024 50 432 14784 0.689408 5.52138 43.2312 49.4858 49.5445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1330 0.000512 1024 80 600 37184 1.6599 18.9829 52.3338 73.0204 73.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 450 0.000256 512 145 384 14336 5.8705 1.58106 3.67165 48.3932 59.6963 59.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1030 0.000128 2048 250 1728 121856 23.3246 14.3415 451.428 418.833 908.059 908.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 6.4e-05 1024 120 576 293888 21.0343 13.8797 188.636 418.538 642.225 642.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 670 6.4e-05 512 90 1608 243712 15.3991 6.5599 231.947 202.169 456.294 456.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 410 6.4e-05 1024 150 2352 28672 69.1242 12.9323 82.5253 387.249 552.076 552.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1040 0.000256 1024 245 1560 60928 5.77446 3.38125 105.301 114.856 229.443 229.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1270 3.2e-05 4096 300 3408 521280 228.74 131.575 11741.5 3912.45 16014.5 16014.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1630 6.4e-05 1024 100 576 300960 17.6065 13.523 265.488 418.998 715.719 715.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 440 0.001024 1024 50 432 15000 0.693312 8.16128 43.4066 52.3039 52.3636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1330 0.000512 1024 80 600 37320 1.66269 27.722 52.4123 81.8418 81.8975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 450 0.000256 512 145 384 23040 5.84765 1.68755 8.11517 51.7955 67.6309 67.7834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1030 0.000128 2048 250 1728 122880 23.227 14.3795 666.077 417.882 1121.7 1121.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 6.4e-05 1024 120 576 293760 21.1354 13.5229 276.615 419.007 730.409 730.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 670 6.4e-05 512 90 1608 245760 15.9554 6.63302 344.519 206.406 573.728 573.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 410 6.4e-05 1024 150 2352 46080 71.4769 13.3476 192.851 412.614 690.528 690.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1040 0.000256 1024 245 1560 61440 5.84045 3.41264 155.415 121.064 285.858 285.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1270 3.2e-05 4096 300 3408 520320 228.564 131.693 7554.64 3908.56 11823.8 11824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1630 6.4e-05 1024 100 576 300480 17.5696 13.9735 170.909 419.117 621.672 621.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 440 0.001024 1024 50 432 14880 0.690752 5.29792 42.3509 48.3831 48.4411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1330 0.000512 1024 80 600 37200 1.66672 17.8118 52.4081 71.9304 71.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 450 0.000256 512 145 384 23040 5.84515 1.69085 5.53014 51.8828 65.1279 65.2819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1030 0.000128 2048 250 1728 122880 23.1741 14.4241 429.764 418.171 885.67 885.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 6.4e-05 1024 120 576 291840 21.0766 13.5032 177.247 417.891 629.844 629.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 670 6.4e-05 512 90 1608 245760 15.9237 6.62166 222.747 206.464 451.975 452.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 410 6.4e-05 1024 150 2352 30720 74.558 13.3386 84.0956 412.742 584.973 585.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1040 0.000256 1024 245 1560 59520 5.82147 3.37622 97.6665 118.926 225.923 226.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1270 3.2e-05 4096 300 3408 521216 228.538 131.617 11235.7 3906.16 15502.3 15502.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1630 6.4e-05 1024 100 576 301056 17.5726 13.7052 253.741 419.047 704.168 704.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 440 0.001024 1024 50 432 14976 0.692224 7.64528 42.3809 50.762 50.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1330 0.000512 1024 80 600 37376 1.67117 26.4958 52.4553 80.6697 80.7275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 450 0.000256 512 145 384 20480 6.07283 1.70598 6.91478 52.4424 67.3177 67.4704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1030 0.000128 2048 250 1728 122880 23.166 14.3902 637.298 417.866 1092.86 1092.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 6.4e-05 1024 120 576 293888 21.0816 13.4977 264.07 419.056 717.837 717.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 670 6.4e-05 512 90 1608 253952 15.7761 6.70883 336.758 208.961 568.417 568.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 410 6.4e-05 1024 150 2352 49152 71.882 13.4845 196.713 417.738 700.058 700.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1040 0.000256 1024 245 1560 61440 5.82992 3.41027 148.431 121.018 278.819 278.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1270 3.2e-05 4096 300 3408 520192 229.119 131.832 7633.14 3920.21 11914.6 11914.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1630 6.4e-05 1024 100 576 300032 17.5508 13.5564 171.071 418.236 620.517 620.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 440 0.001024 1024 50 432 14848 0.692224 5.24234 43.3471 49.3255 49.3835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1330 0.000512 1024 80 600 37120 1.65843 17.865 52.3323 71.9007 71.9588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 450 0.000256 512 145 384 16384 5.95651 1.62538 3.97488 49.8323 61.5735 61.7287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1030 0.000128 2048 250 1728 122880 23.1918 14.351 431.721 420.52 889.917 890.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 6.4e-05 1024 120 576 292864 21.047 13.4881 178.39 418.246 631.299 631.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 670 6.4e-05 512 90 1608 245760 16.4028 6.70925 223.634 209.24 456.215 456.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 410 6.4e-05 1024 150 2352 32768 70.6667 13.1495 89.3078 396.31 569.671 569.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1040 0.000256 1024 245 1560 61440 5.82544 3.41546 100.872 117.748 227.993 228.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1270 3.2e-05 4096 300 3425 521216 228.46 131.623 9237.39 3911.73 13509.5 13509.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1630 6.4e-05 1024 100 575 301056 17.5616 13.5003 217.112 419.472 667.747 667.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 440 0.001024 1024 50 425 15200 0.701312 11.4286 44.082 56.2564 56.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1330 0.000512 1024 80 600 37504 1.67322 21.0404 52.5411 75.2966 75.3541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 450 0.000256 512 145 400 21504 6.00611 1.70102 5.8177 52.4308 66.1353 66.2818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1030 0.000128 2048 250 1725 123648 23.1914 14.4186 519.772 419.364 976.874 976.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1420 6.4e-05 1024 120 575 293632 21.0649 13.4984 220.995 419.326 675.013 675.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 670 6.4e-05 512 90 1600 253952 15.7777 6.7072 274.522 209.101 506.323 506.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 410 6.4e-05 1024 150 2350 53248 71.0098 13.4836 172.037 418 674.764 674.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1040 0.000256 1024 245 1575 61696 5.83459 3.41795 122.013 122.389 253.787 253.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1270 3.2e-05 4096 300 3425 521280 229.71 131.914 8291.21 3909.26 12562.4 12562.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1630 6.4e-05 1024 100 575 300960 17.6503 13.5248 192.821 419.033 643.133 643.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 440 0.001024 1024 50 425 15200 0.69824 9.84579 43.1878 53.774 53.8313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1330 0.000512 1024 80 600 37480 1.67046 18.8919 52.482 73.0861 73.1429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 450 0.000256 512 145 400 21760 6.0425 1.71248 5.25933 52.5684 65.7606 65.9086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1030 0.000128 2048 250 1725 123520 23.3055 14.3768 466.204 419.088 923.108 923.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 6.4e-05 1024 120 575 293760 21.1828 13.527 194.457 419.039 648.338 648.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 670 6.4e-05 512 90 1600 256000 15.7896 6.72909 248.134 209.643 480.51 480.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 410 6.4e-05 1024 150 2350 51200 71.7648 13.5311 148.103 419.082 652.718 652.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1040 0.000256 1024 245 1575 61760 5.87152 3.42634 109.645 120.435 239.513 239.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1270 3.2e-05 4096 300 3425 520960 229.026 131.806 5354.16 3907.45 9622.72 9622.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1630 6.4e-05 1024 100 575 300800 17.5972 13.5199 128.764 419.094 579.078 579.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 440 0.001024 1024 50 425 15120 0.695168 9.73773 44.2389 54.7142 54.7679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1330 0.000512 1024 80 600 37440 1.66928 12.4476 52.4751 66.6348 66.6921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 450 0.000256 512 145 400 20480 5.99405 1.6887 3.45267 51.725 63.0442 63.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1030 0.000128 2048 250 1725 123520 23.2315 14.4704 300.816 419.147 757.796 757.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1420 6.4e-05 1024 120 575 293760 21.1013 13.5137 129.023 419.012 582.779 582.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 670 6.4e-05 512 90 1600 256000 15.7481 6.72189 160.406 209.63 392.724 392.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 410 6.4e-05 1024 150 2350 40960 72.6427 13.6555 76.9951 415.533 579.067 579.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1040 0.000256 1024 245 1575 60800 5.82762 3.39094 69.6628 119.456 198.468 198.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1270 3.2e-05 4096 300 3425 521088 229.146 131.817 8834.57 3914.97 13110.8 13111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1630 6.4e-05 1024 100 575 301056 17.6087 13.512 197.843 419.467 648.531 648.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 440 0.001024 1024 50 425 15168 0.695104 5.90438 43.948 50.5905 50.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1330 0.000512 1024 80 600 37488 1.67136 20.1969 52.5455 74.4565 74.5129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 450 0.000256 512 145 400 19968 6.01459 1.6855 5.25197 51.7621 64.8935 65.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1030 0.000128 2048 250 1725 123264 23.2154 14.4037 494.009 420.904 952.662 952.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 6.4e-05 1024 120 575 293376 21.1001 13.652 206.68 419.216 660.776 660.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 670 6.4e-05 512 90 1600 251904 15.8275 6.68691 260.398 208.441 491.573 491.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 410 6.4e-05 1024 150 2350 49152 70.8427 13.3319 151.82 412.561 648.795 648.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1040 0.000256 1024 245 1575 61440 5.84346 3.40992 115.82 121.361 246.566 246.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1270 3.2e-05 4096 300 3425 520704 228.27 131.637 5720.41 3911.47 9992.06 9992.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1630 6.4e-05 1024 100 575 300672 17.5412 13.4991 137.222 419.22 587.583 587.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 440 0.001024 1024 50 425 15072 0.693152 10.4987 43.4659 54.7018 54.7566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1330 0.000512 1024 80 600 37440 1.67107 13.1857 52.5391 67.4384 67.4945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 450 0.000256 512 145 400 18432 6.09683 1.68522 3.3431 51.7819 63.0864 63.2249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1030 0.000128 2048 250 1725 122880 23.2039 14.343 318.542 418.847 775.068 775.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 6.4e-05 1024 120 575 292608 21.0683 13.5408 132.826 422.892 590.459 590.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 670 6.4e-05 512 90 1600 245760 15.8902 6.62026 164.383 206.391 393.49 393.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 410 6.4e-05 1024 150 2350 49152 70.761 13.4091 98.5832 412.585 595.581 595.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1040 0.000256 1024 245 1575 60672 5.83213 3.40013 74.2162 119.765 203.348 203.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1270 3.2e-05 4096 300 3425 520576 229.788 132 9468.88 3926.42 13757.5 13757.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1630 6.4e-05 1024 100 575 300832 17.6364 13.5249 211.713 418.914 661.893 661.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 440 0.001024 1024 50 425 15176 0.696704 6.36035 43.5351 50.6363 50.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1330 0.000512 1024 80 600 37464 1.66912 21.8809 52.479 76.0718 76.1283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 450 0.000256 512 145 400 21504 5.96013 1.69165 6.06954 51.8935 65.8032 65.9536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1030 0.000128 2048 250 1725 123200 23.2751 14.3606 527.13 418.402 983.298 983.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 6.4e-05 1024 120 575 293440 21.151 13.5249 220.538 418.927 674.277 674.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 670 6.4e-05 512 90 1600 254464 15.8341 6.72819 281.889 209.283 513.954 514.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 410 6.4e-05 1024 150 2350 50176 71.0087 13.3697 165.303 413.571 663.499 663.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1040 0.000256 1024 245 1575 61376 5.85446 3.41898 123.862 120.25 253.524 253.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1270 3.2e-05 4096 300 3425 520576 229.071 131.831 5967.89 3912.16 10241.2 10241.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1630 6.4e-05 1024 100 575 300608 17.5719 13.5124 136.289 419.326 586.798 586.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 440 0.001024 1024 50 425 15120 0.696608 12.3068 43.5388 56.5843 56.6414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1330 0.000512 1024 80 600 37408 1.66531 13.9676 52.5108 68.1879 68.2418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 450 0.000256 512 145 400 17920 5.98771 1.65526 3.46938 50.758 62.0555 62.2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1030 0.000128 2048 250 1725 122752 23.2321 14.3503 333.651 418.833 790.192 790.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 6.4e-05 1024 120 575 292992 21.087 13.5096 141.494 418.677 594.895 595.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 670 6.4e-05 512 90 1600 250880 15.674 6.64576 176.009 207.057 405.597 405.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 410 6.4e-05 1024 150 2350 43008 70.4334 13.2404 90.3739 404.301 578.585 578.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1040 0.000256 1024 245 1575 60928 5.85354 3.41459 78.2008 118.881 206.482 206.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1270 3.2e-05 4096 300 3425 520704 228.947 131.714 9803.38 3908.56 14072.9 14073.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1630 6.4e-05 1024 100 575 300800 17.5781 13.5045 221.416 418.992 671.597 671.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 440 0.001024 1024 50 425 15168 0.699968 6.70506 43.626 51.0738 51.1304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1330 0.000512 1024 80 600 37440 1.67117 22.8756 52.4534 77.0419 77.0997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 450 0.000256 512 145 400 20480 6.06522 1.70512 6.07661 52.4013 66.4318 66.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1030 0.000128 2048 250 1725 123392 23.2199 14.3604 551.558 419.099 1008.37 1008.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 6.4e-05 1024 120 575 293376 21.0782 13.4988 231.124 418.994 684.833 684.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 670 6.4e-05 512 90 1600 253952 15.7862 6.70925 278.997 208.928 510.647 510.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 410 6.4e-05 1024 150 2350 49152 71.8658 13.4845 165.265 417.667 668.523 668.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1040 0.000256 1024 245 1575 61440 5.824 3.40982 128.76 119.985 258.111 258.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1270 3.2e-05 4096 300 3425 520192 229.167 131.797 6506.54 3929.04 10796.8 10797.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1630 6.4e-05 1024 100 575 300544 17.5845 13.5052 148.457 418.998 598.649 598.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 440 0.001024 1024 50 425 15104 0.698368 4.51994 42.4538 47.7139 47.7716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1330 0.000512 1024 80 600 37376 1.66912 15.1203 52.4431 69.2777 69.3375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 450 0.000256 512 145 400 20480 6.07923 1.70758 4.26976 52.4374 64.6819 64.8382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1030 0.000128 2048 250 1725 122880 23.154 14.3344 363.387 417.812 818.822 818.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 6.4e-05 1024 120 575 292864 21.1026 13.6683 154.443 419.007 608.356 608.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 670 6.4e-05 512 90 1600 253952 15.7869 6.70858 178.85 208.94 410.514 410.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 410 6.4e-05 1024 150 2350 49152 71.8537 13.7959 106.887 417.684 610.464 610.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1040 0.000256 1024 245 1575 61440 5.82554 3.41296 84.596 119.742 213.709 213.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1270 3.2e-05 4096 300 3425 520704 229.331 131.844 10432.7 3924.46 14718.7 14718.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1630 6.4e-05 1024 100 575 300672 17.613 13.6075 232.502 418.84 682.661 682.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 440 0.001024 1024 50 425 15120 0.692384 6.99187 43.3896 51.1159 51.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1330 0.000512 1024 80 600 37440 1.66672 24.3112 52.4669 78.4869 78.5448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 450 0.000256 512 145 400 18432 6.04298 1.67149 5.82403 51.2106 64.9303 65.0813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1030 0.000128 2048 250 1725 123264 23.2805 14.4154 584.052 418.937 1040.82 1040.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 6.4e-05 1024 120 575 293184 21.1429 13.5347 243.923 418.854 697.581 697.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 670 6.4e-05 512 90 1600 248832 15.9322 6.65805 304.373 207.226 534.403 534.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 410 6.4e-05 1024 150 2350 46080 70.6884 13.4044 168.741 408.087 661.158 661.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1040 0.000256 1024 245 1575 61056 5.84723 3.4136 136.9 119.159 265.446 265.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1270 3.2e-05 4096 300 3425 520704 228.782 131.836 7442.45 3928.29 11731.6 11731.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1630 6.4e-05 1024 100 575 300672 17.5658 13.5132 167.786 419.279 618.247 618.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 440 0.001024 1024 50 425 14976 0.69072 5.0439 43.384 49.1602 49.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1330 0.000512 1024 80 600 37296 1.66358 17.5761 52.4134 71.6987 71.7558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 450 0.000256 512 145 400 13824 6.09642 1.62387 3.42899 49.7528 61.087 61.2341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1030 0.000128 2048 250 1725 122112 23.2209 14.3477 415.369 418.857 871.927 872.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 6.4e-05 1024 120 575 292608 21.1014 13.5184 174.65 419.29 628.687 628.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 670 6.4e-05 512 90 1600 239616 16.0452 6.57613 210.716 204.362 437.913 438.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 410 6.4e-05 1024 150 2350 36864 69.8727 13.1853 97.9167 396.157 577.372 577.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1040 0.000256 1024 245 1575 59904 5.81578 3.38714 96.9706 116.656 222.965 223.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1270 3.2e-05 4096 300 3425 520960 228.782 131.824 10131.1 3925.78 14417.8 14418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1630 6.4e-05 1024 100 575 300800 17.58 13.5143 227.608 419.071 677.877 677.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 440 0.001024 1024 50 425 15120 0.692768 6.85875 43.4779 51.0741 51.1322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1330 0.000512 1024 80 600 37440 1.66566 23.7065 52.4741 77.8917 77.9494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 450 0.000256 512 145 400 20480 5.99126 1.69251 6.29149 51.7287 65.886 66.0434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1030 0.000128 2048 250 1725 123520 23.2066 14.375 569.488 419.314 1026.52 1026.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 6.4e-05 1024 120 575 293760 21.0963 13.5127 237.085 419.02 690.846 690.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 670 6.4e-05 512 90 1600 256000 15.7285 6.7255 302.077 209.633 534.384 534.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 410 6.4e-05 1024 150 2350 40960 72.6324 13.3327 146.218 412.207 644.629 644.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1040 0.000256 1024 245 1575 60800 5.81014 3.38979 132.276 118.342 259.95 260.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1270 3.2e-05 4096 300 3425 520960 228.294 131.658 7103.68 3929.75 11393.7 11393.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1630 6.4e-05 1024 100 575 300800 17.5568 13.5005 160.622 419.483 611.265 611.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 440 0.001024 1024 50 425 15040 0.693376 4.81946 41.4028 46.9579 47.0139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1330 0.000512 1024 80 600 37280 1.66378 16.7199 52.4123 70.8392 70.8958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 450 0.000256 512 145 400 20480 5.99142 1.68755 4.64026 51.8242 64.323 64.4791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1030 0.000128 2048 250 1725 121600 23.1159 14.3073 395.059 420.595 853.204 853.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 6.4e-05 1024 120 575 293120 21.0684 13.4963 167.643 419.49 621.826 621.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 670 6.4e-05 512 90 1600 245760 15.9037 6.61354 205.183 206.428 434.353 434.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 410 6.4e-05 1024 150 2350 40960 72.5503 13.3161 103.532 412.669 602.305 602.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1040 0.000256 1024 245 1575 60160 5.77651 3.36691 92.4416 118.741 220.457 220.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1270 3.2e-05 4096 300 3425 520704 228.127 131.643 12307.1 3908.53 16575.7 16575.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1630 6.4e-05 1024 100 575 300672 17.5362 13.4991 276.665 419.124 726.924 727.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 440 0.001024 1024 50 425 15072 0.693376 8.32374 43.369 52.4299 52.4854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1330 0.000512 1024 80 600 37440 1.67117 28.8317 52.5295 83.0749 83.1283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 450 0.000256 512 145 400 18432 6.09549 1.6855 6.94352 51.7711 66.679 66.8292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1030 0.000128 2048 250 1725 122880 23.1824 14.3844 688.089 418.752 1144.54 1144.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 6.4e-05 1024 120 575 292608 21.0492 13.5209 288.014 418.617 741.328 741.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 670 6.4e-05 512 90 1600 245760 15.8938 6.61504 355.99 206.333 585.046 585.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 410 6.4e-05 1024 150 2350 49152 70.7221 13.3179 213.259 412.479 710.014 710.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1040 0.000256 1024 245 1575 60672 5.82602 3.40378 160.811 120.708 290.875 290.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1270 3.2e-05 4096 300 3425 519168 228.854 131.667 8271.91 3907.65 12540.4 12540.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1630 6.4e-05 1024 100 575 300288 17.5714 13.5013 186 418.531 635.705 635.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 440 0.001024 1024 50 425 14976 0.69584 5.63613 43.3598 49.7342 49.7891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1330 0.000512 1024 80 600 37248 1.66406 19.3828 52.3778 73.4672 73.5232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 450 0.000256 512 145 400 12288 6.18397 1.62765 3.35696 49.7475 61.0992 61.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1030 0.000128 2048 250 1725 121344 23.2281 14.3322 458.253 416.737 912.68 912.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 6.4e-05 1024 120 575 291840 21.1235 13.6037 193.647 418.549 647.055 647.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 670 6.4e-05 512 90 1600 245760 15.9184 6.61635 238.992 206.298 468.038 468.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 410 6.4e-05 1024 150 2350 24576 72.5777 13.1588 72.2304 395.926 554.128 554.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1040 0.000256 1024 245 1575 59904 5.77862 3.37328 107.108 116.149 232.539 232.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1270 3.2e-05 4096 300 3425 520800 229.715 132.099 12384.9 3911 16658 16658.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1630 6.4e-05 1024 100 575 300800 17.6851 13.5386 276.651 419.222 727.2 727.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 440 0.001024 1024 50 425 15100 0.693504 8.31043 43.4778 52.5222 52.5816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1330 0.000512 1024 80 600 37400 1.66912 28.7957 52.4589 82.9666 83.0214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 450 0.000256 512 145 400 19200 6.07523 1.69027 7.27997 51.7472 66.9815 67.1314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1030 0.000128 2048 250 1725 123200 23.3271 14.3802 691.364 418.835 1148.05 1148.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 6.4e-05 1024 120 575 292800 21.187 13.5473 288.007 418.7 741.572 741.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 670 6.4e-05 512 90 1600 249600 15.6924 6.6375 362.716 206.248 591.505 591.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 410 6.4e-05 1024 150 2350 38400 73.1926 13.6315 166.41 412.315 665.796 665.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1040 0.000256 1024 245 1575 60800 5.85875 3.40992 160.792 120.705 290.897 291.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1270 3.2e-05 4096 300 3425 520000 229.492 131.921 8284.58 3907.88 12554.2 12554.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1630 6.4e-05 1024 100 575 300000 17.6307 13.5228 184.44 418.808 634.507 634.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 440 0.001024 1024 50 425 15000 0.69248 5.66246 42.3483 48.746 48.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1330 0.000512 1024 80 600 37200 1.66154 19.329 52.3244 73.3585 73.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 450 0.000256 512 145 400 19200 6.08694 1.69171 5.15229 51.8171 64.9313 65.0835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1030 0.000128 2048 250 1725 121600 23.3378 14.379 457.343 417.071 912.265 912.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 6.4e-05 1024 120 575 292800 21.1596 13.5227 192.846 418.811 646.468 646.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 670 6.4e-05 512 90 1600 243200 16.1326 6.62938 235.739 206.302 465.019 465.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 410 6.4e-05 1024 150 2350 25600 75.6991 14.2205 75.1893 414.72 580.074 580.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1040 0.000256 1024 245 1575 59200 5.84733 3.3817 105.281 117.663 232.307 232.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1270 3.2e-05 4096 300 3425 520576 229.042 131.84 11917.6 3912.07 16190.9 16191.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1630 6.4e-05 1024 100 575 300608 17.5826 13.5148 269.915 419.366 720.482 720.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 440 0.001024 1024 50 425 15120 0.695936 8.08755 43.5434 52.3727 52.4268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1330 0.000512 1024 80 600 37408 1.66691 27.9957 52.5251 82.2315 82.2871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 450 0.000256 512 145 400 17920 5.99312 1.65142 6.6569 50.7649 65.2475 65.4029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1030 0.000128 2048 250 1725 122752 23.2113 14.367 668.212 418.935 1124.86 1124.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 6.4e-05 1024 120 575 292992 21.0811 13.5086 281.423 418.79 734.929 735.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 670 6.4e-05 512 90 1600 250880 15.6736 6.6455 354.353 207.098 583.984 584.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 410 6.4e-05 1024 150 2350 43008 70.4295 13.2466 181.573 404.404 669.893 670.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1040 0.000256 1024 245 1575 60928 5.85635 3.41277 156.773 118.91 285.084 285.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1270 3.2e-05 4096 300 3425 519680 228.354 131.579 7786.61 3910.26 12057.1 12057.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1630 6.4e-05 1024 100 575 300160 17.5426 13.4958 175.976 418.882 625.997 626.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 440 0.001024 1024 50 425 15008 0.69808 5.2689 43.4688 49.4785 49.5345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1330 0.000512 1024 80 600 37184 1.6575 18.2886 52.368 72.357 72.4167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 450 0.000256 512 145 400 14336 5.86896 1.58106 3.69808 48.4343 59.7668 59.9183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1030 0.000128 2048 250 1725 121856 23.3197 14.3681 434.186 422.704 894.713 894.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 6.4e-05 1024 120 575 292096 21.0785 13.708 183.323 418.882 637.12 637.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 670 6.4e-05 512 90 1600 243712 15.3913 6.97744 224.616 202.351 449.552 449.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 410 6.4e-05 1024 150 2350 28672 69.1333 12.9273 80.2208 385.281 547.806 548.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1040 0.000256 1024 245 1575 59136 5.85696 3.3849 100.023 114.898 224.296 224.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1270 3.2e-05 4096 300 3425 520320 229.253 131.848 11518.9 3911.95 15792.3 15792.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1630 6.4e-05 1024 100 575 300480 17.6104 13.537 260.366 418.638 710.256 710.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 440 0.001024 1024 50 425 15120 0.69312 7.85181 43.4482 52.0356 52.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1330 0.000512 1024 80 600 37320 1.66154 26.9906 52.3796 81.0749 81.1317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 450 0.000256 512 145 400 19200 6.07814 1.68896 6.88451 51.7546 66.5929 66.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1030 0.000128 2048 250 1725 122880 23.2304 14.3606 646.374 417.528 1101.63 1101.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 6.4e-05 1024 120 575 292800 21.1455 13.5229 271.207 418.656 724.662 724.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 670 6.4e-05 512 90 1600 245760 15.9517 6.63114 334.657 206.222 563.682 563.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 410 6.4e-05 1024 150 2350 46080 71.4677 13.3452 187.752 412.274 685.082 685.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1040 0.000256 1024 245 1575 61440 5.85107 3.41491 152.809 119.872 282.084 282.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1270 3.2e-05 4096 300 3425 520320 228.52 131.707 7691.69 3909.31 11961.5 11961.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1630 6.4e-05 1024 100 575 300480 17.5634 13.5114 173.705 419.2 624.083 624.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 440 0.001024 1024 50 425 14880 0.692224 5.168 42.2651 48.1689 48.2243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1330 0.000512 1024 80 600 37200 1.66336 18.0058 52.4217 72.1338 72.1901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 450 0.000256 512 145 400 15360 6.28157 1.6896 3.92371 51.8842 63.9609 64.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1030 0.000128 2048 250 1725 122880 23.1643 14.4657 431.482 418.247 887.486 887.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 6.4e-05 1024 120 575 291840 21.0775 13.4975 180.491 417.921 633.113 633.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 670 6.4e-05 512 90 1600 245760 15.9193 6.62486 224.339 206.504 453.604 453.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 410 6.4e-05 1024 150 2350 30720 74.5489 13.3344 84.5761 412.815 585.51 585.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1040 0.000256 1024 245 1575 59520 5.8289 3.37667 99.2306 117.84 226.402 226.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1270 3.2e-05 4096 300 3425 520192 229.243 131.78 11043.5 3923.95 15328.7 15329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1630 6.4e-05 1024 100 575 300544 17.5778 13.728 248.009 419.031 698.449 698.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 440 0.001024 1024 50 425 15104 0.698368 7.51642 43.5136 51.7701 51.8276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1330 0.000512 1024 80 600 37376 1.67046 25.8822 52.4477 80.0419 80.0984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 450 0.000256 512 145 400 20480 6.07533 1.70579 7.0969 52.4421 67.5004 67.6529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1030 0.000128 2048 250 1725 122880 23.1432 14.3305 616.89 417.852 1072.35 1072.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 6.4e-05 1024 120 575 292864 21.1043 13.5004 258.489 419.048 712.27 712.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 670 6.4e-05 512 90 1600 253952 15.7721 6.71264 330.267 208.955 561.92 562.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 410 6.4e-05 1024 150 2350 49152 71.8845 13.6378 191.284 417.727 694.777 694.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1040 0.000256 1024 245 1575 61440 5.82086 3.40787 146.119 120.801 276.281 276.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1270 3.2e-05 4096 300 3425 520192 229.199 131.828 7905.72 3918.77 12185.8 12186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1630 6.4e-05 1024 100 575 299008 17.5677 13.4968 175.421 418.285 624.874 624.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 440 0.001024 1024 50 425 14848 0.692096 5.24077 43.2558 49.2313 49.2871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1330 0.000512 1024 80 600 37120 1.65722 18.2845 52.3284 72.3144 72.3682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 450 0.000256 512 145 400 16384 5.95408 1.62515 4.2065 49.8339 61.7986 61.9546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1030 0.000128 2048 250 1725 122880 23.1929 14.3394 439.718 418.63 896.011 896.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 6.4e-05 1024 120 575 290816 21.121 13.4902 182.542 418.298 635.582 635.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 670 6.4e-05 512 90 1600 245760 16.3937 6.70909 227.225 209.261 459.811 459.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 410 6.4e-05 1024 150 2350 32768 70.6539 13.1516 91.221 396.345 571.615 571.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1040 0.000256 1024 245 1575 61440 5.8272 3.41357 103.788 118.768 231.927 232.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1270 3.2e-05 4096 300 3424 521216 228.475 131.638 8078.15 3930.38 12368.9 12369.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1630 6.4e-05 1024 100 576 300928 17.5603 13.4952 189.037 419.521 639.714 639.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 440 0.001024 1024 50 448 14976 0.695488 9.83757 44.5909 55.1632 55.2202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1330 0.000512 1024 80 608 37472 1.66707 18.6564 52.5296 72.8942 72.9513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 450 0.000256 512 145 384 22528 5.94163 1.7023 5.30138 52.4315 65.5594 65.7039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1030 0.000128 2048 250 1728 122624 23.2677 14.4442 454.672 419.404 911.917 912.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1420 6.4e-05 1024 120 576 293632 21.0685 13.4918 192.945 419.36 646.995 647.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 670 6.4e-05 512 90 1600 256000 15.6388 6.70816 242.317 209.103 473.982 474.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 410 6.4e-05 1024 150 2336 45056 72.7757 13.484 126.394 418.029 630.922 631.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1040 0.000256 1024 245 1568 61184 5.8624 3.4153 105.937 121.031 236.38 236.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1270 3.2e-05 4096 300 3424 520704 229.058 131.708 5198.69 3909.38 9469.11 9469.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1630 6.4e-05 1024 100 576 300800 17.6548 13.4981 327.411 419.053 777.719 777.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 440 0.001024 1024 50 448 14912 0.695552 9.79354 45.5564 56.0879 56.1506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1330 0.000512 1024 80 608 37440 1.66922 12.2958 52.4902 66.498 66.5541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 450 0.000256 512 145 384 22528 5.9615 1.7017 3.5823 52.4092 63.8428 63.9832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1030 0.000128 2048 250 1728 122368 23.4015 14.3491 368.033 419.163 825.08 825.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1420 6.4e-05 1024 120 576 293376 21.1676 13.4922 291.056 432.074 757.922 758.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 670 6.4e-05 512 90 1600 253952 15.7904 6.7119 155.604 208.976 387.294 387.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 410 6.4e-05 1024 150 2336 40960 73.7267 13.4895 74.807 417.748 580.012 580.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1040 0.000256 1024 245 1568 60928 5.8576 3.40787 67.9873 120.488 197.873 197.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1270 3.2e-05 4096 300 3424 521280 229.659 131.914 8276.23 3920.01 12558.1 12558.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1630 6.4e-05 1024 100 576 300800 17.6364 13.5291 192.204 419.328 642.801 642.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 440 0.001024 1024 50 448 14960 0.694976 10.2071 44.1202 55.0656 55.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1330 0.000512 1024 80 608 37440 1.6664 19.1799 52.5038 73.3936 73.4501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 450 0.000256 512 145 384 23040 5.96054 1.71091 5.61722 52.6013 66.0743 66.2191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1030 0.000128 2048 250 1728 122560 23.4009 14.3787 463.997 428.721 930.634 930.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 6.4e-05 1024 120 576 293760 21.1812 13.5531 195.035 432.139 662.039 662.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 670 6.4e-05 512 90 1600 256000 15.7645 6.73587 249.892 209.785 482.393 482.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 410 6.4e-05 1024 150 2336 46080 73.0174 13.5393 132.747 419.384 638.932 639.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1040 0.000256 1024 245 1568 61120 5.89606 3.42243 108.368 121.233 239.052 239.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1270 3.2e-05 4096 300 3424 520960 228.876 131.774 5326.92 3907.64 9595.49 9595.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1630 6.4e-05 1024 100 576 300800 17.5985 14.1522 128.794 419.127 579.777 579.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 440 0.001024 1024 50 448 14880 0.694272 10.178 42.7932 53.7061 53.7655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1330 0.000512 1024 80 608 37360 1.66026 12.4785 52.3997 66.5812 66.6393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 450 0.000256 512 145 384 20480 5.99606 1.68774 3.4369 51.731 63.0332 63.1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1030 0.000128 2048 250 1728 122240 23.3597 14.3701 298.463 419.155 755.479 755.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1420 6.4e-05 1024 120 576 293760 21.102 13.5138 128.486 419.036 582.267 582.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 670 6.4e-05 512 90 1600 256000 15.7502 6.72 161.566 209.628 393.883 394.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 410 6.4e-05 1024 150 2336 40960 72.6544 13.3648 76.257 413.045 575.568 575.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1040 0.000256 1024 245 1568 60160 5.85024 3.3959 68.6045 119.18 197.163 197.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1270 3.2e-05 4096 300 3424 521088 228.919 131.819 8947.52 3914.92 13223.5 13223.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1630 6.4e-05 1024 100 576 300864 17.598 13.5066 199.996 418.995 650.199 650.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 440 0.001024 1024 50 448 14976 0.698016 6.34454 42.6524 49.7351 49.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1330 0.000512 1024 80 608 37440 1.6697 21.0207 52.4555 75.1899 75.2473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 450 0.000256 512 145 384 21504 5.93072 1.68547 5.76211 51.6971 65.2568 65.4117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1030 0.000128 2048 250 1728 122496 23.2581 14.4113 502.605 418.313 958.716 958.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 6.4e-05 1024 120 576 293376 21.0825 13.5166 208.575 418.75 662.056 662.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 670 6.4e-05 512 90 1600 254976 15.5943 6.68749 267.134 208.206 497.84 498.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 410 6.4e-05 1024 150 2336 43008 72.1923 13.3345 133.802 412.108 631.683 631.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1040 0.000256 1024 245 1568 61056 5.8465 3.41357 117.265 119.792 246.449 246.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1270 3.2e-05 4096 300 3424 520704 228.168 131.623 5694.31 3922.32 9976.69 9976.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1630 6.4e-05 1024 100 576 300672 17.5367 13.4924 140.462 419.273 590.868 590.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 440 0.001024 1024 50 448 14880 0.698272 11.8112 43.9906 56.5427 56.5986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1330 0.000512 1024 80 608 37344 1.6639 13.6335 52.4462 67.7887 67.8441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 450 0.000256 512 145 384 21504 5.91994 1.68576 3.93622 51.7884 63.5135 63.6572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1030 0.000128 2048 250 1728 122112 23.2617 14.3691 321.466 418.901 778.127 778.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 6.4e-05 1024 120 576 292608 21.0523 13.4923 135.269 418.843 588.787 588.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 670 6.4e-05 512 90 1600 251904 15.4407 6.61504 171.323 206.414 400.004 400.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 410 6.4e-05 1024 150 2336 36864 73.2852 13.3209 74.7827 412.637 574.267 574.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1040 0.000256 1024 245 1568 60672 5.82586 3.404 75.0632 120.442 204.864 204.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1270 3.2e-05 4096 300 3424 520576 229.855 131.99 8761.44 3923.82 13047.4 13047.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1630 6.4e-05 1024 100 576 300608 17.6169 13.547 198.341 419.289 648.896 648.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 440 0.001024 1024 50 448 14952 0.698432 6.18493 42.6676 49.593 49.6502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1330 0.000512 1024 80 608 37408 1.66291 20.7401 52.4765 74.9236 74.9793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 450 0.000256 512 145 384 21504 5.96435 1.69283 5.6279 51.9304 65.399 65.5442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1030 0.000128 2048 250 1728 122304 23.3557 14.3708 493.32 418.781 949.958 950.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 6.4e-05 1024 120 576 293440 21.1501 13.525 207.559 419.303 661.663 661.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 670 6.4e-05 512 90 1600 254464 15.847 6.72714 262.569 209.472 494.83 494.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 410 6.4e-05 1024 150 2336 43008 72.5408 13.3705 132.471 413.952 632.576 632.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1040 0.000256 1024 245 1568 60928 5.87213 3.41731 114.887 120.175 244.485 244.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1270 3.2e-05 4096 300 3424 520576 229.13 131.836 5626.01 3912.03 9899.3 9899.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1630 6.4e-05 1024 100 576 300608 17.5841 13.5152 128.353 419.374 578.928 579.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 440 0.001024 1024 50 448 14896 0.694112 4.12467 43.5474 48.4094 48.4642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1330 0.000512 1024 80 608 37296 1.66253 13.3603 52.3956 67.4589 67.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 450 0.000256 512 145 384 17920 5.99683 1.65456 3.20189 50.7525 61.7868 61.9336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1030 0.000128 2048 250 1728 121856 23.3266 14.3483 315.156 418.89 771.853 771.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 6.4e-05 1024 120 576 292992 21.0853 13.5092 133.661 418.679 587.066 587.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 670 6.4e-05 512 90 1600 250880 15.6896 6.63987 166.692 207.064 396.301 396.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 410 6.4e-05 1024 150 2336 28672 73.44 13.2373 57.1268 404.311 548.356 548.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1040 0.000256 1024 245 1568 60928 5.85734 3.41747 73.5147 118.581 201.5 201.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1270 3.2e-05 4096 300 3424 518784 230.029 131.943 4605.17 3909.18 8876.62 8876.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1630 6.4e-05 1024 100 576 299712 17.6435 13.5331 116.026 418.553 565.857 565.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 440 0.001024 1024 50 448 14784 0.692224 10.4187 43.618 54.7723 54.8311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1330 0.000512 1024 80 608 37296 1.66349 10.9915 52.429 65.128 65.1847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 450 0.000256 512 145 384 16128 6.11942 1.65888 2.67034 50.7601 61.3938 61.5349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1030 0.000128 2048 250 1728 122304 23.3548 14.4169 259.417 418.685 716 716.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 6.4e-05 1024 120 576 292992 21.1516 13.527 110.078 418.453 563.34 563.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 670 6.4e-05 512 90 1600 247296 16.3777 6.73203 134.825 209.337 367.496 367.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 410 6.4e-05 1024 150 2336 21504 74.8208 13.979 35.4908 404.087 528.619 528.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1040 0.000256 1024 245 1568 60480 5.90051 3.4263 59.917 118.132 187.512 187.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1270 3.2e-05 4096 300 3424 520704 228.994 131.709 8931.85 3963.58 13256.4 13256.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1630 6.4e-05 1024 100 576 300800 17.5655 13.57 202.761 423.06 657.06 657.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 440 0.001024 1024 50 448 14912 0.693728 6.27277 43.7943 50.8022 50.8597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1330 0.000512 1024 80 608 37440 1.66986 20.9347 52.9836 75.6309 75.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 450 0.000256 512 145 384 22528 5.95645 1.70317 5.95181 52.9053 66.6956 66.8508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1030 0.000128 2048 250 1728 122368 23.332 14.3764 501.361 423.125 962.325 962.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 6.4e-05 1024 120 576 293376 21.0806 13.5967 211.751 423.029 669.591 669.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 670 6.4e-05 512 90 1600 253952 15.8005 6.7031 254.37 210.94 488.029 488.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 410 6.4e-05 1024 150 2336 40960 73.7382 13.4881 123.919 421.692 633.081 633.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1040 0.000256 1024 245 1568 60928 5.8576 3.40557 115.302 120.424 245.116 245.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1270 3.2e-05 4096 300 3424 520192 229.281 131.838 6041.55 3912.2 10315.2 10315.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1630 6.4e-05 1024 100 576 300544 17.5881 13.4998 137.795 419.094 588.075 588.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 440 0.001024 1024 50 448 14848 0.692192 4.31894 42.4331 47.4867 47.5423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1330 0.000512 1024 80 608 37376 1.66691 14.0802 52.4821 68.2734 68.3294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 450 0.000256 512 145 384 20480 6.07779 1.70394 3.88349 52.4502 64.2967 64.4465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1030 0.000128 2048 250 1728 121856 23.2625 14.3389 335.261 418.005 791.002 791.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 6.4e-05 1024 120 576 292864 21.101 13.5025 143.198 419.099 597.028 597.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 670 6.4e-05 512 90 1600 253952 15.7824 6.70925 163.146 208.977 394.834 394.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 410 6.4e-05 1024 150 2336 32768 75.1536 13.6251 65.2056 417.85 572.081 572.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1040 0.000256 1024 245 1568 60416 5.87325 3.40938 75.8824 120.134 205.433 205.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1270 3.2e-05 4096 300 3424 519168 228.96 131.663 4953.37 3907.35 9221.63 9221.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1630 6.4e-05 1024 100 576 300288 17.5761 13.5086 115.219 418.535 564.947 565.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 440 0.001024 1024 50 448 14784 0.695392 3.61677 43.4207 47.7778 47.8364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1330 0.000512 1024 80 608 37248 1.66608 11.8323 52.3941 65.936 65.9935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 450 0.000256 512 145 384 18432 5.83571 1.62406 3.17411 49.7437 60.5614 60.7224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1030 0.000128 2048 250 1728 121344 23.2556 14.334 276.436 416.778 730.945 731.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 6.4e-05 1024 120 576 291840 21.133 13.4963 119.458 418.489 572.705 572.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 670 6.4e-05 512 90 1600 245760 15.9055 6.61478 133.047 206.276 362.064 362.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 410 6.4e-05 1024 150 2336 24576 72.5669 13.2014 41.2699 395.894 523.187 523.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1040 0.000256 1024 245 1568 59904 5.76762 3.37322 62.9741 115.406 187.656 187.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1270 3.2e-05 4096 300 3424 520704 229.243 131.865 12599.4 3927.63 16888.4 16888.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1630 6.4e-05 1024 100 576 300672 17.6272 13.9511 283.911 419.179 734.771 734.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 440 0.001024 1024 50 448 14904 0.692096 8.89651 43.4278 53.0587 53.1132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1330 0.000512 1024 80 608 37440 1.6711 30.1036 52.5354 84.3546 84.4093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 450 0.000256 512 145 384 20736 5.91603 1.67216 7.88512 51.2523 66.9066 67.0536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1030 0.000128 2048 250 1728 122688 23.3252 14.3731 712.214 419.303 1169.35 1169.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 6.4e-05 1024 120 576 293184 21.1338 13.5286 296.974 419.196 750.96 751.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 670 6.4e-05 512 90 1600 253440 15.5581 6.66454 376.565 207.4 606.412 606.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 410 6.4e-05 1024 150 2336 36864 72.7435 13.3664 163.341 408.42 658.113 658.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1040 0.000256 1024 245 1568 61056 5.84704 3.41008 166.066 118.939 294.398 294.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1270 3.2e-05 4096 300 3424 520704 228.774 131.802 8118.75 3906.02 12385.6 12385.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1630 6.4e-05 1024 100 576 300672 17.5749 13.5107 181.92 418.858 631.968 632.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 440 0.001024 1024 50 448 14832 0.692928 5.75027 43.4803 49.9674 50.0214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1330 0.000512 1024 80 608 37296 1.66522 19.2576 52.3844 73.3507 73.4065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 450 0.000256 512 145 384 18432 5.82205 1.62307 4.75296 49.7057 62.0854 62.2363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1030 0.000128 2048 250 1728 122112 23.2258 14.3688 451.926 417.514 907.164 907.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 6.4e-05 1024 120 576 292608 21.1078 13.568 190.025 418.867 643.697 643.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 670 6.4e-05 512 90 1600 248832 15.3286 6.58022 242.364 204.139 468.626 468.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 410 6.4e-05 1024 150 2336 18432 73.7151 13.1655 53.1587 395.749 536.026 536.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1040 0.000256 1024 245 1568 59904 5.80195 3.38512 104.789 116.244 230.348 230.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1270 3.2e-05 4096 300 3424 520128 229.334 131.827 6630.69 3908.2 10900.3 10900.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1630 6.4e-05 1024 100 576 299808 17.6137 13.6668 150.865 419.037 601.284 601.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 440 0.001024 1024 50 448 14688 0.693024 4.74035 42.2795 47.7555 47.8106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1330 0.000512 1024 80 608 37152 1.66077 16.0248 52.3464 70.0759 70.1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 450 0.000256 512 145 384 20736 5.92285 1.67686 4.69885 51.3495 63.8287 63.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1030 0.000128 2048 250 1728 120960 23.4671 14.3626 371.109 418.178 827.249 827.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 6.4e-05 1024 120 576 292032 21.1353 13.7784 157.619 417.888 610.542 610.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 670 6.4e-05 512 90 1600 248832 15.3926 6.58454 201.007 204.426 427.618 427.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 410 6.4e-05 1024 150 2336 27648 74.5509 13.2695 66.2166 408.666 562.95 563.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1040 0.000256 1024 245 1568 60480 5.88538 3.41472 88.1918 119.187 216.811 216.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1270 3.2e-05 4096 300 3424 520960 228.674 131.806 11875.3 3910.79 16146.9 16147.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1630 6.4e-05 1024 100 576 300800 17.5907 13.9352 266.455 419.37 717.451 717.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 440 0.001024 1024 50 448 14880 0.694272 8.35098 42.4329 51.5189 51.5762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1330 0.000512 1024 80 608 37360 1.66458 28.0252 52.4405 82.1739 82.2313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 450 0.000256 512 145 384 20480 5.98883 1.68854 7.39504 51.7731 67.0288 67.1817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1030 0.000128 2048 250 1728 122240 23.3423 14.3725 664.463 419.492 1121.8 1121.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 6.4e-05 1024 120 576 293760 21.0914 13.5127 279.145 419.381 733.258 733.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 670 6.4e-05 512 90 1600 256000 15.7275 6.72154 359.176 209.817 591.658 591.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 410 6.4e-05 1024 150 2336 40960 72.6081 13.3315 169.954 412.556 668.691 668.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1040 0.000256 1024 245 1568 60160 5.84294 3.39315 153.078 119.176 281.626 281.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1270 3.2e-05 4096 300 3424 520960 228.275 131.678 7983.98 3926.8 12271 12271.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1630 6.4e-05 1024 100 576 300800 17.5471 13.5255 177.738 419.14 628.053 628.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 440 0.001024 1024 50 448 14720 0.692096 5.66259 42.3014 48.697 48.7554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1330 0.000512 1024 80 608 37280 1.66758 18.9255 52.397 73.0348 73.0911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 450 0.000256 512 145 384 20480 5.98768 1.68486 5.11654 51.7833 64.7582 64.9086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1030 0.000128 2048 250 1728 120320 23.242 14.298 438.349 415.932 891.952 892.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 6.4e-05 1024 120 576 293120 21.0581 13.5013 185.904 419.148 639.738 639.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 670 6.4e-05 512 90 1600 245760 15.8946 6.61808 229.056 206.254 458.041 458.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 410 6.4e-05 1024 150 2336 40960 72.5095 13.3181 114.372 412.322 612.761 612.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1040 0.000256 1024 245 1568 58880 5.82694 3.36858 100.383 118.35 228.053 228.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1270 3.2e-05 4096 300 3424 520320 228.585 131.744 6724.18 3921.69 11006.5 11006.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1630 6.4e-05 1024 100 576 300480 17.5592 13.5189 149.927 419.186 600.293 600.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 440 0.001024 1024 50 448 14640 0.690176 4.68179 43.3029 48.7168 48.7709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1330 0.000512 1024 80 608 37200 1.66634 15.8659 52.4432 70.0192 70.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 450 0.000256 512 145 384 15360 6.28042 1.69149 3.60448 51.8829 63.6446 63.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1030 0.000128 2048 250 1728 120960 23.3972 14.3565 370.424 418.246 826.552 826.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 6.4e-05 1024 120 576 291840 21.068 13.5 156.561 417.914 609.169 609.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 670 6.4e-05 512 90 1600 245760 15.9173 6.62928 193.849 206.494 423.102 423.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 410 6.4e-05 1024 150 2336 30720 74.5491 13.3389 72.5926 412.825 573.546 573.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1040 0.000256 1024 245 1568 59520 5.82125 3.37606 85.4337 118.554 213.312 213.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1270 3.2e-05 4096 300 3424 520704 228.165 131.615 11175.6 3925.17 15460.8 15461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1630 6.4e-05 1024 100 576 300672 17.5367 13.497 253.464 418.925 703.524 703.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 440 0.001024 1024 50 448 14880 0.69456 7.81994 42.3551 50.9132 50.9701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1330 0.000512 1024 80 608 37344 1.66298 26.6091 52.4042 80.7176 80.7736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 450 0.000256 512 145 384 21504 5.91584 1.68291 7.36074 51.7453 66.8906 67.0454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1030 0.000128 2048 250 1728 122112 23.251 14.4037 628.985 418.565 1085.34 1085.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 6.4e-05 1024 120 576 292608 21.0419 13.4929 264.156 418.42 717.24 717.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 670 6.4e-05 512 90 1600 251904 15.4223 6.62118 333.558 206.244 562.056 562.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 410 6.4e-05 1024 150 2336 36864 73.2875 13.3154 145.644 412.297 644.781 644.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1040 0.000256 1024 245 1568 60672 5.82166 3.40173 146.535 119.294 275.186 275.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1270 3.2e-05 4096 300 3424 519168 228.916 131.66 7283.95 3911.39 11556.2 11556.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1630 6.4e-05 1024 100 576 300288 17.5739 13.4984 165.285 418.836 615.297 615.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 440 0.001024 1024 50 448 14784 0.692 5.11821 43.4302 49.2844 49.3445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1330 0.000512 1024 80 608 37248 1.66458 17.5657 52.4411 71.7165 71.7748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 450 0.000256 512 145 384 18432 5.83222 1.628 4.48621 49.7921 61.9226 62.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1030 0.000128 2048 250 1728 121344 23.2221 14.3589 408.082 417.05 862.844 862.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 6.4e-05 1024 120 576 291840 21.1324 13.5926 172.648 418.847 626.349 626.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 670 6.4e-05 512 90 1600 245760 15.9161 6.61094 214.714 206.452 443.914 444.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 410 6.4e-05 1024 150 2336 24576 72.5556 13.1527 64.4208 396.222 546.596 546.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1040 0.000256 1024 245 1568 59904 5.77123 3.37414 95.2286 116.96 221.463 221.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1270 3.2e-05 4096 300 3424 520704 228.386 131.672 6301.87 3959.26 10621.5 10621.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1630 6.4e-05 1024 100 576 300672 17.5562 13.9494 143.042 423.234 597.881 597.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 440 0.001024 1024 50 448 14688 0.694848 4.54656 43.7289 49.0136 49.0708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1330 0.000512 1024 80 608 37152 1.66355 15.1818 52.9078 69.7963 69.8527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 450 0.000256 512 145 384 18432 5.82832 1.62384 4.08346 50.2925 62.0076 62.1629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1030 0.000128 2048 250 1728 119808 23.2079 14.3313 349.47 418.956 806.092 806.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 6.4e-05 1024 120 576 290304 21.101 13.4881 148.15 421.697 604.568 604.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 670 6.4e-05 512 90 1600 239616 14.98 6.53824 179.633 200.04 401.403 401.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 410 6.4e-05 1024 150 2336 0 13.1604 0.00448 399.821 413.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1040 0.000256 1024 245 1568 57600 5.79475 16.4988 79.0428 515.785 617.337 204.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1270 3.2e-05 4096 300 3424 520800 229.745 132.074 11029.6 3928.64 15320.4 15320.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1630 6.4e-05 1024 100 576 300800 17.6686 13.6339 248.572 419.152 699.131 699.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 440 0.001024 1024 50 448 14900 0.694272 7.77552 43.5193 52.0311 52.0888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1330 0.000512 1024 80 608 37400 1.6712 26.186 52.4759 80.3776 80.4332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 450 0.000256 512 145 384 19200 6.07277 1.68861 6.5983 51.7438 66.2839 66.4412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1030 0.000128 2048 250 1728 122400 23.4078 14.4036 619.223 418.782 1075.95 1076.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 6.4e-05 1024 120 576 292800 21.1519 13.5393 259.525 418.639 712.984 713.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 670 6.4e-05 512 90 1600 249600 15.7023 6.63578 326.075 206.216 554.853 555.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 410 6.4e-05 1024 150 2336 38400 73.1981 13.7176 149.286 412.241 648.69 648.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1040 0.000256 1024 245 1568 60800 5.87286 3.4113 144.214 120.381 274.011 274.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1270 3.2e-05 4096 300 3424 520000 229.496 131.934 7774.18 3910.61 12046.5 12046.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1630 6.4e-05 1024 100 576 300000 17.6229 13.5247 173.76 423.057 628.065 628.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 440 0.001024 1024 50 448 14800 0.696512 5.51526 42.4101 48.6667 48.7251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1330 0.000512 1024 80 608 37200 1.66256 18.218 52.3933 72.3177 72.3767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 450 0.000256 512 145 384 19200 6.08432 1.69165 4.88634 51.8627 64.7077 64.8585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1030 0.000128 2048 250 1728 121600 23.3348 14.3521 431.402 417.286 886.509 886.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 6.4e-05 1024 120 576 292800 21.1451 13.5209 181.861 419.156 635.81 635.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 670 6.4e-05 512 90 1600 243200 16.1374 8.55818 223.526 206.473 454.915 455.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 410 6.4e-05 1024 150 2336 25600 75.6931 13.3491 70.1085 412.763 572.161 572.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1040 0.000256 1024 245 1568 59200 5.84909 3.38323 98.7853 118.502 226.652 226.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1270 3.2e-05 4096 300 3424 518400 231.433 132.463 6390.14 3933.71 10688 10688.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1630 6.4e-05 1024 100 576 300000 17.6864 13.5312 144.572 419.272 595.161 595.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 440 0.001024 1024 50 448 14700 0.694624 4.80461 43.4635 49.0077 49.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1330 0.000512 1024 80 608 37200 1.66643 15.258 52.5235 69.4907 69.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 450 0.000256 512 145 384 19200 6.09181 1.6937 4.38838 51.9254 64.2828 64.4378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1030 0.000128 2048 250 1728 120000 23.2029 14.295 353.434 413.249 804.312 804.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 6.4e-05 1024 120 576 292800 21.1816 13.5372 151.882 419.291 606.022 606.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 670 6.4e-05 512 90 1600 249600 15.7357 6.63626 190.649 206.545 419.79 419.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 410 6.4e-05 1024 150 2336 38400 73.2714 13.3577 87.802 413.033 587.703 587.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1040 0.000256 1024 245 1568 60000 5.82227 3.38576 83.4936 117.624 210.461 210.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1270 3.2e-05 4096 300 3424 520576 229.042 131.834 10787 3925.14 15073.3 15073.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1630 6.4e-05 1024 100 576 300608 17.5759 13.5133 242.456 419.327 692.976 693.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 440 0.001024 1024 50 448 14896 0.696224 7.59987 42.4982 50.8342 50.8908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1330 0.000512 1024 80 608 37296 1.6648 25.5131 52.3966 79.6194 79.6772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 450 0.000256 512 145 384 17920 5.9913 1.65114 5.95725 50.7616 64.5424 64.6942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1030 0.000128 2048 250 1728 121856 23.3254 14.3965 603.33 418.89 1060.07 1060.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 6.4e-05 1024 120 576 292992 21.0849 13.519 253.335 418.738 706.807 706.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 670 6.4e-05 512 90 1600 250880 15.6771 6.64477 319.335 207.083 548.958 549.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 410 6.4e-05 1024 150 2336 28672 73.4228 13.2424 108.915 404.361 600.181 600.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1040 0.000256 1024 245 1568 60928 5.85642 3.41318 141.135 118.605 269.138 269.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1270 3.2e-05 4096 300 3424 519680 228.381 131.568 7542.03 3908.94 11811.2 11811.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1630 6.4e-05 1024 100 576 300160 17.5436 13.5042 169.945 418.874 619.971 620.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 440 0.001024 1024 50 448 14784 0.694272 5.32691 42.4155 48.4797 48.5368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1330 0.000512 1024 80 608 37184 1.66093 17.8694 52.3986 71.9709 72.0261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 450 0.000256 512 145 384 14336 5.86832 1.58058 3.7809 48.4489 59.8634 60.0146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1030 0.000128 2048 250 1728 121856 23.324 14.3645 423.144 419.187 880.15 880.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 6.4e-05 1024 120 576 292096 21.0813 13.4986 177.514 418.882 631.108 631.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 670 6.4e-05 512 90 1600 243712 15.3914 6.56384 217.373 202.354 441.898 442.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 410 6.4e-05 1024 150 2336 0 12.927 0.004448 385.179 398.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1040 0.000256 1024 245 1568 59136 5.85226 16.309 96.1387 499.775 618.29 220.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1270 3.2e-05 4096 300 3424 518784 230.22 132.005 6161.35 3915.8 10439.6 10439.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1630 6.4e-05 1024 100 576 299712 17.5732 13.5161 139.767 419.031 589.986 590.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 440 0.001024 1024 50 448 14448 0.688128 4.24733 43.1715 48.1473 48.2067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1330 0.000512 1024 80 608 36960 1.65069 14.633 52.2432 68.5687 68.6262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 450 0.000256 512 145 384 10752 6.41197 1.66272 2.7489 50.9188 61.925 62.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1030 0.000128 2048 250 1728 120960 23.4297 14.4856 343.048 419.582 800.674 800.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 6.4e-05 1024 120 576 292992 21.0865 13.515 145.676 423.16 603.567 603.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 670 6.4e-05 512 90 1600 236544 15.9649 6.57011 173.999 202.423 399.171 399.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 410 6.4e-05 1024 150 2336 0 15.2221 0.005632 404.565 419.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1040 0.000256 1024 245 1568 56448 5.78176 18.531 75.8475 515.364 615.735 195.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1270 3.2e-05 4096 300 3424 520320 229.216 131.814 10643.9 3907.76 14913 14913.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1630 6.4e-05 1024 100 576 300480 17.619 13.6397 236.075 418.989 686.425 686.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 440 0.001024 1024 50 448 14880 0.694272 7.41184 42.4064 50.5564 50.6122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1330 0.000512 1024 80 608 37320 1.66845 24.8788 52.4366 79.025 79.0815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 450 0.000256 512 145 384 19200 6.07594 1.68778 6.27616 51.7982 66.0255 66.1749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1030 0.000128 2048 250 1728 121920 23.3014 14.3731 590.003 417.874 1045.68 1045.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 6.4e-05 1024 120 576 292800 21.1501 13.5269 246.366 418.996 700.168 700.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 670 6.4e-05 512 90 1600 245760 15.9508 6.63062 303.193 206.401 532.391 532.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 410 6.4e-05 1024 150 2336 30720 74.6592 13.5094 114.094 412.613 615.115 615.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1040 0.000256 1024 245 1568 60480 5.88294 3.41533 135.876 118.6 263.907 264.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1270 3.2e-05 4096 300 3424 520320 228.509 131.696 7515.64 3926.69 11802.8 11803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1630 6.4e-05 1024 100 576 300480 17.5613 13.5132 170.391 419.158 620.723 620.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 440 0.001024 1024 50 448 14640 0.692384 5.32902 43.3012 49.3668 49.4223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1330 0.000512 1024 80 608 37200 1.66502 18.0347 52.439 72.1833 72.2377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 450 0.000256 512 145 384 15360 6.28285 1.69139 4.02378 51.8874 64.0619 64.2073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1030 0.000128 2048 250 1728 120960 23.3894 14.3726 420.17 418.21 876.271 876.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 6.4e-05 1024 120 576 291840 21.0818 13.4984 177.493 417.883 630.083 630.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 670 6.4e-05 512 90 1600 245760 15.9212 6.62547 218.854 206.489 448.106 448.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 410 6.4e-05 1024 150 2336 30720 74.5653 13.3354 82.5215 412.776 583.438 583.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1040 0.000256 1024 245 1568 59520 5.82237 3.37251 96.6964 118.539 224.559 224.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1270 3.2e-05 4096 300 3424 518400 229.135 131.5 6288.23 3901.33 10550.5 10550.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1630 6.4e-05 1024 100 576 299520 17.6097 13.5844 141.309 418.08 590.686 590.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 440 0.001024 1024 50 448 14400 0.689728 4.56077 42.0506 47.3449 47.4007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1330 0.000512 1024 80 608 37080 1.66624 14.8546 52.4447 69.0076 69.0649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 450 0.000256 512 145 384 11520 5.82566 1.53757 2.9409 46.8076 57.2971 57.4484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1030 0.000128 2048 250 1728 120960 23.5052 14.4036 350.827 418.649 807.512 807.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 6.4e-05 1024 120 576 290880 21.1864 13.57 147.295 418.094 600.272 600.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 670 6.4e-05 512 90 1600 230400 16.2536 6.57088 172.126 201.432 396.594 396.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 410 6.4e-05 1024 150 2336 0 12.1875 0.005568 371.667 383.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1040 0.000256 1024 245 1568 60480 5.89917 15.6179 82.4524 485.262 589.446 205.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1270 3.2e-05 4096 300 3424 520192 229.27 131.82 10558.5 3924.38 14844.2 14844.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1630 6.4e-05 1024 100 576 300544 17.5847 13.5188 238.802 419.076 689.083 689.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 440 0.001024 1024 50 448 14848 0.694144 7.37485 42.4285 50.5419 50.5951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1330 0.000512 1024 80 608 37376 1.66605 25.1393 52.4842 79.3311 79.3887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 450 0.000256 512 145 384 20480 6.07645 1.70368 6.63728 52.4458 67.0454 67.1928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1030 0.000128 2048 250 1728 121856 23.2599 14.3913 592.712 417.891 1048.38 1048.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 6.4e-05 1024 120 576 292864 21.1004 13.4943 249.487 419.092 703.301 703.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 670 6.4e-05 512 90 1600 253952 15.7859 6.71334 316.701 208.975 548.39 548.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 410 6.4e-05 1024 150 2336 32768 75.15 13.4846 122.662 417.778 629.31 629.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1040 0.000256 1024 245 1568 60416 5.86861 3.40666 137.811 120.511 267.726 267.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1270 3.2e-05 4096 300 3424 520192 229.142 131.807 7166.38 3914.22 11441.8 11442.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1630 6.4e-05 1024 100 576 299008 17.5374 13.4818 161.984 417.883 610.988 611.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 440 0.001024 1024 50 448 14592 0.69104 4.97437 42.1384 47.8467 47.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1330 0.000512 1024 80 608 37120 1.66298 17.0771 52.3101 71.0927 71.1498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 450 0.000256 512 145 384 16384 5.95277 1.62515 4.14477 49.7873 61.6896 61.8455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1030 0.000128 2048 250 1728 120832 23.4159 14.3359 400.146 418.245 856.772 856.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 6.4e-05 1024 120 576 290816 21.1221 13.4886 168.935 417.896 621.572 621.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 670 6.4e-05 512 90 1600 245760 16.4013 6.70778 210.602 209.068 442.994 443.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 410 6.4e-05 1024 150 2336 0 13.3629 0.00528 395.89 409.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1040 0.000256 1024 245 1568 59392 5.90118 16.7748 92.3928 513.198 628.482 219.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1270 3.2e-05 4096 300 3424 519168 229.259 131.721 6561.54 3909.37 10832.2 10832.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1630 6.4e-05 1024 100 576 299520 17.5762 13.5004 147.769 418.736 597.684 597.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 440 0.001024 1024 50 448 14592 0.694304 4.42029 42.355 47.5124 47.5694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1330 0.000512 1024 80 608 36864 1.64893 15.5576 52.1379 69.3884 69.4436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 450 0.000256 512 145 384 12288 6.19581 1.6248 3.11658 49.8728 60.9957 61.1482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1030 0.000128 2048 250 1728 119808 23.113 14.2556 362.408 413.088 812.992 813.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 6.4e-05 1024 120 576 288768 21.1488 13.4621 152.139 416.694 603.572 603.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 670 6.4e-05 512 90 1600 221184 16.4039 6.52902 170.824 198.167 392.138 392.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 410 6.4e-05 1024 150 2336 0 13.1627 0.004896 396.059 409.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1040 0.000256 1024 245 1568 58368 5.85856 16.5378 82.3464 512.175 617.134 207.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1270 3.2e-05 4096 300 3440 520448 228.871 131.749 8236.37 3916.05 12513.3 12513.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1630 6.4e-05 1024 100 560 301184 17.558 13.5282 189.928 419.536 640.654 640.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 440 0.001024 1024 50 440 15072 0.698912 9.99318 43.337 54.074 54.1307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1330 0.000512 1024 80 600 37504 1.67322 18.8686 52.5461 73.1308 73.1884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 450 0.000256 512 145 400 21504 6.00877 1.70208 5.41965 52.4353 65.7482 65.8923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1030 0.000128 2048 250 1720 123392 23.2015 14.3397 462.364 419.413 919.45 919.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1420 6.4e-05 1024 120 600 294656 21.0435 13.5102 203.931 419.373 657.992 658.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 670 6.4e-05 512 90 1600 253952 15.778 6.7121 246.29 209.111 478.111 478.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 410 6.4e-05 1024 150 2360 49152 71.8616 13.4922 142.383 418.048 646.036 646.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1040 0.000256 1024 245 1560 61184 5.85693 3.41581 107.232 121.56 238.198 238.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1270 3.2e-05 4096 300 3440 520192 229.225 131.793 5303.58 3923.89 9588.76 9589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1630 6.4e-05 1024 100 560 301056 17.5774 13.6778 127.405 419.24 578.001 578.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 440 0.001024 1024 50 440 15040 0.69632 9.99402 42.7872 53.5205 53.5777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1330 0.000512 1024 80 600 37440 1.66726 12.3187 52.4545 66.483 66.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 450 0.000256 512 145 400 20480 6.07174 1.7032 3.51491 52.4063 63.8738 64.0205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1030 0.000128 2048 250 1720 123392 23.2293 14.3852 297.61 419.101 754.46 754.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1420 6.4e-05 1024 120 600 294400 21.0832 13.501 134.001 419.007 587.719 587.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 670 6.4e-05 512 90 1600 253952 15.7901 6.70106 158.701 208.936 390.338 390.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 410 6.4e-05 1024 150 2360 49152 71.8543 13.4855 92.2879 417.685 595.55 595.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1040 0.000256 1024 245 1560 60928 5.84499 3.40842 69.0339 121.023 199.441 199.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1270 3.2e-05 4096 300 3440 520320 230.127 132.078 9425.59 3933.5 13721.6 13721.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1630 6.4e-05 1024 100 560 300960 17.631 13.5245 213.734 419.318 664.313 664.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 440 0.001024 1024 50 440 15040 0.696224 11.2087 42.7085 54.6587 54.7163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1330 0.000512 1024 80 600 37480 1.67056 21.5433 52.5249 75.7813 75.8388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 450 0.000256 512 145 400 21760 6.04688 1.70944 6.17597 52.602 66.7214 66.8634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1030 0.000128 2048 250 1720 123200 23.3153 14.389 526.989 419.387 984.214 984.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 6.4e-05 1024 120 600 294720 21.1263 13.5335 227.984 419.323 682.099 682.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 670 6.4e-05 512 90 1600 256000 15.7618 6.72973 279.263 209.779 511.744 511.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 410 6.4e-05 1024 150 2360 46080 72.9594 13.5271 152.003 419.375 658.115 658.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1040 0.000256 1024 245 1560 61120 5.8841 3.42438 122.031 121.716 253.185 253.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1270 3.2e-05 4096 300 3440 519680 229.84 132.072 5948.03 3914.95 10225.2 10225.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1630 6.4e-05 1024 100 560 300800 17.5821 13.5998 142.074 418.966 592.324 592.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 440 0.001024 1024 50 440 14960 0.695872 11.1881 42.9208 54.848 54.9028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1330 0.000512 1024 80 600 37440 1.6697 14.005 52.4756 68.1935 68.2496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 450 0.000256 512 145 400 20480 5.98928 1.68784 4.00589 51.7201 63.5864 63.7256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1030 0.000128 2048 250 1720 122880 23.2687 14.3544 332.705 419.095 789.554 789.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 6.4e-05 1024 120 600 294400 21.0862 13.5122 145.892 418.983 599.603 599.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 670 6.4e-05 512 90 1600 256000 15.7361 6.72205 180.572 209.61 412.856 413.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 410 6.4e-05 1024 150 2360 40960 72.6235 13.37 86.8031 412.169 585.205 585.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1040 0.000256 1024 245 1560 60160 5.83629 3.38838 76.6965 119.291 205.344 205.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1270 3.2e-05 4096 300 3440 519360 229.9 131.994 4841.71 3923.11 9127 9127.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1630 6.4e-05 1024 100 560 300480 17.6083 13.5249 118.417 418.748 568.4 568.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 440 0.001024 1024 50 440 14880 0.693152 10.8656 42.3402 53.9428 53.9996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1330 0.000512 1024 80 600 37320 1.66672 11.4312 52.3696 65.5111 65.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 450 0.000256 512 145 400 19200 6.08413 1.68733 3.2407 51.7574 62.9492 63.1024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1030 0.000128 2048 250 1720 121920 23.3058 14.37 269.76 417.603 725.164 725.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1420 6.4e-05 1024 120 600 293760 21.1468 13.525 122.469 418.652 575.921 576.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 670 6.4e-05 512 90 1600 245760 15.9454 6.63517 142.403 206.227 371.427 371.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 410 6.4e-05 1024 150 2360 30720 74.6497 13.5052 53.7868 412.268 554.456 554.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1040 0.000256 1024 245 1560 60480 5.88698 3.41427 63.5452 119.725 192.704 192.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1270 3.2e-05 4096 300 3440 520320 229.331 131.952 8629.06 3915.66 12906.3 12906.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1630 6.4e-05 1024 100 560 301056 17.6017 13.5066 191.36 419.459 642.035 642.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 440 0.001024 1024 50 440 15024 0.69536 5.99002 42.718 49.4467 49.5043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1330 0.000512 1024 80 600 37488 1.67168 19.9489 52.5476 74.2112 74.2703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 450 0.000256 512 145 400 19968 6.0185 1.68486 5.29485 51.7533 64.9343 65.0842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1030 0.000128 2048 250 1720 122880 23.2283 14.4019 482.131 418.766 938.666 938.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 6.4e-05 1024 120 600 294528 21.0301 13.5182 210.693 420.022 665.394 665.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 670 6.4e-05 512 90 1600 251904 15.816 6.6856 255.32 208.433 486.474 486.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 410 6.4e-05 1024 150 2360 43008 72.2266 13.7407 130.641 412.571 629.428 629.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1040 0.000256 1024 245 1560 61056 5.85373 3.41408 112.385 120.488 242.28 242.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1270 3.2e-05 4096 300 3440 519936 228.716 131.742 5625.05 3913.74 9899.51 9899.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1630 6.4e-05 1024 100 560 300672 17.5321 13.4963 124.911 419.317 575.358 575.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 440 0.001024 1024 50 440 14976 0.694272 9.99782 42.397 53.1334 53.1866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1330 0.000512 1024 80 600 37440 1.66877 13.2648 52.541 67.5178 67.5735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 450 0.000256 512 145 400 18432 6.10138 1.6855 3.41901 51.789 63.1771 63.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1030 0.000128 2048 250 1720 122880 23.1854 14.3968 314.929 418.849 771.486 771.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 6.4e-05 1024 120 600 294144 20.9984 13.4921 137.642 418.716 590.978 591.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 670 6.4e-05 512 90 1600 245760 15.9002 6.61504 162.94 206.393 392.057 392.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 410 6.4e-05 1024 150 2360 36864 73.3026 13.423 74.0733 412.642 573.68 573.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1040 0.000256 1024 245 1560 60672 5.82998 3.408 73.2885 119.914 202.568 202.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1270 3.2e-05 4096 300 3440 519552 229.581 132.042 4618.74 3934.52 8915.16 8915.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1630 6.4e-05 1024 100 560 300672 17.5773 13.5092 112.737 419.277 563.2 563.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 440 0.001024 1024 50 440 14832 0.692224 9.94029 42.9657 53.6412 53.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1330 0.000512 1024 80 600 37296 1.66707 10.9803 52.4162 65.1066 65.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 450 0.000256 512 145 400 13824 6.09898 1.62211 2.38326 49.7509 60.0383 60.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1030 0.000128 2048 250 1720 122112 23.2121 14.5435 256.493 418.044 712.42 712.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 6.4e-05 1024 120 600 293760 21.0827 13.5107 113.024 419.284 567.028 567.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 670 6.4e-05 512 90 1600 239616 16.044 6.57645 131.909 204.354 359.096 359.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 410 6.4e-05 1024 150 2360 18432 73.6823 13.7853 30.9942 396.15 514.851 515.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1040 0.000256 1024 245 1560 59904 5.80979 3.38902 59.6818 116.408 185.421 185.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1270 3.2e-05 4096 300 3440 520128 229.844 132.009 12260.2 3910.16 16532.5 16532.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1630 6.4e-05 1024 100 560 300832 17.6169 13.6604 277.538 418.904 727.823 727.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 440 0.001024 1024 50 440 15008 0.69648 8.7095 43.4167 52.8654 52.9209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1330 0.000512 1024 80 600 37464 1.66502 29.0527 52.478 83.2394 83.2963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 450 0.000256 512 145 400 21504 5.96688 1.69574 8.12355 51.8807 67.8502 68.0072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1030 0.000128 2048 250 1720 123200 23.2613 14.378 692.134 418.39 1148.29 1148.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 6.4e-05 1024 120 600 294336 21.1229 13.5211 305.946 418.996 759.715 759.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 670 6.4e-05 512 90 1600 254464 15.8433 6.73088 364.92 209.27 597.243 597.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 410 6.4e-05 1024 150 2360 43008 72.4827 13.3639 189.722 413.555 689.367 689.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1040 0.000256 1024 245 1560 60928 5.8832 3.41869 162.109 120.481 292.022 292.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1270 3.2e-05 4096 300 3440 519680 229.768 132.025 7717.42 3924.03 12003.5 12003.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1630 6.4e-05 1024 100 560 300608 17.5961 13.5149 172.81 419.039 623.067 623.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 440 0.001024 1024 50 440 14896 0.690304 5.43014 43.4219 49.5864 49.6415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1330 0.000512 1024 80 600 37408 1.67082 18.1488 52.4829 72.3453 72.4022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 450 0.000256 512 145 400 17920 5.99117 1.65318 4.50768 50.7287 63.0627 63.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1030 0.000128 2048 250 1720 122752 23.2394 14.3608 434.193 418.609 890.533 890.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 6.4e-05 1024 120 600 293888 21.0481 13.6174 190.445 418.456 643.698 643.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 670 6.4e-05 512 90 1600 250880 15.6796 6.64086 231.959 206.945 461.439 461.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 410 6.4e-05 1024 150 2360 28672 73.406 13.2395 79.5981 404.087 570.572 570.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1040 0.000256 1024 245 1560 60928 5.86291 3.41402 101.507 118.02 228.939 229.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1270 3.2e-05 4096 300 3440 518784 229.977 131.957 6285.45 3964.07 10611.7 10612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1630 6.4e-05 1024 100 560 300384 17.6463 13.5292 141.815 422.478 595.57 595.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 440 0.001024 1024 50 440 14784 0.6896 4.5568 43.5096 48.7973 48.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1330 0.000512 1024 80 600 37296 1.66528 14.7732 52.9034 69.3851 69.4436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 450 0.000256 512 145 400 16128 6.11469 1.6575 3.51965 51.2457 62.7158 62.8705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1030 0.000128 2048 250 1720 122304 23.3761 14.444 353.324 422.713 813.989 814.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 6.4e-05 1024 120 600 292992 21.1712 13.8342 155.662 422.488 613.281 613.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 670 6.4e-05 512 90 1600 247296 16.3816 6.73027 187.204 211.357 421.894 422.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 410 6.4e-05 1024 150 2360 21504 74.8287 13.2522 49.2772 407.982 545.576 545.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1040 0.000256 1024 245 1560 60480 5.89843 3.42355 82.7481 120.127 212.331 212.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1270 3.2e-05 4096 300 3440 520192 229.076 131.801 11421.7 3923.72 15706.6 15706.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1630 6.4e-05 1024 100 560 301056 17.571 13.5408 257.539 418.883 707.637 707.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 440 0.001024 1024 50 440 15040 0.695456 8.13958 43.5407 52.4186 52.4739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1330 0.000512 1024 80 600 37440 1.66653 26.9335 52.4416 81.0844 81.1397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 450 0.000256 512 145 400 20480 6.07123 1.70333 7.33322 52.3986 67.6828 67.8359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1030 0.000128 2048 250 1720 123392 23.2128 14.3323 642.952 418.988 1099.62 1099.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 6.4e-05 1024 120 600 294400 21.0661 13.4947 283.774 418.9 737.367 737.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 670 6.4e-05 512 90 1600 253952 15.787 6.70669 340.362 208.878 571.951 572.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 410 6.4e-05 1024 150 2360 49152 71.8435 13.5509 198.62 417.577 701.833 702.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1040 0.000256 1024 245 1560 60928 5.84266 3.40576 149.395 121.996 280.777 280.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1270 3.2e-05 4096 300 3440 520192 229.239 131.789 7325.09 3916.08 11602.5 11603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1630 6.4e-05 1024 100 560 301056 17.5726 13.5624 165.229 424.027 620.495 620.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 440 0.001024 1024 50 440 14976 0.696512 5.14227 42.5216 48.4035 48.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1330 0.000512 1024 80 600 37376 1.66707 17.1766 52.5011 71.3887 71.4424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 450 0.000256 512 145 400 20480 6.07955 1.70547 4.86822 52.4998 65.3316 65.4831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1030 0.000128 2048 250 1720 122880 23.1616 14.3593 410.152 418.305 866.113 866.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 6.4e-05 1024 120 600 293888 21.0767 13.5068 181.647 419.49 635.852 635.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 670 6.4e-05 512 90 1600 253952 15.7796 6.70563 211.739 209.175 443.617 443.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 410 6.4e-05 1024 150 2360 49152 71.883 13.4859 124.337 418.168 628.115 628.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1040 0.000256 1024 245 1560 60416 5.86877 3.41504 94.524 121.153 225.09 225.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1270 3.2e-05 4096 300 3440 519168 228.918 131.699 5936.76 3926.14 10223.8 10224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1630 6.4e-05 1024 100 560 300288 17.565 13.6888 133.18 418.532 583.064 583.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 440 0.001024 1024 50 440 14784 0.690848 4.24346 42.2451 47.2244 47.2804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1330 0.000512 1024 80 600 37248 1.66298 13.8618 52.3776 67.9457 68.0018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 450 0.000256 512 145 400 12288 6.19078 1.62406 2.79251 49.7506 60.5351 60.6915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1030 0.000128 2048 250 1720 121344 23.2356 14.3135 329.026 416.741 783.446 783.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 6.4e-05 1024 120 600 293376 21.0764 14.2147 146.763 418.551 600.739 600.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 670 6.4e-05 512 90 1600 245760 15.9289 6.61136 166.272 206.304 395.332 395.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 410 6.4e-05 1024 150 2360 24576 72.5807 14.3337 51.2879 395.939 534.378 534.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1040 0.000256 1024 245 1560 59904 5.77347 3.3719 76.2762 116.378 201.931 202.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1270 3.2e-05 4096 300 3440 519552 230.046 132 11696.9 3920.49 15979.8 15980
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1630 6.4e-05 1024 100 560 300960 17.6255 13.532 261.854 419.225 712.343 712.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 440 0.001024 1024 50 440 14976 0.694208 8.15619 42.3661 51.2581 51.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1330 0.000512 1024 80 600 37440 1.66582 27.5706 52.5175 81.7983 81.8565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 450 0.000256 512 145 400 18432 6.04736 1.67299 6.77485 51.2583 65.9405 66.0919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1030 0.000128 2048 250 1720 123264 23.2833 14.379 659.069 419.339 1116.2 1116.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 6.4e-05 1024 120 600 294336 21.1226 13.5295 288.65 419.241 742.678 742.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 670 6.4e-05 512 90 1600 248832 15.9213 6.66496 347.499 207.416 577.727 577.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 410 6.4e-05 1024 150 2360 36864 72.6957 13.7241 154.534 408.469 649.668 649.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1040 0.000256 1024 245 1560 60480 5.87709 3.41152 153.116 119.498 282.032 282.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1270 3.2e-05 4096 300 3440 519552 229.616 132.062 7589.53 3934.13 11885.6 11885.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1630 6.4e-05 1024 100 560 300672 17.5634 13.5107 169.531 419.241 619.95 620.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 440 0.001024 1024 50 440 14832 0.690144 5.28787 43.3952 49.4157 49.4715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1330 0.000512 1024 80 600 37296 1.66192 17.9605 52.4173 72.0828 72.1408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 450 0.000256 512 145 400 13824 6.0977 1.62595 3.59171 49.7475 61.2403 61.3931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1030 0.000128 2048 250 1720 122112 23.21 14.3652 424.006 417.902 879.616 879.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 6.4e-05 1024 120 600 293760 21.0837 13.5075 186.44 419.253 640.413 640.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 670 6.4e-05 512 90 1600 239616 16.0434 6.57747 216.704 204.325 443.867 444.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 410 6.4e-05 1024 150 2360 18432 73.7173 13.1676 50.8018 396.116 534.043 534.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1040 0.000256 1024 245 1560 59904 5.81152 3.38282 98.3104 116.885 224.517 224.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1270 3.2e-05 4096 300 3440 518400 230.792 132.154 6695.77 3932.73 10991.7 10991.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1630 6.4e-05 1024 100 560 300672 17.6137 14.8209 149.65 418.989 601.171 601.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 440 0.001024 1024 50 440 14688 0.688288 4.53814 43.2073 48.4779 48.5333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1330 0.000512 1024 80 600 37152 1.65888 15.636 52.2775 69.617 69.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 450 0.000256 512 145 400 13824 6.32211 1.67936 3.43027 51.3106 62.9266 63.0804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1030 0.000128 2048 250 1720 122688 23.2509 14.3731 377.36 417.838 832.954 833.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 6.4e-05 1024 120 600 292032 21.1492 13.5052 163.617 417.56 615.961 616.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 670 6.4e-05 512 90 1600 235008 16.4296 6.58227 186.697 204.264 414.187 414.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 410 6.4e-05 1024 150 2360 27648 74.5413 13.5987 67.0844 408.336 563.798 563.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1040 0.000256 1024 245 1560 60480 5.89123 3.41456 87.9575 119.606 216.999 217.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1270 3.2e-05 4096 300 3440 518400 230.466 132.091 5974.83 3921.37 10259 10259.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1630 6.4e-05 1024 100 560 300672 17.5611 13.4984 134.218 420.022 585.399 585.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 440 0.001024 1024 50 440 14688 0.692864 4.38477 43.3812 48.5004 48.5543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1330 0.000512 1024 80 600 37152 1.66326 14.222 52.3804 68.3095 68.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 450 0.000256 512 145 400 9216 6.35427 1.62406 2.40688 49.8224 60.3853 60.5402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1030 0.000128 2048 250 1720 119808 23.2112 14.3913 330.097 414.955 782.783 782.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 6.4e-05 1024 120 600 292608 21.0246 13.4871 147.16 417.66 599.461 599.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 670 6.4e-05 512 90 1600 221184 16.3723 6.53542 159.289 198.13 380.54 380.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 410 6.4e-05 1024 150 2360 0 13.457 0.004512 395.997 409.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1040 0.000256 1024 245 1560 57600 5.80067 16.796 75.5838 511.486 609.881 200.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1270 3.2e-05 4096 300 3440 519680 229.811 132.057 10993.2 3936.46 15291.8 15292.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1630 6.4e-05 1024 100 560 300800 17.5772 13.516 244.211 419.412 694.819 694.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 440 0.001024 1024 50 440 14960 0.694208 7.70342 43.4853 51.9255 51.9841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1330 0.000512 1024 80 600 37440 1.66947 25.7847 52.5228 80.0218 80.0809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 450 0.000256 512 145 400 20480 5.99238 1.68582 7.07539 51.7809 66.7171 66.8742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1030 0.000128 2048 250 1720 122880 23.2687 14.3544 615.742 419.545 1073.05 1073.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 6.4e-05 1024 120 600 294400 21.0795 13.5119 269.366 419.422 723.515 723.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 670 6.4e-05 512 90 1600 256000 15.7315 6.72256 333.321 209.831 565.829 566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 410 6.4e-05 1024 150 2360 40960 72.6265 13.3345 160.302 412.601 659.109 659.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1040 0.000256 1024 245 1560 60160 5.85162 3.39222 142.165 120.795 272.336 272.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1270 3.2e-05 4096 300 3440 519680 229.579 131.952 7548.57 3915.59 11826 11826.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1630 6.4e-05 1024 100 560 300800 17.5481 13.5008 167.284 419.111 617.55 617.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 440 0.001024 1024 50 440 14880 0.692224 5.3791 40.3044 46.4161 46.4738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1330 0.000512 1024 80 600 37280 1.66288 17.6599 52.3663 71.7351 71.7915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 450 0.000256 512 145 400 20480 5.99165 1.68506 5.15347 51.7916 64.8025 64.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1030 0.000128 2048 250 1720 121600 23.1184 14.3278 418.764 415.953 872.301 872.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 6.4e-05 1024 120 600 294400 21.0564 13.927 184.836 419.265 639.219 639.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 670 6.4e-05 512 90 1600 245760 15.8955 6.60928 221.11 206.262 450.098 450.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 410 6.4e-05 1024 150 2360 40960 72.5615 13.3819 110.13 412.314 608.635 608.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1040 0.000256 1024 245 1560 58880 5.81821 3.37306 95.8216 118.892 224.038 224.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1270 3.2e-05 4096 300 3440 518400 230.329 132.11 6287.88 3915.25 10565.9 10566.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1630 6.4e-05 1024 100 560 300480 17.5614 13.51 140.499 418.715 590.394 590.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 440 0.001024 1024 50 440 14640 0.688224 4.28269 42.1142 47.1301 47.1878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1330 0.000512 1024 80 600 37200 1.66502 14.941 52.3564 69.0053 69.0632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 450 0.000256 512 145 400 15360 6.28707 1.6937 3.63782 51.8248 63.6249 63.7803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1030 0.000128 2048 250 1720 120960 23.3967 14.4014 348.392 417.767 804.091 804.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 6.4e-05 1024 120 600 291840 21.0899 14.1251 154.014 417.444 606.805 606.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 670 6.4e-05 512 90 1600 245760 15.9353 6.62573 185.255 206.267 414.301 414.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 410 6.4e-05 1024 150 2360 30720 74.5548 13.3366 69.9568 412.341 570.434 570.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1040 0.000256 1024 245 1560 59520 5.82611 3.3769 81.7025 118.984 210.024 210.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1270 3.2e-05 4096 300 3440 519680 229.995 131.981 6325.98 3920.74 10609 10609.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1630 6.4e-05 1024 100 560 299520 17.5256 13.4835 137.605 418.021 586.738 586.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 440 0.001024 1024 50 440 14720 0.69216 4.2888 43.3754 48.4 48.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1330 0.000512 1024 80 600 37120 1.66298 14.7158 52.4167 68.8379 68.8962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 450 0.000256 512 145 400 10240 6.11875 1.58106 2.6159 48.5037 59.0011 59.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1030 0.000128 2048 250 1720 120320 23.031 14.2581 347.675 413.437 798.53 798.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 6.4e-05 1024 120 600 291840 20.9265 13.7852 150.719 416.314 601.875 601.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 670 6.4e-05 512 90 1600 245760 15.9389 6.61962 179.221 206.555 408.547 408.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 40 410 6.4e-05 1024 150 2360 0 12.9292 0.004096 385.355 398.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1040 0.000256 1024 245 1560 58880 5.86102 16.3026 79.1821 500.298 601.857 203.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1270 3.2e-05 4096 300 3440 519936 228.69 131.766 10478.9 3917.04 14756.6 14756.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1630 6.4e-05 1024 100 560 300672 17.5288 13.4978 228.243 421.143 680.514 680.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 440 0.001024 1024 50 440 14976 0.697952 7.28688 42.3973 50.4252 50.4811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1330 0.000512 1024 80 600 37440 1.67322 24.3219 52.5388 78.5761 78.6309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 450 0.000256 512 145 400 18432 6.09341 1.6855 6.18218 51.7834 65.927 66.0747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1030 0.000128 2048 250 1720 122880 23.1887 14.3397 580.344 418.844 1036.84 1036.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 6.4e-05 1024 120 600 294144 20.9884 13.665 251.118 418.712 704.611 704.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 670 6.4e-05 512 90 1600 245760 15.901 6.61702 299.114 206.382 528.23 528.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 410 6.4e-05 1024 150 2360 36864 73.2764 13.3209 135.466 412.574 634.881 635.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1040 0.000256 1024 245 1560 60672 5.82874 3.40541 133.987 119.91 263.258 263.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1270 3.2e-05 4096 300 3440 519168 228.956 131.653 7396.05 3929.34 11686.3 11686.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1630 6.4e-05 1024 100 560 300288 17.5782 13.4943 164.581 418.881 614.634 614.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 440 0.001024 1024 50 440 14784 0.69168 5.22512 43.3234 49.2846 49.3435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1330 0.000512 1024 80 600 37248 1.66448 17.3072 52.4194 71.4316 71.4856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 450 0.000256 512 145 400 12288 6.18739 1.62406 3.35536 49.7963 61.1429 61.2946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1030 0.000128 2048 250 1720 121344 23.2179 14.3186 410.346 417.093 865.108 865.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 6.4e-05 1024 120 600 293376 21.0892 13.6555 181.48 418.891 635.248 635.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 670 6.4e-05 512 90 1600 245760 15.9164 6.6159 214.537 206.472 443.764 443.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 410 6.4e-05 1024 150 2360 24576 72.5561 13.1692 65.3875 396.265 547.62 547.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1040 0.000256 1024 245 1560 59904 5.77475 3.37088 95.707 116.464 221.449 221.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1270 3.2e-05 4096 300 3440 518400 230.466 132.099 6093.5 3958.28 10414.6 10414.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1630 6.4e-05 1024 100 560 300672 17.5613 14.0486 136.251 423.167 591.132 591.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 440 0.001024 1024 50 440 14688 0.692416 4.47514 43.6237 48.8342 48.8915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1330 0.000512 1024 80 600 37152 1.66614 14.4058 52.8734 68.9856 69.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 450 0.000256 512 145 400 9216 6.35072 1.62406 2.42963 50.2878 60.8732 61.0284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1030 0.000128 2048 250 1720 119808 23.2012 14.3795 334.723 418.886 791.318 791.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 6.4e-05 1024 120 600 292608 21.0217 13.6094 149.385 421.617 605.766 605.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 670 6.4e-05 512 90 1600 221184 16.3721 6.53517 161.229 200.007 384.356 384.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 410 6.4e-05 1024 150 2360 0 13.1627 0.004704 399.743 412.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1040 0.000256 1024 245 1560 57600 5.80362 16.5031 76.7261 516.191 615.439 202.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1270 3.2e-05 4096 300 3440 519168 229.325 131.707 5691.01 3912.03 9964.37 9964.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1630 6.4e-05 1024 100 560 299520 17.5669 13.5589 127.113 418.743 577.084 577.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 440 0.001024 1024 50 440 14592 0.693952 4.33766 42.2449 47.3222 47.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1330 0.000512 1024 80 600 36864 1.65069 13.6687 52.1183 67.4798 67.5403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 450 0.000256 512 145 400 12288 6.19936 1.62202 2.98042 49.8748 60.8522 60.9996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1030 0.000128 2048 250 1720 119808 23.1176 14.2978 314.079 413.095 764.723 764.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 6.4e-05 1024 120 600 291840 21.0166 15.2712 139.497 419.721 595.633 595.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 670 6.4e-05 512 90 1600 221184 16.4013 6.53517 150.466 198.18 371.798 371.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 410 6.4e-05 1024 150 2360 0 13.1564 0.005824 396.061 409.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1040 0.000256 1024 245 1560 58368 5.86291 16.5349 73.1159 512.719 608.45 199.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1270 3.2e-05 4096 300 3440 520000 230.813 132.334 10768.1 3914.02 15045.6 15045.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1630 6.4e-05 1024 100 560 300800 17.6689 13.5332 240.121 419.042 690.466 690.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 440 0.001024 1024 50 440 15000 0.69584 7.58627 43.537 51.8616 51.9187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1330 0.000512 1024 80 600 37400 1.66707 25.2887 52.4387 79.4365 79.4935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 450 0.000256 512 145 400 19200 6.08029 1.69008 6.58768 51.7266 66.2663 66.4213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1030 0.000128 2048 250 1720 123200 23.3111 14.4043 605.578 418.644 1062.07 1062.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 6.4e-05 1024 120 600 294400 21.0929 13.5352 264.514 418.509 717.785 717.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 670 6.4e-05 512 90 1600 249600 15.6997 6.63142 319.695 206.163 548.407 548.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 410 6.4e-05 1024 150 2360 38400 73.1828 13.7284 147.734 412.134 647.023 647.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1040 0.000256 1024 245 1560 60800 5.86813 3.41197 141.221 119.995 270.625 270.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1270 3.2e-05 4096 300 3440 518400 231.186 132.192 7298.86 3937.01 11599.5 11599.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1630 6.4e-05 1024 100 560 300000 17.629 13.5252 162.927 419.102 613.288 613.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 440 0.001024 1024 50 440 14800 0.692096 4.98688 43.3517 49.0738 49.1335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1330 0.000512 1024 80 600 37200 1.66298 17.3158 52.3624 71.3846 71.4428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 450 0.000256 512 145 400 19200 6.09587 1.68941 4.7319 51.8514 64.5525 64.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1030 0.000128 2048 250 1720 121600 23.3249 14.3492 407.062 417.247 862.117 862.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 6.4e-05 1024 120 600 294400 21.0918 13.592 179.999 419.118 633.934 634.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 670 6.4e-05 512 90 1600 243200 16.1367 6.62954 212.132 206.454 441.573 441.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 410 6.4e-05 1024 150 2360 25600 75.666 13.3484 67.7265 412.721 569.712 569.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1040 0.000256 1024 245 1560 59200 5.85021 3.38125 93.74 119.038 222.144 222.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1270 3.2e-05 4096 300 3440 518400 231.366 132.473 6555.99 3935.61 10855.7 10856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1630 6.4e-05 1024 100 560 300000 17.6946 13.5373 141.915 418.94 592.193 592.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 440 0.001024 1024 50 440 14700 0.69232 4.35014 43.3336 48.4198 48.4781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1330 0.000512 1024 80 600 37200 1.6712 15.1265 52.4554 69.2957 69.3541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 450 0.000256 512 145 400 19200 6.09779 1.69664 4.50848 51.8864 64.3697 64.5283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1030 0.000128 2048 250 1720 120000 23.1901 14.3276 351.846 412.925 802.421 802.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 6.4e-05 1024 120 600 292800 21.1888 13.5359 156.188 418.958 610.006 610.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 670 6.4e-05 512 90 1600 249600 15.7347 6.63626 189.94 206.376 418.913 419.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 410 6.4e-05 1024 150 2360 38400 73.2721 13.3551 88.2728 412.57 587.713 587.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1040 0.000256 1024 245 1560 60000 5.83178 3.3833 83.1952 120.186 212.729 212.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1270 3.2e-05 4096 300 3440 518400 230.577 132.166 5818.6 3917.79 10099.4 10099.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1630 6.4e-05 1024 100 560 299200 17.5893 13.5124 130.462 419.023 580.69 580.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 440 0.001024 1024 50 440 14400 0.68816 4.04458 43.1452 47.9223 47.9764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1330 0.000512 1024 80 600 36800 1.65165 13.9504 52.6509 68.2979 68.3479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 450 0.000256 512 145 400 12800 6.47322 1.69165 3.1824 52.1905 63.7171 63.8713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1030 0.000128 2048 250 1720 118400 23.2524 14.3687 316.465 413.193 767.407 767.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 6.4e-05 1024 120 600 291200 21.0454 13.4816 142.092 416.887 593.633 593.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 670 6.4e-05 512 90 1600 230400 17.1145 6.63501 159.842 206.417 390.228 390.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 410 6.4e-05 1024 150 2360 0 13.3378 0.004192 412.558 425.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1040 0.000256 1024 245 1560 57600 5.93126 16.721 73.1252 531.299 627.292 201.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1270 3.2e-05 4096 300 3408 521984 227.744 131.508 8844.37 3906.98 13110.9 13111.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1630 6.4e-05 1024 100 576 300160 17.5713 14.7087 211.188 419.487 663.059 663.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 440 0.001024 1024 50 432 15136 0.69776 11.2176 43.8231 55.7819 55.8375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1330 0.000512 1024 80 624 37440 1.66915 21.4578 52.5288 75.7 75.7551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 450 0.000256 512 145 384 18432 6.17814 1.70176 4.85382 52.4154 65.3264 65.4663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1030 0.000128 2048 250 1728 121600 23.3641 14.3544 499.978 419.287 957.116 957.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1420 6.4e-05 1024 120 576 293632 21.0509 13.4963 214.03 419.251 667.958 668.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 670 6.4e-05 512 90 1632 251904 15.9003 6.7169 265.371 209.051 497.25 497.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 410 6.4e-05 1024 150 2352 49152 71.811 13.4853 152.9 417.926 656.363 656.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1040 0.000256 1024 245 1584 61440 5.84246 3.41811 117.027 121.14 247.551 247.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1270 3.2e-05 4096 300 3408 521728 228.24 131.565 5645.82 3904.57 9910.47 9910.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1630 6.4e-05 1024 100 576 300032 17.5854 13.4943 144.447 419.067 594.695 594.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 440 0.001024 1024 50 432 15104 0.694464 11.1513 44.2556 56.1445 56.1992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1330 0.000512 1024 80 624 37376 1.66778 13.9205 52.4475 68.0795 68.1366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 450 0.000256 512 145 384 18432 6.18899 1.70563 3.36707 52.4028 63.8447 63.9877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1030 0.000128 2048 250 1728 121344 23.4352 14.3369 320.147 419.09 777.137 777.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1420 6.4e-05 1024 120 576 293376 21.079 14.7449 141.591 423.281 600.821 600.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 670 6.4e-05 512 90 1632 249856 16.0602 6.70749 170.122 208.937 402.04 402.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 410 6.4e-05 1024 150 2352 49152 71.8773 15.5741 100.044 417.67 605.402 605.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1040 0.000256 1024 245 1584 60928 5.84566 3.40582 75.3399 120.759 205.485 205.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1270 3.2e-05 4096 300 3408 521472 227.799 131.52 4669.74 3908.03 8937.36 8937.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1630 6.4e-05 1024 100 576 299904 17.623 13.4936 365.629 419.311 816.16 816.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 440 0.001024 1024 50 432 15072 0.694496 11.1587 43.108 55.0031 55.0666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1330 0.000512 1024 80 624 37344 1.66864 11.5446 52.4921 65.7476 65.8064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 450 0.000256 512 145 384 15360 6.27366 1.68448 2.59299 51.7815 62.5151 62.6583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1030 0.000128 2048 250 1728 121344 23.3648 14.3358 363.329 418.945 820.11 820.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1420 6.4e-05 1024 120 576 292608 21.1381 13.4913 311.868 422.254 768.878 768.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 670 6.4e-05 512 90 1632 245760 15.9085 6.61722 138.146 206.382 367.264 367.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 410 6.4e-05 1024 150 2352 36864 73.2782 13.3243 62.065 412.7 561.612 561.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1040 0.000256 1024 245 1584 60672 5.82458 3.42218 61.7793 118.261 189.411 189.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1270 3.2e-05 4096 300 3408 521920 229.196 131.812 8562.49 3905.32 12829.1 12829.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1630 6.4e-05 1024 100 576 300000 17.6507 13.6714 202.174 418.962 652.561 652.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 440 0.001024 1024 50 432 15120 0.694272 9.90899 43.182 53.8278 53.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1330 0.000512 1024 80 624 37400 1.67062 20.5861 52.4504 74.7491 74.8052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 450 0.000256 512 145 384 19200 6.1815 1.71203 4.90666 52.556 65.5425 65.6892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1030 0.000128 2048 250 1728 121600 23.5031 14.3752 481.885 419.025 938.915 939.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 6.4e-05 1024 120 576 293440 21.1493 13.5311 203.558 418.977 657.344 657.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 670 6.4e-05 512 90 1632 253440 15.9493 6.73507 258.913 209.608 491.418 491.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 410 6.4e-05 1024 150 2352 46080 72.9376 13.527 139.35 419.027 645.082 645.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1040 0.000256 1024 245 1584 61440 5.86874 3.42426 113.313 121.342 244.073 244.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1270 3.2e-05 4096 300 3408 521600 228.296 131.65 5583.84 3922.68 9866.74 9866.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1630 6.4e-05 1024 100 576 299840 17.5943 13.5967 137.814 419.024 588.128 588.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 440 0.001024 1024 50 432 15040 0.693824 9.79808 44.2284 54.7628 54.8206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1330 0.000512 1024 80 624 37360 1.66688 13.7155 52.4529 67.8782 67.9356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 450 0.000256 512 145 384 17920 6.13683 1.6896 3.20896 51.7372 62.9598 63.1009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1030 0.000128 2048 250 1728 121600 23.4221 14.3996 315.861 419.141 772.955 773.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 6.4e-05 1024 120 576 293120 21.1028 13.5475 133.39 419.035 587.202 587.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 670 6.4e-05 512 90 1632 250880 16.0973 6.72096 167.459 209.635 400.122 400.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 410 6.4e-05 1024 150 2352 40960 72.6183 13.3416 81.9731 412.218 580.392 580.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1040 0.000256 1024 245 1584 60800 5.81379 3.39366 73.7984 119.431 202.57 202.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1270 3.2e-05 4096 300 3408 520320 229.3 131.853 4550.88 3906.95 8819.27 8819.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1630 6.4e-05 1024 100 576 299520 17.6357 13.5314 115.813 418.899 565.982 566.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 440 0.001024 1024 50 432 15000 0.692224 9.72163 44.0209 54.4767 54.5325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1330 0.000512 1024 80 624 37320 1.66432 11.2665 52.4863 65.4596 65.5163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 450 0.000256 512 145 384 15360 6.29181 1.6871 2.46694 51.7877 62.4129 62.5531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1030 0.000128 2048 250 1728 120960 23.4384 14.3564 256.835 417.792 712.557 712.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1420 6.4e-05 1024 120 576 292800 21.1372 13.5272 113.149 418.924 566.868 566.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 670 6.4e-05 512 90 1632 245760 15.9534 6.62723 136.696 206.355 365.844 366.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 410 6.4e-05 1024 150 2352 30720 74.6273 13.342 51.1887 412.523 551.92 552.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1040 0.000256 1024 245 1584 60480 5.88438 3.41021 60.4044 119.587 189.418 189.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1270 3.2e-05 4096 300 3408 521856 228.264 131.649 11846.9 3906.9 16114 16114.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1630 6.4e-05 1024 100 576 300096 17.5917 13.5132 276.559 419.416 727.18 727.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 440 0.001024 1024 50 432 15120 0.692896 8.2951 43.5466 52.5781 52.6368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1330 0.000512 1024 80 624 37392 1.66912 29.3212 52.4912 83.5253 83.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 450 0.000256 512 145 384 16896 6.18685 1.6873 5.91178 51.7483 65.7194 65.8677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1030 0.000128 2048 250 1728 121344 23.3801 14.3545 670.978 418.722 1127.56 1127.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 6.4e-05 1024 120 576 293376 21.0776 13.5188 288.228 419.17 742.119 742.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 670 6.4e-05 512 90 1632 251904 15.7998 6.6881 353.55 209.342 585.596 585.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 410 6.4e-05 1024 150 2352 43008 72.1723 13.7955 184.53 412.519 683.261 683.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1040 0.000256 1024 245 1584 61056 5.84602 3.41197 159.517 120.16 289.068 289.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1270 3.2e-05 4096 300 3408 521472 227.771 131.504 7463.19 3907.66 11730.4 11730.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1630 6.4e-05 1024 100 576 299904 17.5591 13.4999 172.609 419.266 623.039 623.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 440 0.001024 1024 50 432 15072 0.695936 5.17085 43.4724 49.3817 49.4367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1330 0.000512 1024 80 624 37344 1.66723 18.4105 52.497 72.6185 72.6748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 450 0.000256 512 145 384 15360 6.26874 1.68525 3.75053 51.7869 63.6747 63.8253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1030 0.000128 2048 250 1728 121344 23.3566 14.3565 422.867 422.411 883.121 883.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 6.4e-05 1024 120 576 292608 21.0668 13.4927 179.701 418.764 633.157 633.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 670 6.4e-05 512 90 1632 245760 15.8981 6.61882 222.989 206.417 452.142 452.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 410 6.4e-05 1024 150 2352 36864 73.3129 13.6724 99.2744 412.624 599.13 599.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1040 0.000256 1024 245 1584 60672 5.82326 3.39763 98.9808 119.714 228.05 228.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1270 3.2e-05 4096 300 3408 520704 228.674 131.787 6028.64 3929.38 10318.8 10319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1630 6.4e-05 1024 100 576 299520 17.6032 13.5132 158.597 419.294 609.118 609.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 440 0.001024 1024 50 432 14976 0.694272 14.4754 43.5731 58.7861 58.8476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1330 0.000512 1024 80 624 37296 1.66829 14.9538 52.4947 69.1609 69.2192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 450 0.000256 512 145 384 13824 6.09802 1.62259 3.05402 49.7547 60.7102 60.8597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1030 0.000128 2048 250 1728 120960 23.3549 14.3611 342.053 417.953 797.854 797.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 6.4e-05 1024 120 576 292608 21.0857 13.5086 145.948 419.313 599.987 600.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 670 6.4e-05 512 90 1632 239616 16.0507 6.57952 177.827 204.359 405.034 405.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 410 6.4e-05 1024 150 2352 18432 73.7261 13.1807 41.3471 396.16 524.66 524.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1040 0.000256 1024 245 1584 59904 5.81779 3.38746 79.65 117.745 206.733 206.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1270 3.2e-05 4096 300 3408 520704 228.112 131.393 5078.32 3900.47 9338.57 9338.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1630 6.4e-05 1024 100 576 299520 17.5922 13.4953 137.302 418.507 586.997 587.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 440 0.001024 1024 50 432 14976 0.700416 15.0774 43.5301 59.349 59.4068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1330 0.000512 1024 80 624 37248 1.66733 12.7556 52.4453 66.9109 66.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 450 0.000256 512 145 384 12288 6.18038 1.62662 2.44269 49.7392 60.1747 60.3181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1030 0.000128 2048 250 1728 119808 23.3805 14.3486 286.196 416.649 740.71 740.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1420 6.4e-05 1024 120 576 291840 21.1361 13.738 129.214 418.437 582.654 582.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 670 6.4e-05 512 90 1632 245760 15.9272 6.61843 154.501 209.729 386.993 387.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 410 6.4e-05 1024 150 2352 24576 72.5609 13.1585 46.5245 395.856 528.344 528.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1040 0.000256 1024 245 1584 59904 5.7784 3.37107 67.7021 117.203 194.182 194.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1270 3.2e-05 4096 300 3408 521472 229.05 131.801 10919.7 3906.28 15187.2 15187.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1630 6.4e-05 1024 100 576 299936 17.6488 13.5246 256.727 419.248 707.256 707.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 440 0.001024 1024 50 432 15120 0.693632 7.69248 42.4284 50.858 50.9153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1330 0.000512 1024 80 624 37408 1.6656 27.1184 52.5253 81.3538 81.4141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 450 0.000256 512 145 384 17920 6.16611 1.69178 5.96358 51.9252 65.9276 66.0872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1030 0.000128 2048 250 1728 121408 23.4736 14.3722 619.912 418.748 1076.64 1076.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 6.4e-05 1024 120 576 293440 21.1453 13.5209 267.433 419.265 721.496 721.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 670 6.4e-05 512 90 1632 250880 16.0722 6.73293 327.628 209.455 560.111 560.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 410 6.4e-05 1024 150 2352 43008 72.5204 13.3694 170.993 413.907 671.027 671.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1040 0.000256 1024 245 1584 60928 5.88205 3.41741 146.533 119.305 275.269 275.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1270 3.2e-05 4096 300 3408 521472 228.35 131.692 6929.39 3906.37 11196.1 11196.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1630 6.4e-05 1024 100 576 299712 17.5871 13.6501 162.853 419.267 613.461 613.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 440 0.001024 1024 50 432 15008 0.692224 4.90634 42.4247 48.0629 48.1219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1330 0.000512 1024 80 624 37296 1.66525 17.1177 52.4444 71.27 71.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 450 0.000256 512 145 384 14336 6.19206 1.65322 3.3311 50.7632 62.1165 62.2715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1030 0.000128 2048 250 1728 120960 23.4272 14.4671 392.262 418.841 849.131 849.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 6.4e-05 1024 120 576 292992 21.0807 13.5083 169.307 418.687 622.715 622.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 670 6.4e-05 512 90 1632 243712 16.1815 6.64282 209.967 207.061 440.071 440.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 410 6.4e-05 1024 150 2352 28672 73.4617 13.2403 72.978 404.32 564.244 564.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1040 0.000256 1024 245 1584 60928 5.8649 3.41766 92.6964 118.954 221.066 221.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1270 3.2e-05 4096 300 3408 520128 229.017 131.766 5684.04 3901.9 9947 9947.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1630 6.4e-05 1024 100 576 299040 17.6589 13.5301 133.277 418.494 583.061 583.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 440 0.001024 1024 50 432 14952 0.694784 4.02288 42.4038 47.1641 47.2182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1330 0.000512 1024 80 624 37296 1.66499 14.1659 52.4836 68.3576 68.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 450 0.000256 512 145 384 16128 6.11661 1.65853 3.37075 50.7561 62.0816 62.2293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1030 0.000128 2048 250 1728 120960 23.5145 14.3706 322.835 418.682 779.53 779.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 6.4e-05 1024 120 576 292992 21.1595 13.5321 139.056 418.455 592.329 592.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 670 6.4e-05 512 90 1632 247296 16.3708 6.7319 173.343 209.357 406.022 406.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 410 6.4e-05 1024 150 2352 21504 74.8164 13.2547 45.4739 404.094 537.876 538.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1040 0.000256 1024 245 1584 60480 5.89888 3.4263 75.8491 118.955 204.256 204.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1270 3.2e-05 4096 300 3408 519680 228.331 131.57 5114.23 3906.77 9381.17 9381.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1630 6.4e-05 1024 100 576 299264 17.5685 13.5025 136.965 418.599 586.737 586.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 440 0.001024 1024 50 432 14784 0.69344 13.3632 43.4766 57.5754 57.6328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1330 0.000512 1024 80 624 37184 1.66259 12.7099 52.4144 66.8293 66.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 450 0.000256 512 145 384 7168 6.26931 1.57901 1.84678 48.3999 58.2804 58.4188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1030 0.000128 2048 250 1728 120064 23.5014 14.3278 289.984 418.978 746.921 747.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 6.4e-05 1024 120 576 292096 21.0804 13.4996 125.289 418.607 578.602 578.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 670 6.4e-05 512 90 1632 229376 16.4527 6.5625 145.055 202.209 370.497 370.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 410 6.4e-05 1024 150 2352 0 13.6294 0.005568 384.938 398.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1040 0.000256 1024 245 1584 59136 5.86982 17.0114 67.3712 500.848 591.309 192.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1270 3.2e-05 4096 300 3408 521728 228.246 131.519 10632.8 3903.24 14896.1 14896.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1630 6.4e-05 1024 100 576 300032 17.583 13.5004 248.248 418.983 698.413 698.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 440 0.001024 1024 50 432 15104 0.695392 7.50605 43.5241 51.7663 51.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1330 0.000512 1024 80 624 37376 1.6655 26.1932 52.4502 80.3495 80.4072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 450 0.000256 512 145 384 18432 6.1935 1.70307 6.02291 52.4048 66.5062 66.6602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1030 0.000128 2048 250 1728 121344 23.4185 14.4107 602.566 419.092 1059.62 1059.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 6.4e-05 1024 120 576 293376 21.0788 13.4951 258.324 419.001 712.03 712.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 670 6.4e-05 512 90 1632 249856 16.0501 6.7113 316.021 211.284 550.276 550.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 410 6.4e-05 1024 150 2352 49152 71.8634 13.4786 185.374 417.679 688.638 688.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1040 0.000256 1024 245 1584 60928 5.85034 3.40992 140.981 120.762 271.13 271.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1270 3.2e-05 4096 300 3408 521216 228.532 131.625 6887.01 3906.46 11153.9 11154.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1630 6.4e-05 1024 100 576 300032 17.5826 13.5012 160.131 418.976 610.294 610.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 440 0.001024 1024 50 432 14976 0.69296 4.84934 43.4323 49.0176 49.0771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1330 0.000512 1024 80 624 37248 1.66493 16.9126 52.3516 70.9701 71.0306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 450 0.000256 512 145 384 16384 6.31197 1.7063 3.65357 52.4329 64.2877 64.4392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1030 0.000128 2048 250 1728 120832 23.3998 14.3438 388.707 417.797 844.38 844.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 6.4e-05 1024 120 576 292864 21.1038 13.5002 166.404 418.991 620.128 620.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 670 6.4e-05 512 90 1632 245760 16.3854 6.70291 199.033 208.925 431.269 431.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 410 6.4e-05 1024 150 2352 49152 71.8831 13.4854 118.705 417.672 621.992 622.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1040 0.000256 1024 245 1584 60416 5.87504 3.40787 90.7407 121.918 222.078 222.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1270 3.2e-05 4096 300 3408 520704 228.115 131.416 5765.57 3904.69 10030.1 10030.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1630 6.4e-05 1024 100 576 299520 17.5964 13.4963 135.313 418.875 585.382 585.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 440 0.001024 1024 50 432 14976 0.694528 4.2472 42.4192 47.4054 47.4604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1330 0.000512 1024 80 624 37248 1.66803 14.3598 52.4986 68.5681 68.6262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 450 0.000256 512 145 384 12288 6.1825 1.62957 2.66355 49.7901 60.4479 60.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1030 0.000128 2048 250 1728 119808 23.3691 14.3311 321.504 421.354 780.689 780.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 6.4e-05 1024 120 576 291840 21.1232 13.6172 139.541 418.883 593.294 593.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 670 6.4e-05 512 90 1632 245760 15.922 6.61754 159.687 206.471 388.914 389.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 410 6.4e-05 1024 150 2352 24576 72.5206 13.1604 49.4506 396.26 531.631 531.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1040 0.000256 1024 245 1584 59904 5.77434 3.37558 74.6686 115.771 199.724 199.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1270 3.2e-05 4096 300 3408 520192 229.198 131.805 5078.33 3934.77 9374.37 9374.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1630 6.4e-05 1024 100 576 299008 17.5533 13.482 118.721 418.183 568.039 568.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 440 0.001024 1024 50 432 14848 0.692672 3.62893 43.3423 47.705 47.7617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1330 0.000512 1024 80 624 37120 1.66304 12.4048 52.4009 66.5117 66.5709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 450 0.000256 512 145 384 8192 6.42144 1.62342 1.98826 49.8221 60.0341 60.1866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1030 0.000128 2048 250 1728 120832 23.4231 14.3395 285.774 430.696 754.357 754.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 6.4e-05 1024 120 576 290816 21.1251 13.484 122.543 418.194 575.471 575.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 670 6.4e-05 512 90 1632 245760 16.4066 6.70726 140.264 209.216 372.809 372.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 410 6.4e-05 1024 150 2352 32768 70.6293 13.1625 58.269 396.269 538.568 538.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1040 0.000256 1024 245 1584 59392 5.91053 3.41402 65.0413 117.236 191.733 191.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1270 3.2e-05 4096 300 3408 521280 228.787 131.657 10534.3 3902.82 14797.9 14798.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1630 6.4e-05 1024 100 576 299808 17.6454 13.5328 238.647 418.818 688.75 688.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 440 0.001024 1024 50 432 15120 0.696416 7.28013 42.4264 50.4458 50.5035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1330 0.000512 1024 80 624 37368 1.66912 25.7229 52.4514 79.8872 79.9437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 450 0.000256 512 145 384 16128 6.17514 1.67344 5.31075 51.2102 64.552 64.7066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1030 0.000128 2048 250 1728 121536 23.4657 14.3551 590.87 418.942 1047.76 1047.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 6.4e-05 1024 120 576 293184 21.1582 13.5462 248.629 418.835 702.298 702.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 670 6.4e-05 512 90 1632 248832 15.9271 6.66285 314.633 207.22 544.667 544.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 410 6.4e-05 1024 150 2352 36864 72.7179 13.2731 138.454 408.079 632.771 632.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1040 0.000256 1024 245 1584 61056 5.84566 3.41402 138.583 119.188 267.166 267.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1270 3.2e-05 4096 300 3408 520704 228.657 131.808 7253.14 3924.8 11538.7 11538.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1630 6.4e-05 1024 100 576 299520 17.5886 13.5389 166.528 419.313 617.073 617.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 440 0.001024 1024 50 432 14976 0.692896 5.02237 42.4265 48.1858 48.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1330 0.000512 1024 80 624 37296 1.66707 17.876 52.6212 72.2054 72.2657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 450 0.000256 512 145 384 13824 6.09718 1.62186 3.53613 49.7562 61.192 61.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1030 0.000128 2048 250 1728 120960 23.3334 14.3625 407.736 417.989 863.55 863.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 6.4e-05 1024 120 576 292608 21.11 13.5148 173.477 419.332 627.56 627.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 670 6.4e-05 512 90 1632 239616 16.0634 6.57203 210.877 204.379 438.108 438.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 410 6.4e-05 1024 150 2352 18432 73.7048 13.9278 49.2582 396.184 533.313 533.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1040 0.000256 1024 245 1584 59904 5.81613 3.38022 95.1366 116.701 221.167 221.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1270 3.2e-05 4096 300 3408 520128 229.328 131.823 6135.28 3907.28 10404 10404.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1630 6.4e-05 1024 100 576 298944 17.6323 13.5289 141.398 418.95 591.609 591.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 440 0.001024 1024 50 432 14904 0.69264 4.55238 43.4024 48.689 48.7437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1330 0.000512 1024 80 624 37152 1.66093 15.0719 52.3897 69.1636 69.2207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 450 0.000256 512 145 384 13824 6.32125 1.67526 3.17501 51.3384 62.6938 62.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1030 0.000128 2048 250 1728 120960 23.4523 14.3587 346.182 418.183 802.3 802.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 6.4e-05 1024 120 576 292032 21.1413 13.802 146.532 417.8 599.406 599.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 670 6.4e-05 512 90 1632 235008 16.4324 6.58432 174.909 204.375 402.515 402.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 410 6.4e-05 1024 150 2352 27648 74.5329 13.6312 62.5064 408.569 559.47 559.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1040 0.000256 1024 245 1584 60480 5.88275 3.41571 81.8789 119.099 210.41 210.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1270 3.2e-05 4096 300 3408 520704 228.423 131.696 6149.2 3929.98 10439.6 10439.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1630 6.4e-05 1024 100 576 299520 17.5604 13.4991 142.135 419.485 592.784 592.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 440 0.001024 1024 50 432 14688 0.68992 4.25683 42.24 47.2287 47.2862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1330 0.000512 1024 80 624 37152 1.66822 15.2667 52.4932 69.4702 69.5275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 450 0.000256 512 145 384 9216 6.34973 1.62394 2.44816 49.8502 60.4537 60.6101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1030 0.000128 2048 250 1728 119808 23.2013 14.3688 346.306 415.372 799.377 799.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 6.4e-05 1024 120 576 290304 21.1035 13.4867 146.897 417.953 599.573 599.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 670 6.4e-05 512 90 1632 221184 16.3792 6.5343 163.848 198.266 385.236 385.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 410 6.4e-05 1024 150 2352 0 13.1527 0.004096 396.266 409.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1040 0.000256 1024 245 1584 57600 5.7959 16.4916 78.6934 511.66 612.859 203.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1270 3.2e-05 4096 300 3408 521600 228.248 131.645 10447.4 3922.52 14730.1 14730.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1630 6.4e-05 1024 100 576 299840 17.5971 13.5144 234.848 419.028 685.092 685.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 440 0.001024 1024 50 432 15040 0.694272 7.08726 43.4613 51.2847 51.3394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1330 0.000512 1024 80 624 37360 1.66682 25.3477 52.4483 79.5046 79.5607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 450 0.000256 512 145 384 17920 6.13072 1.68621 5.76822 51.7279 65.5011 65.6466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1030 0.000128 2048 250 1728 121600 23.4205 14.3634 584.799 419.141 1041.85 1041.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 6.4e-05 1024 120 576 293120 21.0844 13.5146 244.667 419.044 698.443 698.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 670 6.4e-05 512 90 1632 250880 16.0884 6.7217 308.827 209.64 541.496 541.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 410 6.4e-05 1024 150 2352 40960 72.6291 13.3341 150.949 412.227 649.375 649.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1040 0.000256 1024 245 1584 60800 5.81158 3.39005 135.341 119.437 264.11 264.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1270 3.2e-05 4096 300 3408 520960 228.221 131.657 7408.19 3909.96 11678.3 11678.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1630 6.4e-05 1024 100 576 299520 17.5665 13.5067 170.49 419.195 620.863 620.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 440 0.001024 1024 50 432 14880 0.690176 5.21562 43.3543 49.3017 49.3607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1330 0.000512 1024 80 624 37280 1.66707 18.2357 52.458 72.4046 72.4613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 450 0.000256 512 145 384 15360 6.2745 1.68346 3.95482 51.7861 63.8787 64.0307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1030 0.000128 2048 250 1728 120320 23.2509 14.3098 416.676 416.056 870.419 870.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 6.4e-05 1024 120 576 293120 21.0596 13.7994 178.01 419.2 632.2 632.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 670 6.4e-05 512 90 1632 245760 15.9053 6.6151 218.25 206.279 447.264 447.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 410 6.4e-05 1024 150 2352 40960 72.5711 13.5619 109.665 412.382 608.419 608.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1040 0.000256 1024 245 1584 60160 5.77549 3.36896 97.382 118.702 225.355 225.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1270 3.2e-05 4096 300 3408 520320 228.538 131.7 6116.62 3924.45 10401.6 10401.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1630 6.4e-05 1024 100 576 299520 17.5883 13.5118 140.816 418.856 590.874 590.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 440 0.001024 1024 50 432 14880 0.692224 4.46861 42.3378 47.5417 47.5951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1330 0.000512 1024 80 624 37200 1.66707 15.0887 52.4612 69.2581 69.3163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 450 0.000256 512 145 384 15360 6.28138 1.68934 3.456 51.8394 63.4477 63.5962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1030 0.000128 2048 250 1728 120960 23.3869 14.3462 344.99 417.907 800.765 800.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 6.4e-05 1024 120 576 291840 21.078 13.4984 146.426 418.448 599.579 599.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 670 6.4e-05 512 90 1632 245760 15.9381 6.62528 182.369 206.33 411.486 411.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 410 6.4e-05 1024 150 2352 30720 74.5429 13.3397 69.0006 412.476 569.602 569.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1040 0.000256 1024 245 1584 59520 5.82499 3.37715 79.8819 118.846 208.058 208.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1270 3.2e-05 4096 300 3408 519680 230.015 132 5656.39 3917.22 9935.91 9936.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1630 6.4e-05 1024 100 576 298240 17.5753 13.643 130.952 417.615 579.886 579.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 440 0.001024 1024 50 432 14720 0.695616 4.34646 42.1838 47.2699 47.3273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1330 0.000512 1024 80 624 37120 1.66803 14.2487 52.4511 68.4119 68.4707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 450 0.000256 512 145 384 10240 6.12499 1.58346 2.61974 48.4555 58.9649 59.1191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1030 0.000128 2048 250 1728 117760 23.2681 14.2624 313.716 412.908 764.286 764.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 6.4e-05 1024 120 576 289280 21.0364 13.4185 135.459 415.905 585.951 586.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 670 6.4e-05 512 90 1632 245760 15.9266 6.61741 169.079 206.369 398.21 398.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 48 410 6.4e-05 1024 150 2352 0 12.927 0.004768 384.977 397.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1040 0.000256 1024 245 1584 58880 5.86006 16.3 74.3891 499.605 596.37 198.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1270 3.2e-05 4096 300 3450 519424 229.89 132.012 9328.85 3918.53 13609.6 13609.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1630 6.4e-05 1024 100 600 299648 17.5645 13.9244 229.736 419.192 680.52 680.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 440 0.001024 1024 50 450 14976 0.698304 11.3662 42.7922 54.8995 54.9548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1330 0.000512 1024 80 600 37504 1.67053 21.5348 52.5063 75.753 75.8109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 450 0.000256 512 145 400 16384 6.28323 1.70157 4.68224 52.3908 65.2345 65.3824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1030 0.000128 2048 250 1750 122112 23.3175 14.4077 524.583 419.074 981.509 981.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1420 6.4e-05 1024 120 600 292864 21.0743 13.4949 232.759 419.028 686.484 686.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 670 6.4e-05 512 90 1600 251904 15.8981 6.70515 272.591 208.953 504.355 504.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 410 6.4e-05 1024 150 2350 49152 71.7863 13.4825 159.824 417.763 663.097 663.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1040 0.000256 1024 245 1600 60928 5.8712 3.41658 123.741 121.053 254.212 254.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1270 3.2e-05 4096 300 3450 519168 230.324 132.033 5917.91 3917.91 10198.5 10198.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1630 6.4e-05 1024 100 600 299520 17.5882 13.4979 154.714 418.988 604.895 604.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 440 0.001024 1024 50 450 14912 0.697664 11.2113 42.6584 54.6108 54.6693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1330 0.000512 1024 80 600 37440 1.67322 13.9486 52.4538 68.1187 68.1759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 450 0.000256 512 145 400 16384 6.30058 1.70458 3.19942 52.407 63.7926 63.9379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1030 0.000128 2048 250 1750 121856 23.3748 14.3764 333.601 419.094 790.579 790.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1420 6.4e-05 1024 120 600 292864 21.1064 13.6661 151.702 419 605.602 605.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 670 6.4e-05 512 90 1600 249856 16.0533 6.7072 174.83 208.936 406.742 406.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 410 6.4e-05 1024 150 2350 49152 71.8424 13.4864 102.624 417.678 605.876 606.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1040 0.000256 1024 245 1600 60416 5.86397 3.41197 78.6429 119.669 207.719 207.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1270 3.2e-05 4096 300 3450 518400 230.129 132.058 4833.52 3919.34 9115.33 9115.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1630 6.4e-05 1024 100 600 299136 17.6285 13.4932 385.948 419.026 836.199 836.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 440 0.001024 1024 50 450 14880 0.69808 11.2068 43.3231 55.2706 55.3367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1330 0.000512 1024 80 600 37440 1.67322 11.436 52.5062 65.6594 65.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 450 0.000256 512 145 400 15360 6.27213 1.68755 2.70995 51.7508 62.6087 62.7517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1030 0.000128 2048 250 1750 121344 23.3848 14.3345 368.596 418.67 825.121 825.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1420 6.4e-05 1024 120 600 291840 21.1748 13.4922 331.731 418.43 784.959 785.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 670 6.4e-05 512 90 1600 245760 15.9023 6.6191 142.025 206.249 371.008 371.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 410 6.4e-05 1024 150 2350 36864 73.2879 13.3118 63.6357 412.419 562.895 563.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1040 0.000256 1024 245 1600 59904 5.85488 3.39763 64.2004 119.201 192.788 192.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1270 3.2e-05 4096 300 3450 519360 231.253 132.31 8648.43 3937.65 12949.9 12950.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1630 6.4e-05 1024 100 600 299520 17.6639 13.5248 211.541 418.974 661.809 661.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 440 0.001024 1024 50 450 14960 0.697088 9.71498 42.7673 53.2234 53.2801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1330 0.000512 1024 80 600 37480 1.67117 20.0684 52.4768 74.2593 74.3139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 450 0.000256 512 145 400 16640 6.32432 1.71526 4.56544 52.5628 65.3511 65.4958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1030 0.000128 2048 250 1750 121920 23.4639 14.3782 487.965 419.047 944.988 945.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 6.4e-05 1024 120 600 292800 21.1818 13.5268 213.303 418.985 667.128 667.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 670 6.4e-05 512 90 1600 253440 15.951 6.73162 257.797 209.614 490.32 490.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 410 6.4e-05 1024 150 2350 46080 72.9515 13.5274 139.53 419.04 645.296 645.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1040 0.000256 1024 245 1600 60800 5.90179 3.42403 115.219 121.265 245.944 246.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1270 3.2e-05 4096 300 3450 519040 230.464 132.201 5554.7 3921.07 9838.73 9838.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1630 6.4e-05 1024 100 600 299520 17.5952 13.5148 142.194 419.408 592.813 592.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 440 0.001024 1024 50 450 14880 0.694144 10.0413 43.2103 53.9875 54.0463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1330 0.000512 1024 80 600 37440 1.66912 13.0273 52.5204 67.2599 67.3178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 450 0.000256 512 145 400 15360 6.28096 1.68915 2.93779 51.7785 62.8734 63.0296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1030 0.000128 2048 250 1750 121600 23.4214 14.4009 312.853 419.485 770.294 770.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 6.4e-05 1024 120 600 292480 21.1254 13.515 137.039 419.429 591.241 591.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 670 6.4e-05 512 90 1600 250880 16.1067 6.72419 164.708 209.809 397.565 397.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 410 6.4e-05 1024 150 2350 40960 72.6441 13.3312 80.6216 412.558 579.39 579.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1040 0.000256 1024 245 1600 60160 5.84506 3.3953 73.5479 118.413 201.331 201.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1270 3.2e-05 4096 300 3450 518400 230.954 132.179 4621.57 3933.43 8918.41 8918.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1630 6.4e-05 1024 100 600 299040 17.6432 13.5379 121.408 418.652 571.346 571.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 440 0.001024 1024 50 450 14880 0.695808 9.67075 42.7514 53.1593 53.2161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1330 0.000512 1024 80 600 37320 1.6648 10.9362 52.3684 65.013 65.0691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 450 0.000256 512 145 400 15360 6.29994 1.68794 2.57824 51.7569 62.5042 62.6448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1030 0.000128 2048 250 1750 120960 23.4131 14.364 258.934 417.642 714.479 714.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1420 6.4e-05 1024 120 600 291840 21.1974 13.525 118.798 418.668 572.317 572.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 670 6.4e-05 512 90 1600 245760 15.9657 6.62938 135.519 206.229 364.552 364.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 410 6.4e-05 1024 150 2350 30720 74.6244 13.3461 51.0956 412.393 551.697 551.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1040 0.000256 1024 245 1600 60480 5.89414 3.41402 61.7254 119.361 190.521 190.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1270 3.2e-05 4096 300 3450 518400 230.665 132.202 3985.85 3940.61 8289.6 8289.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1630 6.4e-05 1024 100 600 299520 17.5592 13.5062 107.009 419.126 557.301 557.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 440 0.001024 1024 50 450 14720 0.692224 9.93418 43.1105 53.7805 53.8378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1330 0.000512 1024 80 600 37280 1.66416 9.53478 52.3673 63.6084 63.6665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 450 0.000256 512 145 400 15360 6.27827 1.68403 2.52272 51.779 62.448 62.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1030 0.000128 2048 250 1750 120320 23.2481 14.3277 221.844 416.006 675.553 675.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1420 6.4e-05 1024 120 600 291840 21.116 13.4993 102.133 419.126 556.003 556.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 670 6.4e-05 512 90 1600 245760 15.9059 6.61754 115.95 206.247 344.932 345.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 410 6.4e-05 1024 150 2350 40960 72.5356 13.3448 58.5321 412.313 556.967 557.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1040 0.000256 1024 245 1600 58880 5.81968 3.37162 51.8699 118.14 179.335 179.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1270 3.2e-05 4096 300 3450 519168 230.462 132.218 11752.2 3921.85 16037 16037.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1630 6.4e-05 1024 100 600 299520 17.6002 13.5113 282.753 419.453 733.421 733.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 440 0.001024 1024 50 450 14928 0.694272 8.45414 43.5364 52.7284 52.7852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1330 0.000512 1024 80 600 37488 1.67507 27.8135 52.5452 82.0762 82.1309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 450 0.000256 512 145 400 15360 6.27459 1.68566 5.57008 51.7555 65.4651 65.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1030 0.000128 2048 250 1750 121728 23.333 14.3876 664.271 418.759 1120.88 1120.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 6.4e-05 1024 120 600 292608 21.08 13.5173 294.503 419.202 748.427 748.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 670 6.4e-05 512 90 1600 251904 15.8031 6.6816 343.255 208.434 574.39 574.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 410 6.4e-05 1024 150 2350 43008 72.1821 13.4072 179.964 412.555 678.354 678.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1040 0.000256 1024 245 1600 60672 5.87494 3.41338 158.321 121.172 288.911 289.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1270 3.2e-05 4096 300 3450 518400 230.072 132.026 7287.1 3919.13 11568.6 11568.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1630 6.4e-05 1024 100 600 299136 17.5399 13.4938 174.189 419.756 625.079 625.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 440 0.001024 1024 50 450 14880 0.69984 5.23885 42.3834 48.3639 48.4192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1330 0.000512 1024 80 600 37440 1.66851 17.1777 52.5032 71.3916 71.4478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 450 0.000256 512 145 400 15360 6.26333 1.68346 3.8063 51.7443 63.6833 63.8341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1030 0.000128 2048 250 1750 121344 23.3521 14.3457 411.652 418.568 868.046 868.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 6.4e-05 1024 120 600 291840 21.0908 13.4942 181.354 418.43 634.493 634.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 670 6.4e-05 512 90 1600 245760 15.8994 6.61245 214.038 206.242 443.011 443.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 410 6.4e-05 1024 150 2350 36864 73.2922 13.392 95.742 412.291 594.959 595.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1040 0.000256 1024 245 1600 59904 5.86186 3.40259 97.0317 119.593 226.015 226.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1270 3.2e-05 4096 300 3450 518400 230.616 132.208 5959.24 3940.6 10262.9 10263.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1630 6.4e-05 1024 100 600 298944 17.5909 13.7169 160.829 419.251 611.488 611.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 440 0.001024 1024 50 450 14832 0.695584 15.0178 42.4771 58.2325 58.2934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1330 0.000512 1024 80 600 37296 1.66688 14.0461 52.4082 68.1644 68.2214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 450 0.000256 512 145 400 9216 6.35216 1.62326 2.19818 49.7477 60.1017 60.2483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1030 0.000128 2048 250 1750 120960 23.3517 14.3503 336.31 417.908 792.052 792.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 6.4e-05 1024 120 600 292608 21.1073 13.5098 148.789 419.25 602.785 602.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 670 6.4e-05 512 90 1600 239616 16.0409 6.57613 171.222 204.333 398.386 398.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 410 6.4e-05 1024 150 2350 18432 73.7261 13.1912 40.0786 396.118 523.359 523.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1040 0.000256 1024 245 1600 59904 5.816 3.39149 79.3982 116.644 205.381 205.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1270 3.2e-05 4096 300 3450 517632 230.271 132.019 5071.38 3923.09 9357.05 9357.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1630 6.4e-05 1024 100 600 298752 17.5961 13.4983 140.384 418.55 590.13 590.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 440 0.001024 1024 50 450 14784 0.695584 14.9486 43.4421 59.1288 59.1851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1330 0.000512 1024 80 600 37248 1.66534 12.1139 52.3776 66.2001 66.2568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 450 0.000256 512 145 400 12288 6.18061 1.62595 2.50666 49.7552 60.2516 60.3955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1030 0.000128 2048 250 1750 119808 23.394 14.3231 284.245 416.831 738.922 739.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 6.4e-05 1024 120 600 291840 21.1291 13.4931 126.827 418.557 580.133 580.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 670 6.4e-05 512 90 1600 245760 15.9146 6.61504 150.428 206.31 379.483 379.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 410 6.4e-05 1024 150 2350 24576 72.5794 13.176 45.4928 395.958 527.449 527.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1040 0.000256 1024 245 1600 58368 5.85226 3.37098 66.2078 116.13 191.69 191.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1270 3.2e-05 4096 300 3450 518784 231.398 132.341 10775.8 3921.11 15060.9 15061.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1630 6.4e-05 1024 100 600 299488 17.652 13.5228 261.774 419.298 712.349 712.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 440 0.001024 1024 50 450 14952 0.694272 7.83786 42.4475 51.0224 51.0812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1330 0.000512 1024 80 600 37464 1.66835 25.7023 52.5279 79.9448 79.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 450 0.000256 512 145 400 14336 6.36547 1.69344 4.90851 51.9307 65.0811 65.2334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1030 0.000128 2048 250 1750 121856 23.4071 14.4185 610.302 418.79 1067.05 1067.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 6.4e-05 1024 120 600 292544 21.1865 13.5237 272.579 419.304 726.728 726.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 670 6.4e-05 512 90 1600 250880 16.094 6.72851 314.813 209.467 547.324 547.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 410 6.4e-05 1024 150 2350 43008 72.5182 13.3719 166.172 413.945 666.244 666.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1040 0.000256 1024 245 1600 60480 5.89728 3.41923 145.314 120.319 275.077 275.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1270 3.2e-05 4096 300 3450 518784 230.64 132.202 6858.78 3955.72 11177.6 11177.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1630 6.4e-05 1024 100 600 299264 17.5996 13.5137 166.13 422.998 620.344 620.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 440 0.001024 1024 50 450 14896 0.6952 5.00326 43.7986 49.5391 49.5957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1330 0.000512 1024 80 600 37408 1.67117 16.1874 52.9815 70.8818 70.9365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 450 0.000256 512 145 400 10752 6.40144 1.65427 2.8231 51.2055 62.2655 62.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1030 0.000128 2048 250 1750 121856 23.342 14.377 389.033 422.563 849.444 849.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 6.4e-05 1024 120 600 292096 21.1024 13.5269 172.506 422.527 629.795 629.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 670 6.4e-05 512 90 1600 243712 16.1604 6.64166 203.679 208.899 435.592 435.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 410 6.4e-05 1024 150 2350 28672 73.4544 13.2396 71.1378 407.908 565.979 566.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1040 0.000256 1024 245 1600 60032 5.89571 3.41302 91.7997 119.792 221.033 221.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1270 3.2e-05 4096 300 3450 517440 231.365 132.251 5609.5 3934.1 9907.49 9907.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1630 6.4e-05 1024 100 600 299040 17.6527 13.5272 135.802 418.355 585.437 585.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 440 0.001024 1024 50 450 14784 0.693792 4.09875 42.3465 47.1812 47.2353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1330 0.000512 1024 80 600 37296 1.66707 13.4083 52.3928 67.511 67.5689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 450 0.000256 512 145 400 10752 6.41587 1.65462 2.41894 50.7462 61.4161 61.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1030 0.000128 2048 250 1750 120960 23.5035 14.3808 316.852 418.604 773.468 773.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 6.4e-05 1024 120 600 291648 21.209 13.5291 141.025 418.372 594.26 594.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 670 6.4e-05 512 90 1600 247296 16.3803 6.72774 167.847 209.321 400.494 400.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 410 6.4e-05 1024 150 2350 21504 74.8365 13.2833 44.056 404.017 536.432 536.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1040 0.000256 1024 245 1600 60480 5.90026 3.42432 75.5221 118.89 203.866 203.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1270 3.2e-05 4096 300 3450 517888 229.893 131.94 5050.69 3915.54 9328.34 9328.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1630 6.4e-05 1024 100 600 298368 17.5589 13.5024 138.067 418.528 587.754 587.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 440 0.001024 1024 50 450 14784 0.696192 13.4021 42.4232 56.5661 56.6211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1330 0.000512 1024 80 600 37184 1.65706 12.0969 52.3234 66.1194 66.1742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 450 0.000256 512 145 400 7168 6.27309 1.57904 1.86595 48.3956 58.2959 58.4418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1030 0.000128 2048 250 1750 121856 23.3256 14.3375 287.308 418.835 743.935 744.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 6.4e-05 1024 120 600 292096 21.0971 13.4963 126.992 423.622 585.335 585.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 670 6.4e-05 512 90 1600 229376 16.4383 6.56352 139.589 202.177 364.985 365.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 50 410 6.4e-05 1024 150 2350 0 13.2728 0.004128 384.873 398.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1040 0.000256 1024 245 1600 59136 5.86179 16.6595 66.9897 499.67 589.389 191.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1270 3.2e-05 4096 300 3450 519168 230.242 132.014 10686.3 3916.33 14965.1 14965.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1630 6.4e-05 1024 100 600 299520 17.5935 13.5458 255.675 418.933 705.849 705.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 440 0.001024 1024 50 450 14912 0.695616 7.55414 42.4513 50.7446 50.8006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1330 0.000512 1024 80 600 37440 1.67078 25.1983 52.4472 79.359 79.4154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 450 0.000256 512 145 400 16384 6.30115 1.70384 5.52387 52.3964 66.1041 66.2596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1030 0.000128 2048 250 1750 121856 23.3745 14.3683 604.353 419.034 1061.27 1061.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 6.4e-05 1024 120 600 292864 21.0851 13.6961 266.134 418.95 719.995 720.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 670 6.4e-05 512 90 1600 249856 16.0435 6.7113 313.51 208.906 545.389 545.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 410 6.4e-05 1024 150 2350 49152 71.8522 13.4852 184.023 417.624 687.217 687.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1040 0.000256 1024 245 1600 60416 5.86509 3.40973 142.24 119.65 271.299 271.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1270 3.2e-05 4096 300 3450 519168 230.27 132.103 6953.62 3917.58 11233.8 11234.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1630 6.4e-05 1024 100 600 299520 17.5903 13.7056 166.294 419.079 616.772 616.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 440 0.001024 1024 50 450 14848 0.694784 5.09338 42.4568 48.2883 48.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1330 0.000512 1024 80 600 37376 1.66906 16.3367 52.4534 70.5017 70.5577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 450 0.000256 512 145 400 16384 6.3071 1.70803 3.84176 52.451 64.4938 64.6464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1030 0.000128 2048 250 1750 120832 23.4028 14.336 390.452 417.903 846.225 846.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 6.4e-05 1024 120 600 292864 21.1098 13.4938 173.787 419.099 627.619 627.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 670 6.4e-05 512 90 1600 245760 16.3884 6.7049 197.384 208.98 429.673 429.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 410 6.4e-05 1024 150 2350 49152 71.8766 13.484 119.09 417.781 622.469 622.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1040 0.000256 1024 245 1600 60416 5.87242 3.53462 92.4951 120.802 222.833 222.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1270 3.2e-05 4096 300 3450 517632 230.32 131.944 5857.61 3918.44 10138.6 10138.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1630 6.4e-05 1024 100 600 298752 17.5897 13.4976 141.895 418.778 591.856 591.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 440 0.001024 1024 50 450 14784 0.696224 4.42294 42.4007 47.5644 47.6207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1330 0.000512 1024 80 600 37248 1.66538 13.9343 52.4063 68.0476 68.1048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 450 0.000256 512 145 400 12288 6.18426 1.62742 2.81517 49.7781 60.5881 60.7416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1030 0.000128 2048 250 1750 119808 23.3949 14.3974 328.019 416.997 782.936 783.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 6.4e-05 1024 120 600 291840 21.1313 13.4924 147.04 418.79 600.582 600.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 670 6.4e-05 512 90 1600 245760 15.9212 6.6159 164.378 206.42 393.548 393.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 410 6.4e-05 1024 150 2350 24576 72.5787 13.271 50.6742 396.179 532.938 533.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1040 0.000256 1024 245 1600 58368 5.85498 3.37181 75.5478 116.185 201.087 201.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1270 3.2e-05 4096 300 3450 518144 231.135 132.233 5250.94 3946.53 9561.11 9561.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1630 6.4e-05 1024 100 600 297984 17.5696 13.7617 125.501 418.173 575.103 575.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 440 0.001024 1024 50 450 14592 0.692096 3.84682 42.1875 46.7705 46.8246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1330 0.000512 1024 80 600 37120 1.65898 12.2127 52.3151 66.2314 66.2876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 450 0.000256 512 145 400 8192 6.42355 1.62461 2.09914 49.8199 60.1471 60.2988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1030 0.000128 2048 250 1750 120832 23.4171 14.3647 294.551 418.532 750.998 751.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 6.4e-05 1024 120 600 290816 21.128 13.4881 130.825 418.182 583.753 583.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 670 6.4e-05 512 90 1600 245760 16.406 6.70896 143.051 209.214 375.593 375.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 410 6.4e-05 1024 150 2350 32768 70.6895 13.1624 58.8843 396.255 539.223 539.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1040 0.000256 1024 245 1600 59392 5.91843 3.41606 67.7634 117.676 194.899 195.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1270 3.2e-05 4096 300 3450 518976 230.716 132.194 11017.1 3918.89 15299.2 15299.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1630 6.4e-05 1024 100 600 299232 17.643 13.5249 258.765 419.238 709.273 709.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 440 0.001024 1024 50 450 14904 0.694272 7.81027 42.4059 50.9505 51.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1330 0.000512 1024 80 600 37440 1.66438 25.6283 52.5182 79.8553 79.9129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 450 0.000256 512 145 400 13824 6.30298 1.67117 4.96285 51.2653 64.3859 64.5352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1030 0.000128 2048 250 1750 121536 23.4661 14.399 616.378 419.355 1073.73 1073.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 6.4e-05 1024 120 600 292608 21.1584 13.5249 269.568 419.249 723.628 723.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 670 6.4e-05 512 90 1600 248832 15.922 6.66451 320.642 207.427 550.87 551.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 410 6.4e-05 1024 150 2350 36864 72.6992 13.3372 142.655 408.471 637.404 637.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1040 0.000256 1024 245 1600 60480 5.86467 3.41322 145.525 119.246 274.177 274.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1270 3.2e-05 4096 300 3450 518400 230.696 132.203 7822.85 3919.85 12105.9 12106.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1630 6.4e-05 1024 100 600 298944 17.5899 13.7608 184.533 418.933 634.923 635.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 440 0.001024 1024 50 450 14832 0.69632 5.58125 42.4573 48.7772 48.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1330 0.000512 1024 80 600 37296 1.66106 18.3235 52.371 72.3996 72.4579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 450 0.000256 512 145 400 9216 6.35402 1.62573 2.71926 49.7212 60.6036 60.7526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1030 0.000128 2048 250 1750 120960 23.3649 14.3811 437.055 417.597 892.53 892.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 6.4e-05 1024 120 600 292608 21.1059 13.5507 192.41 418.946 646.144 646.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 670 6.4e-05 512 90 1600 239616 16.0469 6.57818 220.924 204.182 447.946 448.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 410 6.4e-05 1024 150 2350 18432 73.7052 13.1953 51.87 395.826 534.837 535.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1040 0.000256 1024 245 1600 59904 5.81594 3.3841 103.235 116.56 229.13 229.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1270 3.2e-05 4096 300 3450 518400 230.92 132.181 6446.08 3932.75 10742.2 10742.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1630 6.4e-05 1024 100 600 298944 17.63 13.5297 153.171 418.7 603.139 603.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 440 0.001024 1024 50 450 14688 0.690176 4.44762 42.2863 47.4674 47.5263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1330 0.000512 1024 80 600 37152 1.66208 15.2263 52.2865 69.2187 69.2759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 450 0.000256 512 145 400 13824 6.32243 1.67731 3.40227 51.3093 62.8952 63.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1030 0.000128 2048 250 1750 120960 23.4834 14.4139 362.182 417.855 818.066 818.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 6.4e-05 1024 120 600 290304 21.1972 13.5086 158.361 417.555 610.753 610.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 670 6.4e-05 512 90 1600 235008 16.4385 6.58842 180.096 204.263 407.61 407.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 410 6.4e-05 1024 150 2350 27648 74.5785 13.5098 64.389 408.335 561.062 561.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1040 0.000256 1024 245 1600 60480 5.88714 3.41811 86.5766 119.398 215.415 215.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1270 3.2e-05 4096 300 3450 518400 230.426 132.078 6072.69 3943.11 10378.6 10378.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1630 6.4e-05 1024 100 600 298368 17.5818 13.4979 144.594 419.528 595.304 595.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 440 0.001024 1024 50 450 14688 0.69632 4.34141 43.5385 48.6183 48.6748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1330 0.000512 1024 80 600 37152 1.66704 14.25 52.4186 68.3784 68.4339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 450 0.000256 512 145 400 9216 6.35418 1.6239 2.59424 49.8552 60.6117 60.7662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1030 0.000128 2048 250 1750 119808 23.2038 14.3299 339.284 415.282 792.229 792.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 6.4e-05 1024 120 600 290304 21.1108 13.6805 150.095 417.994 603.011 603.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 670 6.4e-05 512 90 1600 221184 16.3677 6.53386 159.691 198.29 381.106 381.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 410 6.4e-05 1024 150 2350 0 13.2567 0.00528 396.308 409.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1040 0.000256 1024 245 1600 57600 5.8057 16.5978 78.3216 511.661 612.601 203.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1270 3.2e-05 4096 300 3450 515520 231.512 132.186 5527.05 3915.88 9806.89 9807.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1630 6.4e-05 1024 100 600 298080 17.6366 13.5161 133.43 418.072 582.756 582.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 440 0.001024 1024 50 450 14400 0.6896 4.28429 43.1311 48.1488 48.2031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1330 0.000512 1024 80 600 37080 1.6617 13.5154 52.4189 67.6391 67.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 450 0.000256 512 145 400 0 1.5321 0.00544 46.7459 48.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1030 0.000128 2048 250 1750 120960 23.5099 15.9458 315.424 465.316 820.407 772.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 6.4e-05 1024 120 600 290880 21.1957 13.5268 138.082 418.081 591.013 591.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 670 6.4e-05 512 90 1600 230400 16.2631 6.56448 154.078 201.426 378.544 378.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 410 6.4e-05 1024 150 2350 0 12.1956 0.005856 371.665 383.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1040 0.000256 1024 245 1600 60480 5.90685 15.6196 75.7067 476.671 574.116 190.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1270 3.2e-05 4096 300 3450 519040 230.429 132.179 10651.1 3916.71 14930.7 14931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1630 6.4e-05 1024 100 600 299520 17.5983 13.6745 253.832 418.916 704.121 704.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 440 0.001024 1024 50 450 14880 0.695232 7.50387 42.4284 50.6718 50.7279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1330 0.000512 1024 80 600 37440 1.66707 25.1023 52.463 79.2741 79.3319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 450 0.000256 512 145 400 15360 6.26762 1.68906 5.28467 51.7142 65.1339 65.2907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1030 0.000128 2048 250 1750 121600 23.4209 14.4567 600.243 419.034 1057.29 1057.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 6.4e-05 1024 120 600 292480 21.1285 13.5162 264.292 418.931 717.997 718.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 670 6.4e-05 512 90 1600 250880 16.1088 6.7216 318.448 209.579 551.073 551.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 410 6.4e-05 1024 150 2350 40960 72.6197 13.3362 154.69 412.112 653 653.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1040 0.000256 1024 245 1600 60160 5.8416 3.39139 141.622 119.354 270.346 270.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1270 3.2e-05 4096 300 3450 518400 230.612 132.197 7287.74 3977.97 11628.8 11629.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1630 6.4e-05 1024 100 600 299520 17.5657 13.4974 173.603 423.239 628.006 628.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 440 0.001024 1024 50 450 14720 0.693344 5.36042 42.5912 48.6882 48.7424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1330 0.000512 1024 80 600 37280 1.66509 17.3177 52.8818 71.9076 71.9637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 450 0.000256 512 145 400 15360 6.27446 1.68522 4.03632 52.2882 64.4724 64.6183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1030 0.000128 2048 250 1750 120320 23.2289 14.422 408.275 420.011 866.064 866.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 6.4e-05 1024 120 600 291840 21.1263 13.4953 180.579 423.252 638.582 638.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 670 6.4e-05 512 90 1600 245760 15.9046 6.61773 212.156 208.274 443.172 443.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 410 6.4e-05 1024 150 2350 40960 72.558 13.3223 106.719 416.366 609.205 609.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1040 0.000256 1024 245 1600 58880 5.83558 3.36691 95.2106 119.642 224.193 224.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1270 3.2e-05 4096 300 3450 518400 230.358 132.083 6295.08 3919.48 10577.3 10577.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1630 6.4e-05 1024 100 600 298560 17.5722 13.5168 147.583 419.154 597.93 598.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 440 0.001024 1024 50 450 14640 0.691872 4.71654 43.3252 48.7775 48.8341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1330 0.000512 1024 80 600 37200 1.66298 14.7591 52.4127 68.8768 68.9336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 450 0.000256 512 145 400 15360 6.28323 1.68816 3.61453 51.8815 63.6515 63.7995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1030 0.000128 2048 250 1750 120960 23.3833 14.4138 350.798 418.203 806.928 807.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 6.4e-05 1024 120 600 289920 21.1615 13.5014 153.157 417.884 605.831 605.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 670 6.4e-05 512 90 1600 245760 15.9232 6.6295 181.936 206.477 411.187 411.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 410 6.4e-05 1024 150 2350 30720 74.5431 13.5502 68.9379 412.773 570.044 570.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1040 0.000256 1024 245 1600 59520 5.82496 3.37869 82.0287 118.87 210.236 210.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1270 3.2e-05 4096 300 3450 517120 232.176 132.665 5723.89 3952.66 10041.7 10041.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1630 6.4e-05 1024 100 600 298240 17.5715 13.4861 136.887 418.005 586.055 586.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 440 0.001024 1024 50 450 14400 0.68912 3.91434 42.0271 46.6754 46.7315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1330 0.000512 1024 80 600 37120 1.66198 13.6569 52.4166 67.7774 67.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 450 0.000256 512 145 400 10240 6.11552 1.58426 2.72266 48.5003 59.1049 59.2589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1030 0.000128 2048 250 1750 117760 23.2845 14.3404 315.979 413.306 767.042 767.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 6.4e-05 1024 120 600 289280 21.0469 13.4168 141.589 416.307 592.492 592.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 670 6.4e-05 512 90 1600 245760 15.9357 6.62118 168.119 206.562 397.461 397.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 50 410 6.4e-05 1024 150 2350 0 12.9249 0.00464 385.343 398.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1040 0.000256 1024 245 1600 58880 5.8697 16.2959 76.0976 500.023 598.504 200.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1270 3.2e-05 4096 300 3450 518400 230.545 132.206 5538.84 3917.9 9819.77 9820.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1630 6.4e-05 1024 100 600 299200 17.6115 13.5187 132.088 419.015 582.345 582.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 440 0.001024 1024 50 450 14400 0.691424 3.8904 43.2748 47.8977 47.9539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1330 0.000512 1024 80 600 36800 1.6433 13.3018 52.0455 67.0338 67.0891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 450 0.000256 512 145 400 12800 6.45949 1.68813 3.18803 51.9402 63.4549 63.6067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1030 0.000128 2048 250 1750 118400 23.2636 14.2835 305.555 413.129 756.358 756.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 6.4e-05 1024 120 600 288000 21.1897 14.6919 135.398 416.879 588.289 588.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 670 6.4e-05 512 90 1600 230400 17.1142 6.62813 150.923 206.415 381.292 381.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 410 6.4e-05 1024 150 2350 0 13.3353 0.005504 412.547 425.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1040 0.000256 1024 245 1600 57600 5.93638 16.7162 71.2031 531.545 625.61 199.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1270 3.2e-05 4096 300 3420 520448 228.701 131.739 8570.19 3934.05 12865 12865.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1630 6.4e-05 1024 100 600 300928 17.5559 13.5209 207.016 419.475 657.671 657.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 440 0.001024 1024 50 480 14656 0.69632 10.7066 43.1052 54.5511 54.6079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1330 0.000512 1024 80 600 37504 1.66912 19.7723 52.5453 74.0292 74.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 450 0.000256 512 145 420 18432 6.17501 1.69984 5.1112 52.4249 65.5965 65.7423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1030 0.000128 2048 250 1740 122112 23.3156 14.4241 484.12 419.365 941.358 941.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1420 6.4e-05 1024 120 600 291584 21.1379 13.4976 213.013 419.318 667.101 667.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 670 6.4e-05 512 90 1620 253952 15.7648 6.71104 258.693 209.085 490.476 490.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 410 6.4e-05 1024 150 2340 40960 73.6586 13.4844 123.215 417.999 628.604 628.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1040 0.000256 1024 245 1560 61440 5.84058 3.41811 112.026 120.924 242.342 242.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1270 3.2e-05 4096 300 3420 520192 229.093 131.792 5586.05 3914.21 9861.43 9861.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1630 6.4e-05 1024 100 600 300800 17.5707 13.4993 140.419 419.291 590.887 590.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 440 0.001024 1024 50 480 14592 0.69552 10.6517 42.9747 54.3645 54.4218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1330 0.000512 1024 80 600 37440 1.66422 13.2032 52.4916 67.4013 67.4573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 450 0.000256 512 145 420 18432 6.19098 1.70189 3.57034 52.4538 64.0993 64.2451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1030 0.000128 2048 250 1740 121856 23.3799 14.3486 316.712 419.391 773.965 774.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1420 6.4e-05 1024 120 600 291328 21.1771 13.5086 141.82 419.303 595.937 596.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 670 6.4e-05 512 90 1620 253952 15.7896 6.70515 169.152 209.092 400.955 401.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 410 6.4e-05 1024 150 2340 40960 73.7478 13.4916 81.5705 417.984 587.034 587.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1040 0.000256 1024 245 1560 60928 5.8489 3.4063 73.1994 120.58 203.168 203.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1270 3.2e-05 4096 300 3420 519936 228.63 131.789 4514.48 3929.6 8804.78 8805.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1630 6.4e-05 1024 100 600 300672 17.5223 13.4963 117.825 418.841 567.786 567.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 440 0.001024 1024 50 480 14592 0.694432 10.5883 43.1842 54.5127 54.5688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1330 0.000512 1024 80 600 37440 1.67322 10.7231 52.4926 64.9331 64.9901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 450 0.000256 512 145 420 15360 6.27411 1.68368 2.61882 51.7417 62.4996 62.6439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1030 0.000128 2048 250 1740 121344 23.3537 14.3729 254.644 418.474 710.972 711.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1420 6.4e-05 1024 120 600 291072 21.1867 13.4947 299.086 418.347 752.249 752.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 670 6.4e-05 512 90 1620 245760 15.9033 6.61725 134.908 206.263 363.907 364.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 410 6.4e-05 1024 150 2340 36864 73.2909 13.3201 60.0096 412.212 559.067 559.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1040 0.000256 1024 245 1560 60672 5.8328 3.40173 59.2782 119.909 188.555 188.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1270 3.2e-05 4096 300 3420 520192 229.322 131.814 3925.34 3927.93 8214.67 8214.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1630 6.4e-05 1024 100 600 300544 17.682 13.5053 337.013 419.42 787.72 787.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 440 0.001024 1024 50 480 14464 0.694272 10.5676 44.7593 56.0639 56.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1330 0.000512 1024 80 600 37376 1.66845 9.28618 52.4865 63.4838 63.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 450 0.000256 512 145 420 16384 6.30586 1.70598 2.7311 52.4832 63.4143 63.5554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1030 0.000128 2048 250 1740 120832 23.43 14.3504 309.933 418.17 766.014 766.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1420 6.4e-05 1024 120 600 290816 21.2754 13.4943 294.432 419.381 748.711 748.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 670 6.4e-05 512 90 1620 253952 15.7936 6.70685 120.932 209.117 352.764 352.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 410 6.4e-05 1024 150 2340 32768 75.1686 13.4798 46.7074 418.049 553.642 553.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1040 0.000256 1024 245 1560 60416 5.88605 3.41126 51.1693 121.238 181.833 181.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1270 3.2e-05 4096 300 3420 520640 229.677 132.019 11741.3 3914.98 16018.3 16018.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1630 6.4e-05 1024 100 600 300800 17.615 13.5281 288.232 419.329 738.809 738.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 440 0.001024 1024 50 480 14640 0.69568 15.1715 42.4903 58.4011 58.4585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1330 0.000512 1024 80 600 37480 1.66912 27.8209 52.5149 82.0477 82.1057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 450 0.000256 512 145 420 17920 6.26147 1.71318 6.6921 52.5985 67.4517 67.5933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1030 0.000128 2048 250 1740 122240 23.4065 14.3999 669.668 419.344 1126.95 1127.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 6.4e-05 1024 120 600 291520 21.2365 13.525 292.258 419.286 746.433 746.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 670 6.4e-05 512 90 1620 253440 15.944 6.72992 347.997 209.759 580.646 580.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 410 6.4e-05 1024 150 2340 40960 74.0215 13.5849 172.525 419.336 679.71 679.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1040 0.000256 1024 245 1560 61440 5.87322 3.42451 156.945 121.126 287.503 287.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1270 3.2e-05 4096 300 3420 520320 228.999 131.883 7291.81 3911.61 11564.6 11564.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1630 6.4e-05 1024 100 600 300800 17.5758 13.5148 185.161 419.089 635.442 635.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 440 0.001024 1024 50 480 14560 0.692672 15.5545 42.418 58.7057 58.7592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1330 0.000512 1024 80 600 37440 1.6689 17.1863 52.4882 71.3845 71.4399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 450 0.000256 512 145 420 15360 6.27341 1.68976 4.05958 51.742 63.9486 64.0881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1030 0.000128 2048 250 1740 122240 23.3516 14.4076 415.679 419.2 872.766 872.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 6.4e-05 1024 120 600 291200 21.2006 13.5146 180.257 419.097 634.199 634.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 670 6.4e-05 512 90 1620 250880 16.1112 6.72365 221.303 209.667 454.013 454.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 410 6.4e-05 1024 150 2340 30720 74.5455 13.333 80.6453 412.276 581.036 581.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1040 0.000256 1024 245 1560 60800 5.82176 3.39149 96.1046 119.191 224.636 224.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1270 3.2e-05 4096 300 3420 519360 229.908 132.001 5961.39 3927.09 10250.7 10250.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1630 6.4e-05 1024 100 600 300480 17.6134 13.5332 154.626 418.639 604.513 604.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 440 0.001024 1024 50 480 14520 0.694272 15.5279 43.4565 59.7212 59.7811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1330 0.000512 1024 80 600 37320 1.66579 14.0707 52.3674 68.1474 68.2073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 450 0.000256 512 145 420 15360 6.29197 1.68755 3.43274 51.7566 63.3469 63.4925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1030 0.000128 2048 250 1740 120960 23.4259 14.3703 336.986 417.526 792.445 792.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1420 6.4e-05 1024 120 600 290880 21.2358 13.7327 154.506 418.642 608.25 608.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 670 6.4e-05 512 90 1620 245760 15.9584 6.63302 178.348 206.224 407.384 407.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 410 6.4e-05 1024 150 2340 30720 74.6333 13.3693 66.3614 412.267 566.873 567.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1040 0.000256 1024 245 1560 60480 5.89264 3.41402 78.499 118.607 206.547 206.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1270 3.2e-05 4096 300 3420 519680 229.602 131.958 5047.24 3934.02 9343.1 9343.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1630 6.4e-05 1024 100 600 300800 17.5514 13.7665 135.656 419.514 586.592 586.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 440 0.001024 1024 50 480 14400 0.690176 15.5339 43.3798 59.6449 59.6992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1330 0.000512 1024 80 600 37280 1.66653 12.0829 52.4185 66.2091 66.2608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 450 0.000256 512 145 420 15360 6.27267 1.6855 3.20397 51.8288 63.1727 63.3137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1030 0.000128 2048 250 1740 120320 23.2328 14.3095 283.974 416.322 737.971 738.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1420 6.4e-05 1024 120 600 290560 21.176 13.4955 132.656 419.529 586.99 587.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 670 6.4e-05 512 90 1620 245760 15.8964 6.61462 152.476 206.445 381.649 381.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 410 6.4e-05 1024 150 2340 20480 76.1679 13.3157 38.4658 412.716 540.905 541.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1040 0.000256 1024 245 1560 60160 5.77485 3.36896 66.5435 118.536 194.354 194.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1270 3.2e-05 4096 300 3420 520320 229.145 131.903 10783.3 3915.47 15060.1 15060.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1630 6.4e-05 1024 100 600 300864 17.5884 13.5127 257.602 419.404 708.209 708.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 440 0.001024 1024 50 480 14640 0.696256 8.05478 43.5502 52.3446 52.3981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1330 0.000512 1024 80 600 37488 1.67066 25.6 52.5418 79.8562 79.9109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 450 0.000256 512 145 420 16896 6.19229 1.6823 5.87728 51.7525 65.688 65.8411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1030 0.000128 2048 250 1740 121728 23.3379 14.3933 611.712 418.716 1068.29 1068.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 6.4e-05 1024 120 600 291456 21.1553 13.5137 269.228 419.162 723.185 723.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 670 6.4e-05 512 90 1620 251904 15.7991 6.69094 317.424 208.407 548.541 548.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 410 6.4e-05 1024 150 2340 36864 73.3359 13.3291 143.148 412.517 642.573 642.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1040 0.000256 1024 245 1560 61440 5.83818 3.41734 144.376 119.89 273.654 273.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1270 3.2e-05 4096 300 3420 519936 228.635 131.724 6753.25 3932.5 11046.4 11046.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1630 6.4e-05 1024 100 600 300672 17.5308 13.4994 161.687 419.276 612.096 612.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 440 0.001024 1024 50 480 14592 0.696224 5.10253 42.4238 48.2656 48.3226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1330 0.000512 1024 80 600 37440 1.6689 16.189 52.5515 70.4524 70.5093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 450 0.000256 512 145 420 15360 6.26531 1.68595 3.75533 51.7887 63.6768 63.8291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1030 0.000128 2048 250 1740 121344 23.3572 14.3442 383.493 418.906 840.234 840.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 6.4e-05 1024 120 600 291072 21.1218 13.4963 168.866 418.772 622.386 622.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 670 6.4e-05 512 90 1620 245760 15.9155 8.2312 206.801 206.412 437.575 437.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 410 6.4e-05 1024 150 2340 36864 73.2918 13.3161 90.5638 412.641 590.052 590.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1040 0.000256 1024 245 1560 60672 5.82525 3.39824 89.4772 119.471 218.303 218.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1270 3.2e-05 4096 300 3420 519552 229.697 132.029 5552.63 3912.95 9827.61 9827.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1630 6.4e-05 1024 100 600 300672 17.5592 13.5108 132.237 418.927 582.337 582.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 440 0.001024 1024 50 480 14544 0.696256 13.7207 43.5303 57.9888 58.0424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1330 0.000512 1024 80 600 37296 1.66298 13.3444 52.3692 67.4212 67.4793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 450 0.000256 512 145 420 13824 6.09245 1.6248 3.14918 49.7203 60.7716 60.9223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1030 0.000128 2048 250 1740 120960 23.3494 14.3794 312.854 417.585 768.3 768.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 6.4e-05 1024 120 600 291456 21.1564 13.51 137.698 418.936 591.432 591.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 670 6.4e-05 512 90 1620 239616 16.0476 6.57818 162.134 204.182 389.161 389.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 410 6.4e-05 1024 150 2340 18432 73.6948 13.2692 37.7926 395.818 520.817 521.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1040 0.000256 1024 245 1560 59904 5.81162 3.38701 72.3784 115.871 197.577 197.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1270 3.2e-05 4096 300 3420 519168 228.923 131.719 5008.84 3911 9280.77 9281.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1630 6.4e-05 1024 100 600 300288 17.5821 13.6817 130.418 419.704 581.49 581.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 440 0.001024 1024 50 480 14400 0.69936 13.5636 42.2939 56.6004 56.6579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1330 0.000512 1024 80 600 37248 1.66874 11.8804 52.4184 66.0106 66.0676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 450 0.000256 512 145 420 12288 6.18509 1.62611 2.72768 49.7903 60.5126 60.6567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1030 0.000128 2048 250 1740 119808 23.3875 14.3885 281.573 417.092 736.575 736.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 6.4e-05 1024 120 600 290304 21.1957 13.4969 123.952 418.887 577.662 577.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 670 6.4e-05 512 90 1620 245760 15.9143 6.61526 149.027 206.468 378.245 378.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 410 6.4e-05 1024 150 2340 24576 72.5625 13.382 45.5591 396.274 528.025 528.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1040 0.000256 1024 245 1560 59904 5.77382 3.37306 65.1979 116.038 190.515 190.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1270 3.2e-05 4096 300 3420 518400 230.305 132.108 4336.73 3934.5 8633.91 8634.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1630 6.4e-05 1024 100 600 300480 17.5565 20.6807 115.425 418.693 572.455 572.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 440 0.001024 1024 50 480 14400 0.692448 13.4424 42.0518 56.2291 56.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1330 0.000512 1024 80 600 37200 1.6617 10.1159 52.3529 64.1757 64.2328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 450 0.000256 512 145 420 15360 6.28608 1.69226 2.93283 51.8227 62.9105 63.0586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1030 0.000128 2048 250 1740 120960 23.3928 14.3524 244.922 417.736 700.533 700.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1420 6.4e-05 1024 120 600 289920 21.1597 13.5003 112.817 417.422 565.027 565.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 670 6.4e-05 512 90 1620 245760 15.9393 6.62909 130.247 206.411 359.446 359.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 410 6.4e-05 1024 150 2340 30720 74.5106 13.7221 49.0514 412.315 549.838 550.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1040 0.000256 1024 245 1560 59520 5.82118 3.376 56.2401 118.041 183.611 183.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1270 3.2e-05 4096 300 3420 520128 229.846 132.019 10294.9 3923.83 14580.8 14581.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1630 6.4e-05 1024 100 600 300608 17.6309 13.6836 243.54 419.304 694.26 694.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 440 0.001024 1024 50 480 14616 0.695648 7.65824 43.4683 51.8667 51.9229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1330 0.000512 1024 80 600 37464 1.6672 24.3323 52.5283 78.5715 78.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 450 0.000256 512 145 420 16128 6.27258 1.69629 5.60355 51.9322 65.6869 65.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1030 0.000128 2048 250 1740 121856 23.4025 14.3584 583.22 418.785 1039.9 1040.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 6.4e-05 1024 120 600 291200 21.2317 13.5229 254.722 419.305 708.913 709.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 670 6.4e-05 512 90 1620 254464 15.8374 6.72768 315.783 209.466 548.035 548.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 410 6.4e-05 1024 150 2340 35840 73.9307 13.3718 132.378 413.95 633.876 634.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1040 0.000256 1024 245 1560 61376 5.86131 3.42224 136.801 120.112 266.326 266.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1270 3.2e-05 4096 300 3420 519680 229.763 132.018 6516.89 3935.35 10814.3 10814.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1630 6.4e-05 1024 100 600 300608 17.5776 13.5148 154.645 419.379 605.217 605.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 440 0.001024 1024 50 480 14560 0.695776 5.06323 43.5327 49.3338 49.3911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1330 0.000512 1024 80 600 37408 1.67062 15.5996 52.5245 69.838 69.8949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 450 0.000256 512 145 420 14336 6.1937 1.65299 3.52291 50.772 62.3213 62.4763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1030 0.000128 2048 250 1740 121856 23.3334 14.3617 370.088 418.944 826.86 826.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 6.4e-05 1024 120 600 290304 21.207 13.5108 161.586 418.787 615.223 615.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 670 6.4e-05 512 90 1620 250880 15.6906 6.64144 199.221 207.107 428.877 429.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 410 6.4e-05 1024 150 2340 28672 73.4484 13.2386 67.7779 404.406 559.118 559.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1040 0.000256 1024 245 1560 60928 5.85654 3.41606 85.8593 118.736 213.999 214.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1270 3.2e-05 4096 300 3420 518784 230.004 131.956 5490.61 3927.65 9780.5 9780.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1630 6.4e-05 1024 100 600 299712 17.6584 13.566 131.619 418.453 581.403 581.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 440 0.001024 1024 50 480 14448 0.692224 4.42013 42.2985 47.4569 47.5146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1330 0.000512 1024 80 600 37296 1.66707 13.0211 52.3996 67.1316 67.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 450 0.000256 512 145 420 10752 6.41827 1.65939 2.636 50.7759 61.6719 61.8291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1030 0.000128 2048 250 1740 120960 23.5107 14.4609 311.291 418.703 768.1 768.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 6.4e-05 1024 120 600 290304 21.2753 13.5282 137.4 418.474 590.81 590.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 670 6.4e-05 512 90 1620 247296 16.3845 6.7304 166.794 209.352 399.501 399.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 410 6.4e-05 1024 150 2340 21504 74.8202 13.2526 43.908 404.102 536.323 536.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1040 0.000256 1024 245 1560 60480 5.90198 3.42624 72.1572 118.706 200.323 200.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1270 3.2e-05 4096 300 3420 517888 229.926 131.93 4804.64 3917.9 9084.68 9084.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1630 6.4e-05 1024 100 600 300160 17.5428 13.4953 115.338 419.692 566.166 566.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 440 0.001024 1024 50 480 14336 0.692224 3.72736 42.247 46.7098 46.7639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1330 0.000512 1024 80 600 37184 1.66122 11.4831 52.3691 65.5556 65.6118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 450 0.000256 512 145 420 7168 6.27654 1.57907 2.09363 48.4378 58.5668 58.7199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1030 0.000128 2048 250 1740 121856 23.3219 14.3779 275.068 419.218 732.116 732.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 6.4e-05 1024 120 600 290304 21.1694 13.5006 120.387 418.886 574.076 574.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 670 6.4e-05 512 90 1620 243712 15.4058 6.5639 143.232 202.351 367.765 367.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 410 6.4e-05 1024 150 2340 0 12.9307 0.005888 385.191 398.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1040 0.000256 1024 245 1560 59136 5.8479 16.3087 62.3117 499.874 584.557 186.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1270 3.2e-05 4096 300 3420 517440 230.862 132.026 4241.39 3927.85 8532.4 8532.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1630 6.4e-05 1024 100 600 299040 17.6473 13.5762 114.339 418.073 563.734 563.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 440 0.001024 1024 50 480 14280 0.692832 12.2442 42.5819 55.5612 55.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1330 0.000512 1024 80 600 37240 1.67069 10.1437 52.4882 64.346 64.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 450 0.000256 512 145 420 8960 6.19757 1.58454 2.33933 48.4366 58.7382 58.8841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1030 0.000128 2048 250 1740 118720 23.5113 14.3198 238.152 415.444 691.56 691.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 6.4e-05 1024 120 600 288960 21.3053 13.5244 107.088 418.074 560.122 560.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 670 6.4e-05 512 90 1620 232960 16.6365 6.58643 121.818 204.636 349.894 350.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 410 6.4e-05 1024 150 2340 0 12.9484 0.005568 384.985 398.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1040 0.000256 1024 245 1560 58240 5.82182 16.2934 54.9824 498.469 575.773 177.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1270 3.2e-05 4096 300 3420 520192 229.049 131.815 9775.92 3915.02 14052.1 14052.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1630 6.4e-05 1024 100 600 300800 17.5677 13.498 233.889 419.393 684.45 684.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 440 0.001024 1024 50 480 14592 0.693664 7.3128 42.4571 50.5057 50.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1330 0.000512 1024 80 600 37440 1.66605 23.2818 52.5063 77.5001 77.5527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 450 0.000256 512 145 420 18432 6.18797 1.70394 6.13504 52.4612 66.6723 66.8189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1030 0.000128 2048 250 1740 121856 23.3813 14.3634 555.407 419.49 1012.77 1012.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 6.4e-05 1024 120 600 291328 21.1847 13.4923 244.076 419.415 698.303 698.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 670 6.4e-05 512 90 1620 253952 15.7747 6.70618 294.444 209.13 526.266 526.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 410 6.4e-05 1024 150 2340 40960 73.7395 13.5153 141.64 420.427 649.565 649.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1040 0.000256 1024 245 1560 60928 5.85235 3.40762 128.464 120.604 258.457 258.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1270 3.2e-05 4096 300 3420 520192 229.239 131.809 6682.89 3911.88 10956.1 10956.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1630 6.4e-05 1024 100 600 300544 17.574 13.497 159.681 419.071 609.925 610.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 440 0.001024 1024 50 480 14464 0.693344 5.1217 43.3967 49.2534 49.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1330 0.000512 1024 80 600 37376 1.66707 15.6252 52.4538 69.7873 69.8446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 450 0.000256 512 145 420 16384 6.30925 1.70518 4.02435 52.4429 64.6656 64.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1030 0.000128 2048 250 1740 120832 23.3914 14.3299 376.384 417.872 832.109 832.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 6.4e-05 1024 120 600 290816 21.2008 13.4983 166.589 419.085 620.497 620.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 670 6.4e-05 512 90 1620 253952 15.7818 6.7087 194.082 208.976 425.765 425.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 410 6.4e-05 1024 150 2340 32768 75.1873 13.4833 75.7322 417.763 582.403 582.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1040 0.000256 1024 245 1560 60416 5.88694 3.40915 86.0964 121.645 217.167 217.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1270 3.2e-05 4096 300 3420 519168 228.877 131.646 5535.48 3907.35 9803.63 9803.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1630 6.4e-05 1024 100 600 300288 17.5748 13.4963 132.472 418.48 582.123 582.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 440 0.001024 1024 50 480 14400 0.692192 4.14925 43.3186 48.2035 48.2591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1330 0.000512 1024 80 600 37248 1.66323 13.0711 52.3694 67.1468 67.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 450 0.000256 512 145 420 12288 6.1881 1.62672 2.95571 49.7422 60.6916 60.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1030 0.000128 2048 250 1740 119808 23.3919 14.4116 308.364 416.793 763.091 763.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 6.4e-05 1024 120 600 290304 21.2036 13.9366 137.322 418.481 591.072 591.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 670 6.4e-05 512 90 1620 245760 15.9089 6.61709 153.508 206.271 382.521 382.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 410 6.4e-05 1024 150 2340 24576 72.545 13.156 47.6711 395.886 529.503 529.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1040 0.000256 1024 245 1560 59904 5.76947 3.36896 70.5141 115.468 195.25 195.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1270 3.2e-05 4096 300 3420 520192 229.123 131.81 5122.44 3931.37 9415.02 9415.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1630 6.4e-05 1024 100 600 299008 17.5561 13.5148 123.04 417.929 572.144 572.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 440 0.001024 1024 50 480 14336 0.691744 3.97683 43.2832 47.9962 48.0522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1330 0.000512 1024 80 600 37120 1.65533 12.1385 52.2854 66.1222 66.1794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 450 0.000256 512 145 420 8192 6.42038 1.62406 2.42019 49.7932 60.4344 60.5918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1030 0.000128 2048 250 1740 120832 23.43 14.3343 289.303 418.291 745.483 745.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 6.4e-05 1024 120 600 288768 21.2097 13.492 128.146 418.767 581.748 581.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 670 6.4e-05 512 90 1620 245760 16.3926 6.70544 138.238 209.087 370.637 370.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 60 410 6.4e-05 1024 150 2340 0 13.1932 0.005376 395.942 409.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1040 0.000256 1024 245 1560 59392 5.91642 16.6031 65.2497 513.335 601.317 192.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1270 3.2e-05 4096 300 3420 519680 229.985 131.998 4665.8 3916.43 8944.5 8944.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1630 6.4e-05 1024 100 600 299520 17.5392 13.4882 112.089 417.555 560.773 560.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 440 0.001024 1024 50 480 14080 0.6848 3.78893 43.0244 47.5452 47.6037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1330 0.000512 1024 80 600 37120 1.66243 11.2982 52.3609 65.3657 65.4216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 450 0.000256 512 145 420 10240 6.11248 1.58099 2.74566 48.4483 59.0732 59.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1030 0.000128 2048 250 1740 117760 23.2753 14.3701 257.864 412.849 708.491 708.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 6.4e-05 1024 120 600 286720 21.1452 13.4251 116.464 415.845 567.009 567.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 670 6.4e-05 512 90 1620 245760 15.93 6.62342 127.894 206.328 356.989 357.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 410 6.4e-05 1024 150 2340 0 12.9797 0.005792 385.053 398.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1040 0.000256 1024 245 1560 58880 5.85146 16.3561 59.707 500.503 582.64 184.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1270 3.2e-05 4096 300 3456 520960 228.429 131.709 8460.19 3928.24 12748.9 12749.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1630 6.4e-05 1024 100 576 300544 17.564 13.504 199.729 419.132 650.032 650.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 440 0.001024 1024 50 448 14976 0.69632 9.75667 44.4831 54.9786 55.0357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1330 0.000512 1024 80 640 37376 1.66563 20.7501 52.4639 74.9218 74.9776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 450 0.000256 512 145 384 14336 6.42579 1.70058 3.84954 52.3836 64.542 64.6902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1030 0.000128 2048 250 1728 122624 23.2548 14.3913 473.63 419.014 930.423 930.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1420 6.4e-05 1024 120 576 290560 21.19 13.6641 206.502 418.974 660.463 660.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 670 6.4e-05 512 90 1600 251904 15.9028 6.71155 250.277 208.923 482.034 482.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 410 6.4e-05 1024 150 2368 32768 75.0878 13.4883 97.8234 417.661 604.3 604.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1040 0.000256 1024 245 1600 60928 5.86749 3.41606 112.003 121.506 242.922 243.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1270 3.2e-05 4096 300 3456 520704 228.845 131.72 5426.41 3922.99 9710.26 9710.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1630 6.4e-05 1024 100 576 300288 17.5937 13.5042 133.857 419.389 584.448 584.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 440 0.001024 1024 50 448 14912 0.694688 9.71776 43.1493 53.6052 53.6627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1330 0.000512 1024 80 640 37312 1.6656 13.4574 52.4678 67.6349 67.6905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 450 0.000256 512 145 384 14336 6.43658 1.7039 2.69738 52.4562 63.474 63.6183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1030 0.000128 2048 250 1728 122368 23.3203 14.336 304.005 419.496 761.287 761.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1420 6.4e-05 1024 120 576 290304 21.2266 13.4998 135.652 419.411 589.914 590.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 670 6.4e-05 512 90 1600 249856 16.0713 6.70925 159.837 209.134 391.963 392.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 410 6.4e-05 1024 150 2368 32768 75.1914 13.5839 63.8203 418.207 571.045 571.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1040 0.000256 1024 245 1600 60416 5.8655 3.40992 71.7317 121.239 202.375 202.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1270 3.2e-05 4096 300 3456 519936 228.699 131.751 4464.45 3910.36 8735.55 8735.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1630 6.4e-05 1024 100 576 300288 17.5447 13.4941 114.098 418.947 564.187 564.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 440 0.001024 1024 50 448 14880 0.694272 9.63174 43.5349 53.9028 53.9622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1330 0.000512 1024 80 640 37248 1.66726 11.2987 52.3787 65.3872 65.4418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 450 0.000256 512 145 384 12288 6.44384 1.68346 2.16138 51.741 62.2131 62.3542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1030 0.000128 2048 250 1728 122112 23.2385 14.3586 250.718 418.494 706.941 707.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1420 6.4e-05 1024 120 576 289536 21.175 13.5031 114.062 418.368 567.241 567.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 670 6.4e-05 512 90 1600 245760 15.8965 6.61802 131.157 206.208 360.096 360.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 410 6.4e-05 1024 150 2368 24576 75.6776 13.3209 40.1868 412.236 541.664 541.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1040 0.000256 1024 245 1600 59904 5.86746 3.40019 59.1696 118.554 187.122 187.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1270 3.2e-05 4096 300 3456 520192 229.259 131.811 3867.99 3914.93 8144.26 8144.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1630 6.4e-05 1024 100 576 300032 17.68 13.4995 324.634 419.55 775.463 775.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 440 0.001024 1024 50 448 14848 0.693504 9.67475 43.7594 54.1708 54.2373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1330 0.000512 1024 80 640 37248 1.66154 9.69728 52.4556 63.857 63.9148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 450 0.000256 512 145 384 12288 6.54563 1.70598 2.22333 52.4874 63.1477 63.2905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1030 0.000128 2048 250 1728 121856 23.3219 14.379 299.155 418.31 755.292 755.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1420 6.4e-05 1024 120 576 289792 21.3294 13.6809 277.074 419.525 731.739 731.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 670 6.4e-05 512 90 1600 245760 16.376 6.70774 112.408 209.123 344.829 345.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 410 6.4e-05 1024 150 2368 32768 75.1521 13.4844 46.0155 418.074 552.966 553.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1040 0.000256 1024 245 1600 60416 5.8744 3.40381 51.2938 120.785 181.486 181.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1270 3.2e-05 4096 300 3456 520960 229.626 132.013 11350.5 3928.87 15641.3 15641.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1630 6.4e-05 1024 100 576 300480 17.6541 13.5268 270.501 418.971 720.756 720.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 440 0.001024 1024 50 448 14960 0.694624 13.9121 43.5165 58.1656 58.2224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1330 0.000512 1024 80 640 37360 1.66726 28.3771 52.4503 82.5393 82.5951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 450 0.000256 512 145 384 14080 6.48272 1.71053 4.8727 52.5607 65.8061 65.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1030 0.000128 2048 250 1728 122560 23.3697 14.371 637.643 419.038 1094.55 1094.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 6.4e-05 1024 120 576 290560 21.2821 13.5844 275.107 418.979 729.081 729.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 670 6.4e-05 512 90 1600 253440 15.9421 6.72768 331.149 209.606 563.641 563.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 410 6.4e-05 1024 150 2368 35840 74.9263 13.5274 145.428 419.031 653.155 653.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1040 0.000256 1024 245 1600 60800 5.89418 3.42426 151.527 121.649 282.624 282.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1270 3.2e-05 4096 300 3456 520320 229.038 131.899 6879.55 3915.63 11156.4 11156.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1630 6.4e-05 1024 100 576 300480 17.6036 13.5148 173.878 419.367 624.464 624.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 440 0.001024 1024 50 448 14880 0.69344 13.8306 43.4852 58.0498 58.1067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1330 0.000512 1024 80 640 37280 1.66554 17.408 52.4431 71.5602 71.6147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 450 0.000256 512 145 384 12800 6.43782 1.68611 3.1329 51.7723 63.209 63.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1030 0.000128 2048 250 1728 122240 23.3547 14.3608 387.39 423.787 849.02 849.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 6.4e-05 1024 120 576 290560 21.226 13.5092 168.563 419.379 622.811 622.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 670 6.4e-05 512 90 1600 250880 16.0966 6.72154 210.315 209.813 443.158 443.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 410 6.4e-05 1024 150 2368 30720 74.5524 13.3714 76.9752 412.573 577.708 577.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1040 0.000256 1024 245 1600 60160 5.84794 3.38944 92.2757 119.851 221.493 221.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1270 3.2e-05 4096 300 3456 519360 229.928 132.038 5696.25 3917.46 9975.94 9976.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1630 6.4e-05 1024 100 576 300000 17.6372 13.5414 145.101 419.039 595.418 595.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 440 0.001024 1024 50 448 14880 0.697856 13.8896 43.8047 58.4352 58.4898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1330 0.000512 1024 80 640 37200 1.66691 14.3048 52.3936 68.4083 68.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 450 0.000256 512 145 384 11520 6.52384 1.69027 2.69891 51.802 62.8938 63.0352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1030 0.000128 2048 250 1728 121920 23.3114 14.4276 319.881 417.927 775.679 775.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 6.4e-05 1024 120 576 289920 21.2852 13.525 138.554 419.057 592.551 592.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 670 6.4e-05 512 90 1600 245760 15.9604 6.62816 167.568 206.432 396.804 396.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 410 6.4e-05 1024 150 2368 30720 74.6452 13.3509 63.7142 412.661 564.614 564.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1040 0.000256 1024 245 1600 60480 5.89136 3.42032 76.452 120.375 206.266 206.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1270 3.2e-05 4096 300 3456 519680 229.582 131.981 4891.68 3918.87 9172.39 9172.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1630 6.4e-05 1024 100 576 300160 17.5654 13.4943 129.489 419.519 580.169 580.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 440 0.001024 1024 50 448 14720 0.696288 14.1208 42.562 57.4206 57.4782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1330 0.000512 1024 80 640 37120 1.65878 12.503 52.3362 66.5418 66.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 450 0.000256 512 145 384 10240 6.56134 1.6855 2.23434 51.8364 62.5017 62.6463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1030 0.000128 2048 250 1728 120320 23.2449 14.3076 271.532 416.318 725.535 725.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1420 6.4e-05 1024 120 576 290560 21.1898 13.4969 127.236 419.536 581.589 581.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 670 6.4e-05 512 90 1600 245760 15.9183 6.61754 146.605 206.451 375.81 375.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 410 6.4e-05 1024 150 2368 20480 76.1804 13.3183 37.6402 412.721 540.097 540.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1040 0.000256 1024 245 1600 58880 5.8319 3.37107 64.6248 119.158 193.118 193.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1270 3.2e-05 4096 300 3456 520000 229.459 131.884 4474.18 3910.39 8746.2 8746.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1630 6.4e-05 1024 100 576 300000 17.6248 13.5227 118.93 419.105 569.283 569.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 440 0.001024 1024 50 448 14800 0.69408 13.74 43.4645 57.939 57.9947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1330 0.000512 1024 80 640 37200 1.66602 11.3947 52.4948 65.5968 65.6548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 450 0.000256 512 145 384 12800 6.45808 1.68822 2.50154 51.8553 62.6837 62.8238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1030 0.000128 2048 250 1728 121600 23.3276 14.3481 252.24 417.242 707.288 707.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1420 6.4e-05 1024 120 576 289600 21.3086 13.5321 116.566 419.118 570.652 570.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 670 6.4e-05 512 90 1600 243200 16.1341 6.6296 130.977 206.461 360.41 360.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 410 6.4e-05 1024 150 2368 25600 75.6687 13.3421 42.8108 412.729 544.783 544.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1040 0.000256 1024 245 1600 59200 5.85226 3.3759 59.0568 119.2 187.617 187.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1270 3.2e-05 4096 300 3456 520704 228.961 131.877 10445.9 3922.64 14729.7 14730
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1630 6.4e-05 1024 100 576 300480 17.5864 13.5086 243.742 419.408 694.349 694.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 440 0.001024 1024 50 448 14976 0.69824 7.59398 43.5691 51.9057 51.9624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1330 0.000512 1024 80 640 37344 1.67117 26.3188 52.4823 80.5193 80.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 450 0.000256 512 145 384 13824 6.37069 1.68688 4.68509 51.7529 64.682 64.8435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1030 0.000128 2048 250 1728 122496 23.2664 14.3913 587.158 418.718 1043.67 1043.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 6.4e-05 1024 120 576 290304 21.2035 13.5086 255.712 419.165 709.725 709.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 670 6.4e-05 512 90 1600 251904 15.8165 6.69053 303.458 208.536 534.731 534.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 410 6.4e-05 1024 150 2368 30720 74.5209 13.5119 116.321 412.517 617.111 617.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1040 0.000256 1024 245 1600 60672 5.87267 3.41379 140.078 120.49 269.986 270.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1270 3.2e-05 4096 300 3456 519936 228.626 131.746 6530.22 3928.76 10819.6 10819.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1630 6.4e-05 1024 100 576 300288 17.5558 13.4963 152.486 418.858 602.496 602.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 440 0.001024 1024 50 448 14880 0.694336 4.65226 43.4085 48.7974 48.8528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1330 0.000512 1024 80 640 37248 1.66298 16.621 52.3756 70.6999 70.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 450 0.000256 512 145 384 12288 6.45414 1.68349 2.97357 51.7355 63.0307 63.1835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1030 0.000128 2048 250 1728 122112 23.2578 14.3362 367.817 418.492 824.033 824.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 6.4e-05 1024 120 576 289536 21.1784 13.4961 160.508 418.361 613.67 613.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 670 6.4e-05 512 90 1600 245760 15.9058 6.61523 197.85 206.211 426.803 426.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 410 6.4e-05 1024 150 2368 24576 75.6694 13.3194 59.0814 412.229 560.536 560.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1040 0.000256 1024 245 1600 59904 5.86739 3.40365 87.2444 121.008 217.652 217.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1270 3.2e-05 4096 300 3456 519552 229.678 132.028 5369.43 3934.82 9666.24 9666.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1630 6.4e-05 1024 100 576 300096 17.5857 13.5148 124.797 419.277 575.277 575.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 440 0.001024 1024 50 448 14832 0.69264 12.4325 42.4564 55.625 55.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1330 0.000512 1024 80 640 37152 1.65965 13.3679 52.3537 67.4256 67.4816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 450 0.000256 512 145 384 9216 6.35267 1.62406 2.16422 49.7527 60.0734 60.2235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1030 0.000128 2048 250 1728 122112 23.2185 14.3565 301.528 417.949 757.181 757.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 6.4e-05 1024 120 576 290304 21.2194 13.5065 130.587 419.292 584.734 584.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 670 6.4e-05 512 90 1600 239616 16.0478 6.57706 154.449 204.351 381.635 381.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 410 6.4e-05 1024 150 2368 18432 73.6894 13.3656 36.7546 396.145 520.194 520.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1040 0.000256 1024 245 1600 59904 5.80166 3.3847 71.2004 116.555 197.074 197.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1270 3.2e-05 4096 300 3456 519168 228.928 131.669 4754.63 3930.23 9045.73 9045.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1630 6.4e-05 1024 100 576 299520 17.5791 14.7647 122.098 418.877 573.419 573.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 440 0.001024 1024 50 448 14784 0.695456 12.4399 42.7622 55.9391 55.9975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1330 0.000512 1024 80 640 37056 1.65478 12.0136 52.2994 66.0095 66.0685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 450 0.000256 512 145 384 6144 6.52435 1.62429 1.704 49.7907 59.8255 59.9656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1030 0.000128 2048 250 1728 121344 23.226 14.3472 265.612 417.086 720.403 720.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 6.4e-05 1024 120 576 288768 21.2672 13.5 115.394 418.893 569.183 569.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 670 6.4e-05 512 90 1600 245760 15.9287 6.62166 139.32 206.473 368.557 368.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 64 410 6.4e-05 1024 150 2368 0 13.185 0.004832 396.174 409.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1040 0.000256 1024 245 1600 58368 5.84944 16.5576 61.7029 512.778 597.095 187.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1270 3.2e-05 4096 300 3456 518400 230.309 132.117 4185.52 3916.6 8464.84 8465.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1630 6.4e-05 1024 100 576 299520 17.5833 13.5127 110.791 419.767 561.757 561.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 440 0.001024 1024 50 448 14640 0.690688 12.3003 42.2717 55.3083 55.3671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1330 0.000512 1024 80 640 36960 1.65027 10.4964 52.1877 64.379 64.4373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 450 0.000256 512 145 384 7680 6.73792 1.69021 1.88211 51.8417 62.3373 62.4822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1030 0.000128 2048 250 1728 120960 23.3801 14.346 234.729 417.968 690.558 690.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 6.4e-05 1024 120 576 288000 21.2638 14.2663 102.362 417.593 555.612 555.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 670 6.4e-05 512 90 1600 245760 15.9304 6.62854 124.817 206.337 353.924 354.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 410 6.4e-05 1024 150 2368 30720 74.5459 13.3349 48.0101 412.478 548.62 548.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1040 0.000256 1024 245 1600 59520 5.82957 3.38067 55.7588 118.128 183.229 183.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1270 3.2e-05 4096 300 3456 520576 229.729 131.957 9805.51 3929.89 14097.4 14097.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1630 6.4e-05 1024 100 576 300384 17.6318 13.5214 226.453 419.296 677.003 677.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 440 0.001024 1024 50 448 14952 0.696128 7.0144 43.4729 51.2261 51.2849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1330 0.000512 1024 80 640 37352 1.66714 24.6263 52.5111 78.847 78.9062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 450 0.000256 512 145 384 12544 6.4769 1.69552 4.05318 51.9323 64.3398 64.4961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1030 0.000128 2048 250 1728 122304 23.3567 14.3697 550.724 418.789 1007.37 1007.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 6.4e-05 1024 120 576 290304 21.2885 14.148 238.299 419.316 693.185 693.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 670 6.4e-05 512 90 1600 250880 16.081 6.73056 292.48 209.473 524.988 525.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 410 6.4e-05 1024 150 2368 28672 75.3032 13.3673 101.147 413.949 604.011 604.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1040 0.000256 1024 245 1600 60480 5.90006 3.42317 130.308 121.802 261.566 261.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1270 3.2e-05 4096 300 3456 520576 229.048 131.84 6251.68 3908.39 10521.2 10521.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1630 6.4e-05 1024 100 576 300160 17.5963 13.5087 145.087 418.975 595.269 595.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 440 0.001024 1024 50 448 14896 0.693888 4.53606 42.4662 47.7392 47.7962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1330 0.000512 1024 80 640 37296 1.66762 15.5668 52.4616 69.7393 69.7963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 450 0.000256 512 145 384 10752 6.40122 1.65344 2.77498 50.7253 61.743 61.8923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1030 0.000128 2048 250 1728 121856 23.3221 14.3705 349.678 418.61 806.117 806.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 6.4e-05 1024 120 576 289408 21.2424 14.1319 152.14 418.384 606.03 606.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 670 6.4e-05 512 90 1600 243712 16.1764 6.64464 183.336 206.903 413.282 413.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 410 6.4e-05 1024 150 2368 14336 75.9387 13.2353 33.3953 404.169 526.981 527.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1040 0.000256 1024 245 1600 60032 5.89824 3.41654 82.5273 119.222 211.202 211.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1270 3.2e-05 4096 300 3456 518784 229.999 131.92 5265.28 3928.24 9555.73 9555.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1630 6.4e-05 1024 100 576 299712 17.6457 13.5328 123.475 418.517 573.273 573.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 440 0.001024 1024 50 448 14784 0.693952 4.07318 42.3239 47.133 47.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1330 0.000512 1024 80 640 37128 1.66061 13.2956 52.3207 67.3198 67.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 450 0.000256 512 145 384 10752 6.41536 1.66272 2.47101 50.7633 61.4907 61.6457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1030 0.000128 2048 250 1728 122304 23.3599 14.373 296.455 418.86 753.179 753.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 6.4e-05 1024 120 576 288960 21.3427 13.5235 128.274 418.529 581.798 581.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 670 6.4e-05 512 90 1600 247296 16.3813 6.72918 156.638 209.379 389.343 389.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 410 6.4e-05 1024 150 2368 21504 74.776 13.2567 42.1803 404.168 534.621 534.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1040 0.000256 1024 245 1600 60480 5.9073 3.42538 70.1046 118.818 198.385 198.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1270 3.2e-05 4096 300 3456 519680 228.417 131.57 4625.14 3924.05 8909.46 8909.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1630 6.4e-05 1024 100 576 299264 17.5604 13.4986 108.163 418.582 557.911 558.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 440 0.001024 1024 50 448 14784 0.69632 3.36541 43.4547 47.5595 47.6162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1330 0.000512 1024 80 640 37184 1.66858 11.7332 52.4697 65.9139 65.9719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 450 0.000256 512 145 384 7168 6.2793 1.58093 1.91734 48.4005 58.3567 58.5105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1030 0.000128 2048 250 1728 121856 23.3142 14.363 258.032 418.974 714.82 714.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 6.4e-05 1024 120 576 288512 21.2627 14.1728 112.338 418.596 566.508 566.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 670 6.4e-05 512 90 1600 229376 16.4406 6.56374 127.557 202.21 352.99 353.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 410 6.4e-05 1024 150 2368 0 12.929 0.004096 384.917 397.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1040 0.000256 1024 245 1600 59136 5.84538 16.3141 60.7029 500.695 583.775 185.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1270 3.2e-05 4096 300 3456 517440 230.855 132.011 4082.62 3913.66 8359.44 8359.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1630 6.4e-05 1024 100 576 299040 17.6471 13.5198 96.9999 418.403 546.676 546.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 440 0.001024 1024 50 448 14560 0.6912 10.8682 43.2102 54.8125 54.8721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1330 0.000512 1024 80 640 36960 1.65536 10.3823 52.2832 64.3646 64.4223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 450 0.000256 512 145 384 0 1.5863 0.004256 48.4126 50.0872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1030 0.000128 2048 250 1728 120960 23.2728 15.9124 228.606 464.287 732.294 682.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 6.4e-05 1024 120 576 288960 21.2788 13.525 100.926 418.407 554.269 554.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 670 6.4e-05 512 90 1600 232960 16.6402 6.59456 114.934 204.81 343.196 343.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 410 6.4e-05 1024 150 2368 0 12.9364 0.005536 389.41 402.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1040 0.000256 1024 245 1600 58240 5.81974 16.2845 53.2331 503.109 578.663 176.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1270 3.2e-05 4096 300 3456 520704 228.874 131.713 9724.84 3907.57 13993.3 13993.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1630 6.4e-05 1024 100 576 300288 17.5962 13.5004 227.982 418.955 678.139 678.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 440 0.001024 1024 50 448 14912 0.692224 6.87514 42.4272 50.0366 50.0915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1330 0.000512 1024 80 640 37312 1.66502 24.3139 52.4081 78.4293 78.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 450 0.000256 512 145 384 14336 6.43686 1.70182 4.61386 52.3941 65.3281 65.4797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1030 0.000128 2048 250 1728 122368 23.3222 14.3544 546.523 418.99 1003.32 1003.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 6.4e-05 1024 120 576 290304 21.2176 13.4968 238.807 418.917 692.572 692.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 670 6.4e-05 512 90 1600 249856 16.05 6.71146 282.583 208.886 514.445 514.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 410 6.4e-05 1024 150 2368 32768 75.169 13.484 112.579 417.58 619.054 619.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1040 0.000256 1024 245 1600 60416 5.86435 3.40787 128.683 121.109 259.196 259.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1270 3.2e-05 4096 300 3456 520192 229.203 131.813 6541.9 3912.2 10815.4 10815.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1630 6.4e-05 1024 100 576 300032 17.5959 13.5028 153.24 419.083 603.522 603.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 440 0.001024 1024 50 448 14848 0.69472 4.62243 43.4851 48.8462 48.9021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1330 0.000512 1024 80 640 37248 1.66707 16.2386 52.4194 70.3679 70.4219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 450 0.000256 512 145 384 12288 6.55203 1.70784 3.20643 52.4482 64.0955 64.2478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1030 0.000128 2048 250 1728 121856 23.2551 14.3341 365.2 417.892 820.811 820.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 6.4e-05 1024 120 576 289792 21.257 13.6582 160.216 419.095 614.355 614.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 670 6.4e-05 512 90 1600 245760 16.3838 6.70755 179.732 208.978 412.021 412.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 410 6.4e-05 1024 150 2368 32768 75.1986 13.484 74.0529 417.774 580.746 580.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1040 0.000256 1024 245 1600 60416 5.87382 3.5513 85.677 120.884 216.124 216.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1270 3.2e-05 4096 300 3456 519168 228.913 131.676 5427.1 3924.58 9712.55 9712.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1630 6.4e-05 1024 100 576 299520 17.6078 13.4962 126.751 418.786 576.746 576.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 440 0.001024 1024 50 448 14784 0.69232 3.84413 43.4237 48.0045 48.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1330 0.000512 1024 80 640 37056 1.6585 13.568 52.2818 67.55 67.6086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 450 0.000256 512 145 384 6144 6.5201 1.62454 1.82838 49.7794 59.9344 60.0903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1030 0.000128 2048 250 1728 121344 23.2286 14.3314 303.128 416.995 757.814 757.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 6.4e-05 1024 120 576 288768 21.2907 13.4962 132.785 418.795 586.501 586.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 670 6.4e-05 512 90 1600 245760 15.9268 6.61606 148.071 206.423 377.256 377.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 410 6.4e-05 1024 150 2368 0 13.1515 0.005696 396.089 409.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1040 0.000256 1024 245 1600 58368 5.84714 16.5247 69.1223 512.659 604.371 195.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1270 3.2e-05 4096 300 3456 520192 229.127 131.832 4985.59 3914.53 9261.35 9261.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1630 6.4e-05 1024 100 576 299008 17.563 15.8106 116.932 417.776 568.184 568.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 440 0.001024 1024 50 448 14592 0.690656 3.53491 42.1385 46.4094 46.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1330 0.000512 1024 80 640 37120 1.66339 12.5563 52.4042 66.6676 66.7197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 450 0.000256 512 145 384 8192 6.42099 1.62611 2.20013 49.7755 60.2051 60.3526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1030 0.000128 2048 250 1728 120832 23.4142 14.3319 276.148 418.126 732.149 732.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 6.4e-05 1024 120 576 288768 21.2011 13.4943 121.965 417.783 574.571 574.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 670 6.4e-05 512 90 1600 245760 16.4039 6.70768 131.532 209.011 363.877 364.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 64 410 6.4e-05 1024 150 2368 0 13.1584 0.00512 395.79 409.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1040 0.000256 1024 245 1600 59392 5.91792 16.5728 64.2247 514.308 601.235 192.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1270 3.2e-05 4096 300 3456 519680 230.014 131.999 4601.49 3916.99 8880.79 8881.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1630 6.4e-05 1024 100 576 298240 17.5707 13.4874 107.86 417.629 556.647 556.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 440 0.001024 1024 50 448 14400 0.688288 3.39763 43.0229 47.1525 47.2084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1330 0.000512 1024 80 640 36800 1.6425 11.2681 52.0754 65.0297 65.0856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 450 0.000256 512 145 384 0 1.58256 0.005952 48.3942 50.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1030 0.000128 2048 250 1728 117760 23.2776 15.8776 253.021 461.313 753.705 703.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 6.4e-05 1024 120 576 286720 21.1493 13.4169 112.959 415.924 563.578 563.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 670 6.4e-05 512 90 1600 245760 15.9333 6.61901 122.577 206.363 351.706 351.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 410 6.4e-05 1024 150 2368 0 12.9249 0.004704 385.047 398.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1040 0.000256 1024 245 1600 58880 5.8487 16.298 59.8531 500.016 582.224 184.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1270 3.2e-05 4096 300 3456 519168 229.272 131.715 4354.56 3929.52 8645.34 8645.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1630 6.4e-05 1024 100 576 299520 17.5934 13.5502 103.061 418.869 553.177 553.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 440 0.001024 1024 50 448 14592 0.69536 3.10966 42.3575 46.205 46.2621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1330 0.000512 1024 80 640 36864 1.65149 11.1946 52.2516 65.1415 65.1959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 450 0.000256 512 145 384 0 1.62611 0.00432 49.8154 51.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1030 0.000128 2048 250 1728 119808 23.129 16.0963 239.608 463.072 742.116 690.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 6.4e-05 1024 120 576 285696 21.2953 13.5774 105.783 416.758 557.541 557.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 670 6.4e-05 512 90 1600 221184 16.4015 6.53699 100.521 198.193 321.864 322.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 410 6.4e-05 1024 150 2368 0 13.1588 0.004096 396.117 409.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1040 0.000256 1024 245 1600 58368 5.86986 16.5345 54.7242 512.431 589.773 180.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1270 3.2e-05 4096 300 3456 520448 230.032 131.893 15232.7 3924.48 19519.4 19519.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1630 6.4e-05 1024 100 640 300160 17.7201 13.5151 360.736 419.206 811.287 811.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 440 0.001024 1024 50 512 14368 0.718848 11.1493 45.7148 57.6265 57.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1330 0.000512 1024 80 640 37408 1.67027 20.6123 52.482 74.8084 74.8665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1270 3.2e-05 4096 300 3456 520448 228.638 131.748 9467.4 3933.64 13761.7 13762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1630 6.4e-05 1024 100 640 300160 17.5651 13.7515 242.906 419.429 693.753 693.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 440 0.001024 1024 50 512 14336 0.695872 11.3625 43.9553 56.0575 56.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1330 0.000512 1024 80 640 37376 1.67085 23.6012 52.4999 77.8151 77.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1270 3.2e-05 4096 300 3456 520192 229.123 131.78 6114.48 3915.07 10390.7 10391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1630 6.4e-05 1024 100 640 300032 17.5969 13.5004 162.272 419.311 612.78 612.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 440 0.001024 1024 50 512 14272 0.69632 11.317 43.1771 55.2332 55.2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1330 0.000512 1024 80 640 37312 1.66454 15.3078 52.4581 69.4723 69.5316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1270 3.2e-05 4096 300 3456 519936 228.644 131.735 4985.3 3932.73 9278.7 9278.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1630 6.4e-05 1024 100 640 299904 17.5516 15.0974 135.345 419.177 587.276 587.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 440 0.001024 1024 50 512 14208 0.692224 11.2579 42.5044 54.4973 54.5559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1330 0.000512 1024 80 640 37248 1.66707 12.6034 52.4124 66.7246 66.7828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1270 3.2e-05 4096 300 3456 520192 229.243 131.788 4462.38 3915.9 8739.59 8739.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1630 6.4e-05 1024 100 640 300032 17.5915 13.501 122.693 419.479 573.368 573.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 440 0.001024 1024 50 512 14208 0.6984 11.2558 41.644 53.6428 53.7014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1330 0.000512 1024 80 640 37248 1.664 11.3481 52.4694 65.5238 65.5851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1270 3.2e-05 4096 300 3456 519680 229.568 131.967 4081.7 3937.09 8380.6 8380.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1630 6.4e-05 1024 100 640 299520 17.5707 13.4963 114.636 419.525 565.328 565.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 440 0.001024 1024 50 512 14080 0.6936 11.1595 43.7676 55.6626 55.7179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1330 0.000512 1024 80 640 37120 1.65811 10.6217 52.3388 64.6599 64.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1270 3.2e-05 4096 300 3456 519168 228.956 131.684 3770.65 3910.04 8041.62 8041.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1630 6.4e-05 1024 100 640 299520 17.5931 13.5004 106.464 418.773 556.434 556.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 440 0.001024 1024 50 512 14016 0.690176 11.0367 43.5564 55.3287 55.3839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1330 0.000512 1024 80 640 37056 1.65491 9.67885 52.2808 63.658 63.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1270 3.2e-05 4096 300 3456 517888 229.899 131.909 3525.98 3918.4 7806.45 7806.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1630 6.4e-05 1024 100 640 299264 17.5778 13.4986 102.074 418.977 552.228 552.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 440 0.001024 1024 50 512 14112 0.696736 11.1644 44.7938 56.7019 56.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1330 0.000512 1024 80 640 37184 1.66707 9.30496 52.5108 63.5246 63.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1270 3.2e-05 4096 300 3456 520192 229.15 131.822 3374.7 3913.99 7649.95 7650.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1630 6.4e-05 1024 100 640 299008 17.6192 13.4869 360.241 418.092 809.546 809.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 440 0.001024 1024 50 512 14080 0.694848 11.1587 44.2798 56.1768 56.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1330 0.000512 1024 80 640 37120 1.6617 8.572 52.4264 62.703 62.7626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1270 3.2e-05 4096 300 3420 517888 230.967 131.902 14775.2 3913.87 19052.2 19052.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1630 6.4e-05 1024 100 600 300160 17.6253 14.7313 343.03 418.463 793.955 794.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 440 0.001024 1024 50 480 14336 0.712832 10.4814 43.6737 54.9094 54.9588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1330 0.000512 1024 80 600 37184 1.65958 7.85165 52.3189 61.8745 61.9336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 450 0.000256 512 145 420 7168 6.27712 1.58061 2.85942 48.3829 59.2846 59.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1030 0.000128 2048 250 1740 121856 23.3762 14.3796 329.104 425.312 792.305 792.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1420 6.4e-05 1024 120 600 290304 21.2676 13.499 357.385 418.481 810.77 810.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 670 6.4e-05 512 90 1620 243712 15.3983 6.56384 96.0627 202.148 320.387 320.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 60 410 6.4e-05 1024 150 2340 0 12.9334 0.004416 384.809 397.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1040 0.000256 1024 245 1560 59136 5.85699 16.3105 42.1519 499.387 563.917 166.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1270 3.2e-05 4096 300 3456 519680 228.89 131.592 12101.6 3905.37 16367.8 16368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1630 6.4e-05 1024 100 576 299264 17.6729 13.5228 326.594 418.421 776.317 776.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 440 0.001024 1024 50 448 14784 0.697824 9.65299 45.0683 55.461 55.5075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1330 0.000512 1024 80 640 37184 1.67184 8.20134 52.4464 62.3605 62.4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 450 0.000256 512 145 384 7168 6.27994 1.57875 2.63834 48.3794 59.0602 59.2056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1030 0.000128 2048 250 1728 121856 23.3809 14.3251 314.785 418.733 771.36 771.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1420 6.4e-05 1024 120 576 288512 21.3631 13.4939 341.991 418.591 795.571 795.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 670 6.4e-05 512 90 1600 229376 16.4454 7.36192 88.1634 202.125 314.309 314.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 64 410 6.4e-05 1024 150 2368 0 12.9359 0.004448 384.764 397.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1040 0.000256 1024 245 1600 59136 5.85597 16.7328 42.4498 499.92 565.177 167.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1270 3.2e-05 4096 300 3450 515200 233.71 132.579 15138.7 3919.88 19425.2 19425.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1630 6.4e-05 1024 100 600 297920 17.755 13.5212 355.935 418.002 805.318 805.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 440 0.001024 1024 50 450 14560 0.7168 9.5296 44.1619 54.4533 54.4993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1330 0.000512 1024 80 600 37240 1.66957 7.94448 52.4792 62.1358 62.1921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 450 0.000256 512 145 400 8960 6.19482 1.58128 3.45571 48.4281 59.8447 59.9875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1030 0.000128 2048 250 1750 118720 23.5717 14.3323 316.912 415.39 770.343 770.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1420 6.4e-05 1024 120 600 291200 21.3182 13.5903 370.253 418.02 823.318 823.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 670 6.4e-05 512 90 1600 232960 16.6419 6.59866 92.2439 204.62 320.324 320.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 50 410 6.4e-05 1024 150 2350 0 12.944 0.005952 384.936 397.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1040 0.000256 1024 245 1600 58240 5.83245 16.2922 43.2472 498.766 564.346 166.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1270 3.2e-05 4096 300 3408 519680 230.199 131.592 14833.6 3914.93 19110.6 19110.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1630 6.4e-05 1024 100 576 299040 17.7284 13.523 344.657 418.168 794.18 794.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 440 0.001024 1024 50 432 14840 0.716736 9.67475 45.0434 55.4774 55.5254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1330 0.000512 1024 80 624 36960 1.64896 8.18218 52.1937 62.0695 62.1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 450 0.000256 512 145 384 8960 6.20058 1.58224 3.3281 48.4339 59.7275 59.8733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1030 0.000128 2048 250 1728 118720 23.6118 14.3218 813.741 415.448 1267.25 1267.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1420 6.4e-05 1024 120 576 291200 21.2918 13.521 355.706 418.063 808.711 808.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 670 6.4e-05 512 90 1632 232960 16.6349 6.59235 92.2618 204.646 320.355 320.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 48 410 6.4e-05 1024 150 2352 0 12.9515 0.005536 384.991 398.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1040 0.000256 1024 245 1584 58240 5.82544 16.2996 41.9231 498.741 563 165.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1270 3.2e-05 4096 300 3424 520192 230.409 131.818 14708.8 3933.97 19005.3 19005.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1630 6.4e-05 1024 100 576 300544 17.7049 13.4988 328.516 419.631 779.455 779.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 440 0.001024 1024 50 448 14848 0.7168 9.80243 44.2772 54.8395 54.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1330 0.000512 1024 80 608 37376 1.66563 9.04192 52.5262 63.2766 63.3335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 450 0.000256 512 145 384 20480 6.07974 1.70605 6.81251 52.4915 67.2742 67.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1030 0.000128 2048 250 1728 121856 23.4004 14.3255 799.504 418.386 1255.75 1255.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1420 6.4e-05 1024 120 576 292864 21.2301 13.5768 342.054 419.581 796.574 796.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 670 6.4e-05 512 90 1600 253952 15.805 6.70941 113.776 209.158 345.664 345.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 410 6.4e-05 1024 150 2336 32768 75.1766 13.484 43.868 418.253 551.031 551.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1040 0.000256 1024 245 1568 60416 5.87898 3.40992 49.0296 120.701 179.148 179.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1270 3.2e-05 4096 300 3424 518400 228.228 131.379 6058.9 3900.91 10319.7 10320
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1630 6.4e-05 1024 100 576 299520 17.5443 13.5168 433.511 418.203 882.884 882.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 440 0.001024 1024 50 448 14400 0.69632 14.2947 43.6364 58.6724 58.7387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1330 0.000512 1024 80 608 36960 1.66381 13.5971 52.4923 67.7976 67.8524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 450 0.000256 512 145 384 15360 6.3095 1.69069 3.55414 52.0336 63.7705 63.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1030 0.000128 2048 250 1728 119040 23.1916 14.3099 488.343 413.709 939.687 939.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1420 6.4e-05 1024 120 576 291840 21.05 13.4833 456.539 418.157 909.363 909.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 670 6.4e-05 512 90 1600 245760 15.9301 6.62323 165.261 206.624 394.647 394.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 20 32 410 6.4e-05 1024 150 2336 0 13.3594 0.004096 412.979 426.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1040 0.000256 1024 245 1568 57600 5.92323 16.7601 71.5255 532.922 627.348 201.016
