<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu13p-flga2577-2-e</Part>
        <TopModelName>eclair</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.535</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>45</Best-caseLatency>
            <Average-caseLatency>45</Average-caseLatency>
            <Worst-caseLatency>45</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.225 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.225 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.225 us</Worst-caseRealTimeLatency>
            <Interval-min>46</Interval-min>
            <Interval-max>46</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>eclair.cpp:5</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>17</DSP>
            <FF>397</FF>
            <LUT>24280</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>eclair</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>eclair</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>eclair</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>eclair</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>eclair</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>eclair</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_0</name>
            <Object>input_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1</name>
            <Object>input_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ap_vld</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>feedback</name>
            <Object>feedback</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>eclair</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_backward_input_2_1_ap_fixed_16_6_4_0_0_s_fu_67</InstName>
                    <ModuleName>backward_input_2_1_ap_fixed_16_6_4_0_0_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>67</ID>
                    <BindInstances>mul_16s_8ns_24_1_1_U1 icmp_ln85_fu_1189_p2 or_ln85_fu_1203_p2 and_ln85_fu_1209_p2 delta_1_fu_1219_p2 xor_ln85_fu_1236_p2 or_ln85_2_fu_1241_p2 xor_ln85_1_fu_1247_p2 xor_ln85_2_fu_1252_p2 or_ln85_1_fu_1258_p2 and_ln85_1_fu_1264_p2 delta_2_fu_1270_p3 sparsemux_513_8_8_1_1_U2 mac_mulsub_16s_8ns_26s_27_4_1_U10 mac_mulsub_16s_8ns_26s_27_4_1_U10 mac_mulsub_16s_8ns_26s_27_4_1_U10 icmp_ln95_fu_2372_p2 or_ln95_fu_2392_p2 and_ln95_fu_2398_p2 add_ln95_fu_2408_p2 xor_ln95_fu_2423_p2 or_ln95_6_fu_2429_p2 xor_ln95_2_fu_2435_p2 xor_ln95_1_fu_2441_p2 xor_ln95_3_fu_2447_p2 or_ln95_1_fu_2453_p2 and_ln95_1_fu_2459_p2 or_ln95_8_fu_2465_p2 xor_ln95_4_fu_2471_p2 and_ln95_2_fu_2477_p2 or_ln95_2_fu_2483_p2 sparsemux_513_8_10_1_1_U3 mac_mulsub_16s_10ns_26s_27_4_1_U11 add_ln96_fu_3524_p2 mac_mulsub_16s_10ns_26s_27_4_1_U11 mac_mulsub_16s_10ns_26s_27_4_1_U11 icmp_ln96_fu_3572_p2 or_ln96_fu_3592_p2 and_ln96_fu_3598_p2 add_ln96_1_fu_3608_p2 xor_ln96_fu_3623_p2 or_ln96_6_fu_3629_p2 xor_ln96_2_fu_3635_p2 xor_ln96_1_fu_3641_p2 xor_ln96_3_fu_3647_p2 or_ln96_1_fu_3653_p2 and_ln96_1_fu_3659_p2 or_ln96_8_fu_3665_p2 xor_ln96_4_fu_3671_p2 and_ln96_2_fu_3677_p2 or_ln96_2_fu_3683_p2 sparsemux_513_8_10_1_1_U4 mac_mulsub_16s_10ns_26s_27_4_1_U12 add_ln97_fu_4724_p2 mac_mulsub_16s_10ns_26s_27_4_1_U12 mac_mulsub_16s_10ns_26s_27_4_1_U12 icmp_ln97_fu_4772_p2 or_ln97_fu_4792_p2 and_ln97_fu_4798_p2 add_ln97_1_fu_4808_p2 xor_ln97_fu_4823_p2 or_ln97_6_fu_4829_p2 xor_ln97_2_fu_4835_p2 xor_ln97_1_fu_4841_p2 xor_ln97_3_fu_4847_p2 or_ln97_1_fu_4853_p2 and_ln97_1_fu_4859_p2 or_ln97_8_fu_4865_p2 xor_ln97_4_fu_4871_p2 and_ln97_2_fu_4877_p2 or_ln97_2_fu_4883_p2 sparsemux_513_8_8_1_1_U5 mac_mulsub_16s_8ns_26s_27_4_1_U13 add_ln98_fu_5924_p2 mac_mulsub_16s_8ns_26s_27_4_1_U13 mac_mulsub_16s_8ns_26s_27_4_1_U13 icmp_ln98_fu_5972_p2 or_ln98_fu_5992_p2 and_ln98_fu_5998_p2 add_ln98_1_fu_6008_p2 xor_ln98_fu_6023_p2 or_ln98_6_fu_6029_p2 xor_ln98_2_fu_6035_p2 xor_ln98_1_fu_6041_p2 xor_ln98_3_fu_6047_p2 or_ln98_1_fu_6053_p2 and_ln98_1_fu_6059_p2 or_ln98_8_fu_6065_p2 xor_ln98_4_fu_6071_p2 and_ln98_2_fu_6077_p2 or_ln98_2_fu_6083_p2 sparsemux_513_8_8_1_1_U6 mac_mulsub_16s_8ns_26s_27_4_1_U14 xor_ln95_10_fu_7141_p2 mac_mulsub_16s_8ns_26s_27_4_1_U14 mac_mulsub_16s_8ns_26s_27_4_1_U14 icmp_ln95_1_fu_7202_p2 or_ln95_3_fu_7222_p2 and_ln95_3_fu_7228_p2 add_ln95_1_fu_7238_p2 xor_ln95_5_fu_7253_p2 or_ln95_7_fu_7259_p2 xor_ln95_6_fu_7265_p2 xor_ln95_7_fu_7271_p2 xor_ln95_8_fu_7277_p2 or_ln95_4_fu_7283_p2 and_ln95_4_fu_7289_p2 or_ln95_9_fu_7295_p2 xor_ln95_9_fu_7301_p2 and_ln95_5_fu_7307_p2 or_ln95_5_fu_7313_p2 sparsemux_513_8_10_1_1_U7 mac_mulsub_16s_10ns_26s_27_4_1_U15 add_ln96_2_fu_8354_p2 mac_mulsub_16s_10ns_26s_27_4_1_U15 mac_mulsub_16s_10ns_26s_27_4_1_U15 icmp_ln96_1_fu_8402_p2 or_ln96_3_fu_8422_p2 and_ln96_3_fu_8428_p2 add_ln96_3_fu_8438_p2 xor_ln96_5_fu_8453_p2 or_ln96_7_fu_8459_p2 xor_ln96_6_fu_8465_p2 xor_ln96_7_fu_8471_p2 xor_ln96_8_fu_8477_p2 or_ln96_4_fu_8483_p2 and_ln96_4_fu_8489_p2 or_ln96_9_fu_8495_p2 xor_ln96_9_fu_8501_p2 and_ln96_5_fu_8507_p2 or_ln96_5_fu_8513_p2 sparsemux_513_8_10_1_1_U8 mac_mulsub_16s_10ns_26s_27_4_1_U16 add_ln97_2_fu_9554_p2 mac_mulsub_16s_10ns_26s_27_4_1_U16 mac_mulsub_16s_10ns_26s_27_4_1_U16 icmp_ln97_1_fu_9602_p2 or_ln97_3_fu_9622_p2 and_ln97_3_fu_9628_p2 add_ln97_3_fu_9638_p2 xor_ln97_5_fu_9653_p2 or_ln97_7_fu_9659_p2 xor_ln97_6_fu_9665_p2 xor_ln97_7_fu_9671_p2 xor_ln97_8_fu_9677_p2 or_ln97_4_fu_9683_p2 and_ln97_4_fu_9689_p2 or_ln97_9_fu_9695_p2 xor_ln97_9_fu_9701_p2 and_ln97_5_fu_9707_p2 or_ln97_5_fu_9713_p2 sparsemux_513_8_8_1_1_U9 mac_mulsub_16s_8ns_26s_27_4_1_U17 add_ln98_2_fu_10754_p2 mac_mulsub_16s_8ns_26s_27_4_1_U17 mac_mulsub_16s_8ns_26s_27_4_1_U17 icmp_ln98_1_fu_10802_p2 or_ln98_3_fu_10822_p2 and_ln98_3_fu_10828_p2 add_ln98_3_fu_10838_p2 xor_ln98_5_fu_10853_p2 or_ln98_7_fu_10859_p2 xor_ln98_6_fu_10865_p2 xor_ln98_7_fu_10871_p2 xor_ln98_8_fu_10877_p2 or_ln98_4_fu_10883_p2 and_ln98_4_fu_10889_p2 or_ln98_9_fu_10895_p2 xor_ln98_9_fu_10901_p2 and_ln98_5_fu_10907_p2 or_ln98_5_fu_10913_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_forward_layer_2_1_s_fu_83</InstName>
                    <ModuleName>forward_layer_2_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>83</ID>
                    <BindInstances>add_ln12_fu_1249_p2 add_ln12_1_fu_1279_p2 icmp_ln12_fu_1315_p2 or_ln12_fu_1337_p2 and_ln12_fu_1343_p2 t_1_fu_1353_p2 xor_ln12_fu_1367_p2 and_ln12_1_fu_1373_p2 icmp_ln12_1_fu_1397_p2 icmp_ln12_2_fu_1413_p2 icmp_ln12_3_fu_1419_p2 select_ln12_fu_1425_p3 xor_ln12_1_fu_1433_p2 and_ln12_2_fu_1439_p2 select_ln12_1_fu_1445_p3 and_ln12_3_fu_1489_p2 xor_ln12_2_fu_1493_p2 empty_fu_1499_p2 xor_ln12_3_fu_1453_p2 or_ln12_1_fu_1459_p2 xor_ln12_4_fu_1465_p2 and_ln12_4_fu_1471_p2 and_ln12_5_fu_1477_p2 xor_ln12_5_fu_1483_p2 and_ln12_6_fu_1504_p2 select_ln12_2_fu_1509_p3 or_ln12_2_fu_1516_p2 t_2_fu_1521_p3 icmp_ln19_fu_1536_p2 icmp_ln24_fu_1556_p2 add_ln24_fu_1562_p2 select_ln24_fu_1568_p3 k_fu_1576_p3 select_ln25_fu_1604_p3 sub_ln25_fu_1620_p2 xor_ln25_fu_1646_p2 and_ln25_fu_1652_p2 xor_ln25_1_fu_1658_p2 u_fu_1712_p6 xor_ln15_fu_1672_p2 and_ln19_fu_1678_p2 or_ln19_fu_1684_p2 xor_ln19_fu_1690_p2 and_ln25_2_fu_1696_p2 sparsemux_9_3_16_1_1_U31 sparsemux_7_2_4_1_1_U32 icmp_ln53_fu_2062_p2 add_ln53_1_fu_2068_p2 select_ln53_fu_2074_p3 ui_fu_2082_p3 sparsemux_513_8_8_1_1_U35 sparsemux_513_8_10_1_1_U36 sparsemux_513_8_10_1_1_U37 sparsemux_513_8_8_1_1_U39 mac_muladd_16s_8ns_26s_26_4_1_U45 add_ln66_fu_5615_p2 mul_16s_10ns_26_1_1_U40 mac_muladd_16s_8ns_26s_26_4_1_U45 mac_muladd_16s_8ns_26s_26_4_1_U45 add_ln66_2_fu_3451_p2 mac_muladd_16s_10ns_26s_27_4_1_U46 mac_muladd_16s_10ns_26s_27_4_1_U46 mac_muladd_16s_10ns_26s_27_4_1_U46 add_ln66_4_fu_5633_p2 mac_muladd_16s_8ns_27s_27_4_1_U48 mac_muladd_16s_8ns_27s_27_4_1_U48 mac_muladd_16s_8ns_27s_27_4_1_U48 icmp_ln66_fu_10908_p2 or_ln66_fu_10928_p2 and_ln66_fu_10934_p2 o_sum_1_fu_10944_p2 xor_ln66_fu_10958_p2 or_ln66_6_fu_10963_p2 xor_ln66_2_fu_10968_p2 xor_ln66_1_fu_10973_p2 xor_ln66_3_fu_10978_p2 or_ln66_1_fu_10984_p2 and_ln66_1_fu_10989_p2 or_ln66_7_fu_10995_p2 xor_ln66_4_fu_10999_p2 and_ln66_2_fu_11005_p2 or_ln66_2_fu_11010_p2 add_ln12_2_fu_1774_p2 add_ln12_4_fu_1804_p2 icmp_ln12_4_fu_1840_p2 or_ln12_3_fu_1862_p2 and_ln12_7_fu_1868_p2 t_4_fu_1878_p2 xor_ln12_6_fu_1892_p2 and_ln12_8_fu_1898_p2 icmp_ln12_5_fu_1922_p2 icmp_ln12_6_fu_1938_p2 icmp_ln12_7_fu_1944_p2 select_ln12_4_fu_1950_p3 xor_ln12_7_fu_1958_p2 and_ln12_9_fu_1964_p2 select_ln12_5_fu_1970_p3 and_ln12_10_fu_2100_p2 xor_ln12_8_fu_2104_p2 empty_16_fu_2110_p2 xor_ln12_9_fu_1978_p2 or_ln12_4_fu_1984_p2 xor_ln12_10_fu_1990_p2 and_ln12_11_fu_1996_p2 and_ln12_12_fu_2002_p2 xor_ln12_11_fu_2008_p2 and_ln12_13_fu_2115_p2 select_ln12_6_fu_2120_p3 or_ln12_5_fu_2127_p2 t_5_fu_2132_p3 icmp_ln19_1_fu_2147_p2 icmp_ln24_1_fu_2167_p2 add_ln24_1_fu_2173_p2 select_ln24_1_fu_2179_p3 k_2_fu_2187_p3 select_ln25_2_fu_2215_p3 sub_ln25_1_fu_2231_p2 xor_ln25_2_fu_2257_p2 and_ln25_1_fu_2263_p2 xor_ln25_3_fu_2269_p2 u_1_fu_2323_p6 xor_ln15_1_fu_2283_p2 and_ln19_1_fu_2289_p2 or_ln19_1_fu_2295_p2 xor_ln19_1_fu_2301_p2 and_ln25_3_fu_2307_p2 sparsemux_9_3_16_1_1_U33 sparsemux_7_2_4_1_1_U34 icmp_ln53_1_fu_3509_p2 add_ln53_3_fu_3515_p2 select_ln53_1_fu_3521_p3 ui_1_fu_3529_p3 sparsemux_513_8_8_1_1_U38 sparsemux_513_8_10_1_1_U41 sparsemux_513_8_10_1_1_U42 sparsemux_513_8_8_1_1_U43 xor_ln66_11_fu_2389_p2 mac_muladd_16s_8ns_26s_26_4_1_U47 add_ln66_7_fu_9796_p2 mul_16s_10ns_26_1_1_U44 mac_muladd_16s_8ns_26s_26_4_1_U47 mac_muladd_16s_8ns_26s_26_4_1_U47 add_ln66_9_fu_3543_p2 mac_muladd_16s_10ns_26s_27_4_1_U49 mac_muladd_16s_10ns_26s_27_4_1_U49 mac_muladd_16s_10ns_26s_27_4_1_U49 add_ln66_11_fu_9814_p2 mac_muladd_16s_8ns_27s_27_4_1_U50 mac_muladd_16s_8ns_27s_27_4_1_U50 mac_muladd_16s_8ns_27s_27_4_1_U50 select_ln66_fu_11016_p3 select_ln66_1_fu_11024_p3 add_ln66_13_fu_11046_p2 icmp_ln66_1_fu_11080_p2 or_ln66_3_fu_11102_p2 and_ln66_3_fu_11108_p2 o_sum_3_fu_11118_p2 xor_ln66_5_fu_11132_p2 and_ln66_4_fu_11138_p2 icmp_ln66_2_fu_11162_p2 icmp_ln66_3_fu_11168_p2 select_ln66_2_fu_11174_p3 xor_ln66_6_fu_11182_p2 and_ln66_5_fu_11188_p2 select_ln66_3_fu_11194_p3 and_ln66_6_fu_11202_p2 xor_ln66_7_fu_11208_p2 empty_17_fu_11214_p2 xor_ln66_8_fu_11220_p2 or_ln66_4_fu_11226_p2 xor_ln66_9_fu_11232_p2 and_ln66_7_fu_11238_p2 and_ln66_8_fu_11244_p2 xor_ln66_10_fu_11250_p2 and_ln66_9_fu_11256_p2 select_ln66_4_fu_11262_p3 or_ln66_5_fu_11270_p2 o_sum_4_fu_11276_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>P_0_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>backward_input_2_1_ap_fixed_16_6_4_0_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.420</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.165 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.165 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.165 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./components.h:84</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>172</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11864</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U1" SOURCE="./components.h:85" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln85_fu_1189_p2" SOURCE="./components.h:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln85_fu_1203_p2" SOURCE="./components.h:85" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln85_fu_1209_p2" SOURCE="./components.h:85" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="delta_1_fu_1219_p2" SOURCE="./components.h:85" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln85_fu_1236_p2" SOURCE="./components.h:85" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln85_2_fu_1241_p2" SOURCE="./components.h:85" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln85_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln85_1_fu_1247_p2" SOURCE="./components.h:85" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln85_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln85_2_fu_1252_p2" SOURCE="./components.h:85" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln85_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln85_1_fu_1258_p2" SOURCE="./components.h:85" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln85_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln85_1_fu_1264_p2" SOURCE="./components.h:85" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln85_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="delta_2_fu_1270_p3" SOURCE="./components.h:85" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_8_1_1_U2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln95_2_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_8ns_26s_27_4_1_U10" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_16s_8ns_26s_27_4_1_U10" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln95_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_8ns_26s_27_4_1_U10" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln95_fu_2372_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln95_fu_2392_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln95_fu_2398_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_2408_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln95_fu_2423_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln95_6_fu_2429_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln95_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln95_2_fu_2435_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln95_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln95_1_fu_2441_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln95_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln95_3_fu_2447_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln95_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln95_1_fu_2453_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln95_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln95_1_fu_2459_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln95_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln95_8_fu_2465_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln95_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln95_4_fu_2471_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln95_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln95_2_fu_2477_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln95_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln95_2_fu_2483_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln95_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_10_1_1_U3" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln96_2_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_10ns_26s_27_4_1_U11" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_3524_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_16s_10ns_26s_27_4_1_U11" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_10ns_26s_27_4_1_U11" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln96_fu_3572_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln96_fu_3592_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_fu_3598_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_3608_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln96_fu_3623_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln96_6_fu_3629_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln96_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln96_2_fu_3635_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln96_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln96_1_fu_3641_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln96_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln96_3_fu_3647_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln96_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln96_1_fu_3653_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln96_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_1_fu_3659_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln96_8_fu_3665_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln96_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln96_4_fu_3671_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln96_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_2_fu_3677_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln96_2_fu_3683_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln96_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_10_1_1_U4" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln97_2_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_10ns_26s_27_4_1_U12" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_4724_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_16s_10ns_26s_27_4_1_U12" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln97_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_10ns_26s_27_4_1_U12" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln97_fu_4772_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln97_fu_4792_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln97_fu_4798_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_4808_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln97_fu_4823_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln97_6_fu_4829_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln97_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln97_2_fu_4835_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln97_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln97_1_fu_4841_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln97_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln97_3_fu_4847_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln97_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln97_1_fu_4853_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln97_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln97_1_fu_4859_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln97_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln97_8_fu_4865_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln97_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln97_4_fu_4871_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln97_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln97_2_fu_4877_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln97_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln97_2_fu_4883_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln97_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_8_1_1_U5" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln98_2_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_8ns_26s_27_4_1_U13" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_5924_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_16s_8ns_26s_27_4_1_U13" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln98_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_8ns_26s_27_4_1_U13" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln98_fu_5972_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln98_fu_5992_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln98_fu_5998_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_6008_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln98_fu_6023_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln98_6_fu_6029_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln98_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln98_2_fu_6035_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln98_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln98_1_fu_6041_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln98_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln98_3_fu_6047_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln98_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln98_1_fu_6053_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln98_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln98_1_fu_6059_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln98_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln98_8_fu_6065_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln98_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln98_4_fu_6071_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln98_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln98_2_fu_6077_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln98_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln98_2_fu_6083_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln98_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_8_1_1_U6" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln95_4_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_8ns_26s_27_4_1_U14" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln95_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln95_10_fu_7141_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln95_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_16s_8ns_26s_27_4_1_U14" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln95_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_8ns_26s_27_4_1_U14" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln95_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln95_1_fu_7202_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln95_3_fu_7222_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln95_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln95_3_fu_7228_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln95_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_7238_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln95_5_fu_7253_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln95_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln95_7_fu_7259_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln95_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln95_6_fu_7265_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln95_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln95_7_fu_7271_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln95_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln95_8_fu_7277_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln95_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln95_4_fu_7283_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln95_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln95_4_fu_7289_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln95_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln95_9_fu_7295_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln95_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln95_9_fu_7301_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln95_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln95_5_fu_7307_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln95_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln95_5_fu_7313_p2" SOURCE="./components.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln95_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_10_1_1_U7" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln96_4_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_10ns_26s_27_4_1_U15" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_8354_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_16s_10ns_26s_27_4_1_U15" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln96_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_10ns_26s_27_4_1_U15" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln96_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln96_1_fu_8402_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln96_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln96_3_fu_8422_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln96_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_3_fu_8428_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_3_fu_8438_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln96_5_fu_8453_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln96_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln96_7_fu_8459_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln96_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln96_6_fu_8465_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln96_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln96_7_fu_8471_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln96_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln96_8_fu_8477_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln96_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln96_4_fu_8483_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln96_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_4_fu_8489_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln96_9_fu_8495_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln96_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln96_9_fu_8501_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln96_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_5_fu_8507_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln96_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln96_5_fu_8513_p2" SOURCE="./components.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln96_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_10_1_1_U8" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln97_4_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_10ns_26s_27_4_1_U16" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln97_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_2_fu_9554_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_16s_10ns_26s_27_4_1_U16" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln97_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_10ns_26s_27_4_1_U16" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln97_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln97_1_fu_9602_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln97_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln97_3_fu_9622_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln97_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln97_3_fu_9628_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln97_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_3_fu_9638_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln97_5_fu_9653_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln97_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln97_7_fu_9659_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln97_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln97_6_fu_9665_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln97_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln97_7_fu_9671_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln97_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln97_8_fu_9677_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln97_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln97_4_fu_9683_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln97_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln97_4_fu_9689_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln97_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln97_9_fu_9695_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln97_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln97_9_fu_9701_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln97_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln97_5_fu_9707_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln97_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln97_5_fu_9713_p2" SOURCE="./components.h:97" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln97_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_8_1_1_U9" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln98_4_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_8ns_26s_27_4_1_U17" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln98_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_2_fu_10754_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_16s_8ns_26s_27_4_1_U17" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln98_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_8ns_26s_27_4_1_U17" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln98_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln98_1_fu_10802_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln98_3_fu_10822_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln98_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln98_3_fu_10828_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln98_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_3_fu_10838_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln98_5_fu_10853_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln98_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln98_7_fu_10859_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln98_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln98_6_fu_10865_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln98_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln98_7_fu_10871_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln98_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln98_8_fu_10877_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln98_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln98_4_fu_10883_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln98_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln98_4_fu_10889_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln98_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln98_9_fu_10895_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln98_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln98_9_fu_10901_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln98_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln98_5_fu_10907_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln98_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln98_5_fu_10913_p2" SOURCE="./components.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln98_5" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_layer_2_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.535</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./components.h:8~./components.h:50</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>179</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12327</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_1249_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_1_fu_1279_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln12_fu_1315_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln12_fu_1337_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_fu_1343_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t_1_fu_1353_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="t_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_fu_1367_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_1_fu_1373_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_1_fu_1397_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_2_fu_1413_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_3_fu_1419_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_fu_1425_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_1_fu_1433_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_2_fu_1439_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_1_fu_1445_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_3_fu_1489_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_2_fu_1493_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_fu_1499_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_3_fu_1453_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln12_1_fu_1459_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln12_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_4_fu_1465_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_4_fu_1471_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_5_fu_1477_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_5_fu_1483_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_6_fu_1504_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_2_fu_1509_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln12_2_fu_1516_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln12_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="t_2_fu_1521_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="t_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln19_fu_1536_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln24_fu_1556_p2" SOURCE="./components.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_1562_p2" SOURCE="./components.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_fu_1568_p3" SOURCE="./components.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="k_fu_1576_p3" SOURCE="./components.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_1604_p3" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_fu_1620_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_fu_1646_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_1652_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_1_fu_1658_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="u_fu_1712_p6" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_fu_1672_p2" SOURCE="./components.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_fu_1678_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_fu_1684_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln19_fu_1690_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_2_fu_1696_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_16_1_1_U31" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="u" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_4_1_1_U32" SOURCE="./components.h:48" STORAGESUBTYPE="" URAM="0" VARIABLE="k_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln53_fu_2062_p2" SOURCE="./components.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_2068_p2" SOURCE="./components.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_2074_p3" SOURCE="./components.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ui_fu_2082_p3" SOURCE="./components.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="ui" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_8_1_1_U35" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="b0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_10_1_1_U36" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="b1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_10_1_1_U37" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="b2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_8_1_1_U39" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="b3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_26_4_1_U45" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_5615_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U40" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_26_4_1_U45" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_26_4_1_U45" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_2_fu_3451_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_26s_27_4_1_U46" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_26s_27_4_1_U46" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_26s_27_4_1_U46" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_4_fu_5633_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_27_4_1_U48" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_27_4_1_U48" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_27_4_1_U48" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_fu_10908_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_fu_10928_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_fu_10934_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="o_sum_1_fu_10944_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="o_sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_fu_10958_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_6_fu_10963_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_2_fu_10968_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_1_fu_10973_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_3_fu_10978_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_1_fu_10984_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_1_fu_10989_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_7_fu_10995_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_4_fu_10999_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_2_fu_11005_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_2_fu_11010_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_2_fu_1774_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_4_fu_1804_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln12_4_fu_1840_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln12_3_fu_1862_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln12_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_7_fu_1868_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="t_4_fu_1878_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="t_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_6_fu_1892_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_8_fu_1898_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_5_fu_1922_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_6_fu_1938_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_7_fu_1944_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_4_fu_1950_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_7_fu_1958_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_9_fu_1964_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_5_fu_1970_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_10_fu_2100_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_8_fu_2104_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_16_fu_2110_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_9_fu_1978_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln12_4_fu_1984_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln12_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_10_fu_1990_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_11_fu_1996_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_12_fu_2002_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln12_11_fu_2008_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln12_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln12_13_fu_2115_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln12_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_6_fu_2120_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln12_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln12_5_fu_2127_p2" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln12_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="t_5_fu_2132_p3" SOURCE="./components.h:12" STORAGESUBTYPE="" URAM="0" VARIABLE="t_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln19_1_fu_2147_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln24_1_fu_2167_p2" SOURCE="./components.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_2173_p2" SOURCE="./components.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_1_fu_2179_p3" SOURCE="./components.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="k_2_fu_2187_p3" SOURCE="./components.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="k_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_2_fu_2215_p3" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_1_fu_2231_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln25_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_2_fu_2257_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_1_fu_2263_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_3_fu_2269_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln25_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="u_1_fu_2323_p6" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln15_1_fu_2283_p2" SOURCE="./components.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln15_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_1_fu_2289_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_1_fu_2295_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln19_1_fu_2301_p2" SOURCE="./components.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_3_fu_2307_p2" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln25_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_16_1_1_U33" SOURCE="./components.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="u_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_4_1_1_U34" SOURCE="./components.h:48" STORAGESUBTYPE="" URAM="0" VARIABLE="k_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln53_1_fu_3509_p2" SOURCE="./components.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_3_fu_3515_p2" SOURCE="./components.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_1_fu_3521_p3" SOURCE="./components.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ui_1_fu_3529_p3" SOURCE="./components.h:53" STORAGESUBTYPE="" URAM="0" VARIABLE="ui_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_8_1_1_U38" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="b0_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_10_1_1_U41" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="b1_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_10_1_1_U42" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="b2_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_513_8_8_1_1_U43" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="b3_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_11_fu_2389_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_26_4_1_U47" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_7_fu_9796_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U44" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_26_4_1_U47" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_26s_26_4_1_U47" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_9_fu_3543_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_26s_27_4_1_U49" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_26s_27_4_1_U49" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_26s_27_4_1_U49" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_11_fu_9814_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_27_4_1_U50" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_27_4_1_U50" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_27s_27_4_1_U50" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_fu_11016_p3" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_1_fu_11024_p3" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_13_fu_11046_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln66_1_fu_11080_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_3_fu_11102_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_3_fu_11108_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="o_sum_3_fu_11118_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="o_sum_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_5_fu_11132_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_4_fu_11138_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln66_2_fu_11162_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln66_3_fu_11168_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln66_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_2_fu_11174_p3" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_6_fu_11182_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_5_fu_11188_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_3_fu_11194_p3" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_6_fu_11202_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_7_fu_11208_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="empty_17_fu_11214_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_8_fu_11220_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_4_fu_11226_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_9_fu_11232_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_7_fu_11238_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_8_fu_11244_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_10_fu_11250_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_9_fu_11256_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln66_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_4_fu_11262_p3" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln66_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln66_5_fu_11270_p2" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln66_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="o_sum_4_fu_11276_p3" SOURCE="./components.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="o_sum_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>eclair</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.535</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>45</Best-caseLatency>
                    <Average-caseLatency>45</Average-caseLatency>
                    <Worst-caseLatency>45</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.225 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.225 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.225 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>eclair.cpp:5</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>17</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>397</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>24280</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="P_0_U" SOURCE="" STORAGESIZE="16 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="P_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="ap_fixed&lt;16, 6, AP_RND_CONV, AP_SAT, 0&gt; const *" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="input_0" name="input_0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_1" name="input_1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="ap_fixed&lt;16, 6, AP_RND_CONV, AP_SAT, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="output_r" name="output_r" usage="data" direction="out"/>
                <hwRef type="port" interface="output_r_ap_vld" name="output_r_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="feedback" index="2" direction="in" srcType="ap_fixed&lt;16, 6, AP_RND_CONV, AP_SAT, 0&gt; const *" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="feedback" name="feedback" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="feedback" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="feedback">DATA</portMap>
            </portMaps>
            <ports>
                <port>feedback</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="feedback"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="feedback">ap_none, in, 16</column>
                    <column name="input_0">ap_none, in, 16</column>
                    <column name="input_1">ap_none, in, 16</column>
                    <column name="output_r">ap_vld, out, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, ap_fixed&lt;16 6 AP_RND_CONV AP_SAT 0&gt; const *</column>
                    <column name="output">out, ap_fixed&lt;16 6 AP_RND_CONV AP_SAT 0&gt;*</column>
                    <column name="feedback">in, ap_fixed&lt;16 6 AP_RND_CONV AP_SAT 0&gt; const *</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input">input_0, port</column>
                    <column name="input">input_1, port</column>
                    <column name="output">output_r, port</column>
                    <column name="output">output_r_ap_vld, port</column>
                    <column name="feedback">feedback, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="./components.h:9" status="valid" parentFunction="cell_index_and_local_u" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./components.h:39" status="valid" parentFunction="forward_layer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./components.h:44" status="valid" parentFunction="forward_layer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./components.h:81" status="valid" parentFunction="backward_input" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./components.h:88" status="valid" parentFunction="backward_input" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./components.h:113" status="valid" parentFunction="backward" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./components.h:118" status="valid" parentFunction="backward" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./components.h:125" status="valid" parentFunction="backward" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="eclair.cpp:8" status="valid" parentFunction="eclair" variable="input" isDirective="0" options="variable=input complete dim=0"/>
        <Pragma type="array_partition" location="eclair.cpp:9" status="valid" parentFunction="eclair" variable="output" isDirective="0" options="variable=output complete dim=0"/>
        <Pragma type="array_partition" location="eclair.cpp:10" status="valid" parentFunction="eclair" variable="feedback" isDirective="0" options="variable=feedback complete dim=0"/>
        <Pragma type="array_partition" location="eclair.cpp:12" status="valid" parentFunction="eclair" variable="LUT" isDirective="0" options="variable=LUT complete dim=0"/>
    </PragmaReport>
    <AutoPragmaReport/>
</profile>

