#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x626bcab574b0 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x626bcab67020 .scope module, "npu_unit" "npu_unit" 3 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "avs_address";
    .port_info 3 /INPUT 1 "avs_write";
    .port_info 4 /INPUT 32 "avs_writedata";
    .port_info 5 /INPUT 1 "avs_read";
    .port_info 6 /OUTPUT 32 "avs_readdata";
    .port_info 7 /OUTPUT 1 "avs_readdatavalid";
    .port_info 8 /INPUT 1 "dma_rd_m_waitrequest";
    .port_info 9 /INPUT 32 "dma_rd_m_readdata";
    .port_info 10 /INPUT 1 "dma_rd_m_readdatavalid";
    .port_info 11 /OUTPUT 10 "dma_rd_m_burstcount";
    .port_info 12 /OUTPUT 32 "dma_rd_m_address";
    .port_info 13 /OUTPUT 1 "dma_rd_m_read";
    .port_info 14 /INPUT 1 "dma_wr_m_waitrequest";
    .port_info 15 /OUTPUT 10 "dma_wr_m_burstcount";
    .port_info 16 /OUTPUT 32 "dma_wr_m_address";
    .port_info 17 /OUTPUT 1 "dma_wr_m_write";
    .port_info 18 /OUTPUT 32 "dma_wr_m_writedata";
L_0x626bcab6f590 .functor BUFZ 32, v0x626bcaac39c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x626bcab70dd0 .functor BUFZ 1, v0x626bcaac3aa0_0, C4<0>, C4<0>, C4<0>;
o0x72a2c137b948 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x626bcac1b6c0_0 .net "avs_address", 3 0, o0x72a2c137b948;  0 drivers
o0x72a2c137bb58 .functor BUFZ 1, C4<z>; HiZ drive
v0x626bcac1b7a0_0 .net "avs_read", 0 0, o0x72a2c137bb58;  0 drivers
v0x626bcac1b840_0 .net "avs_readdata", 31 0, L_0x626bcab6f590;  1 drivers
v0x626bcac1b8e0_0 .net "avs_readdatavalid", 0 0, L_0x626bcab70dd0;  1 drivers
o0x72a2c137bd98 .functor BUFZ 1, C4<z>; HiZ drive
v0x626bcac1b980_0 .net "avs_write", 0 0, o0x72a2c137bd98;  0 drivers
o0x72a2c137b588 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x626bcac1ba20_0 .net "avs_writedata", 31 0, o0x72a2c137b588;  0 drivers
o0x72a2c137b0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x626bcac1bb10_0 .net "clk", 0 0, o0x72a2c137b0d8;  0 drivers
v0x626bcac1bbb0_0 .net "core_load_weight", 0 0, v0x626bcabfa1e0_0;  1 drivers
v0x626bcac1bca0_0 .net "core_valid_in", 3 0, v0x626bcabfa280_0;  1 drivers
v0x626bcac1bdf0_0 .net "core_valid_out", 3 0, L_0x626bcac336a0;  1 drivers
v0x626bcac1bf00_0 .net "core_x_in", 31 0, v0x626bcabfa440_0;  1 drivers
L_0x72a2c13323c0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcac1c010_0 .net "core_y_in", 127 0, L_0x72a2c13323c0;  1 drivers
v0x626bcac1c0d0_0 .net "core_y_out", 127 0, L_0x626bcac33320;  1 drivers
v0x626bcac1c170_0 .net "ctrl_readdata", 31 0, v0x626bcaac39c0_0;  1 drivers
v0x626bcac1c230_0 .net "ctrl_readdatavalid", 0 0, v0x626bcaac3aa0_0;  1 drivers
v0x626bcac1c2d0_0 .net "dma_data_from_npu", 31 0, v0x626bcabfab60_0;  1 drivers
v0x626bcac1c3c0_0 .net "dma_data_from_npu_ready", 0 0, L_0x626bcac2fea0;  1 drivers
v0x626bcac1c4b0_0 .net "dma_data_from_npu_valid", 0 0, v0x626bcabfacc0_0;  1 drivers
v0x626bcac1c5a0_0 .net "dma_data_to_npu", 31 0, L_0x626bcac2fa90;  1 drivers
v0x626bcac1c640_0 .net "dma_data_to_npu_ready", 0 0, L_0x626bcac310e0;  1 drivers
v0x626bcac1c6e0_0 .net "dma_data_to_npu_valid", 0 0, L_0x626bcac2f960;  1 drivers
v0x626bcac1c780_0 .net "dma_rd_addr", 31 0, v0x626bcaba56b0_0;  1 drivers
v0x626bcac1c890_0 .net "dma_rd_busy", 0 0, v0x626bcabf4600_0;  1 drivers
v0x626bcac1c980_0 .net "dma_rd_done", 0 0, v0x626bcabf46a0_0;  1 drivers
v0x626bcac1ca70_0 .net "dma_rd_len", 31 0, v0x626bcaa8c910_0;  1 drivers
v0x626bcac1cb80_0 .net "dma_rd_m_address", 31 0, v0x626bcabf47e0_0;  1 drivers
v0x626bcac1cc40_0 .net "dma_rd_m_burstcount", 9 0, v0x626bcabf4880_0;  1 drivers
v0x626bcac1cce0_0 .net "dma_rd_m_read", 0 0, v0x626bcabf4940_0;  1 drivers
o0x72a2c137cc38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x626bcac1cd80_0 .net "dma_rd_m_readdata", 31 0, o0x72a2c137cc38;  0 drivers
o0x72a2c137cc68 .functor BUFZ 1, C4<z>; HiZ drive
v0x626bcac1ce20_0 .net "dma_rd_m_readdatavalid", 0 0, o0x72a2c137cc68;  0 drivers
o0x72a2c137cc98 .functor BUFZ 1, C4<z>; HiZ drive
v0x626bcac1cec0_0 .net "dma_rd_m_waitrequest", 0 0, o0x72a2c137cc98;  0 drivers
v0x626bcac1cf60_0 .net "dma_rd_start", 0 0, v0x626bcaa8c9f0_0;  1 drivers
v0x626bcac1d050_0 .net "dma_wr_addr", 31 0, v0x626bcaa8cab0_0;  1 drivers
v0x626bcac1d350_0 .net "dma_wr_busy", 0 0, v0x626bcabf51a0_0;  1 drivers
v0x626bcac1d440_0 .net "dma_wr_done", 0 0, v0x626bcabf5330_0;  1 drivers
v0x626bcac1d530_0 .net "dma_wr_len", 31 0, v0x626bcaabc5e0_0;  1 drivers
v0x626bcac1d620_0 .net "dma_wr_m_address", 31 0, v0x626bcabf54d0_0;  1 drivers
v0x626bcac1d6c0_0 .net "dma_wr_m_burstcount", 9 0, v0x626bcabf5590_0;  1 drivers
o0x72a2c137ce18 .functor BUFZ 1, C4<z>; HiZ drive
v0x626bcac1d760_0 .net "dma_wr_m_waitrequest", 0 0, o0x72a2c137ce18;  0 drivers
v0x626bcac1d800_0 .net "dma_wr_m_write", 0 0, v0x626bcabf5730_0;  1 drivers
v0x626bcac1d8a0_0 .net "dma_wr_m_writedata", 31 0, L_0x626bcac30580;  1 drivers
v0x626bcac1d940_0 .net "dma_wr_start", 0 0, v0x626bcaabc6c0_0;  1 drivers
v0x626bcac1da30_0 .net "pe_load_weight", 0 0, v0x626bcabedfb0_0;  1 drivers
v0x626bcac1dad0_0 .net "pe_valid_in", 0 0, v0x626bcabc1270_0;  1 drivers
v0x626bcac1db70_0 .net "pe_valid_out", 0 0, v0x626bcabb17a0_0;  1 drivers
v0x626bcac1dc10_0 .net "pe_x_in", 7 0, v0x626bcabbd190_0;  1 drivers
v0x626bcac1dcb0_0 .net "pe_x_out", 7 0, v0x626bcabad1c0_0;  1 drivers
v0x626bcac1dd50_0 .net "pe_y_in", 31 0, v0x626bcabb90b0_0;  1 drivers
v0x626bcac1ddf0_0 .net "pe_y_out", 31 0, v0x626bcab7a570_0;  1 drivers
o0x72a2c137b168 .functor BUFZ 1, C4<z>; HiZ drive
v0x626bcac1de90_0 .net "rst_n", 0 0, o0x72a2c137b168;  0 drivers
v0x626bcac1df30_0 .net "seq_busy", 0 0, v0x626bcabfa0a0_0;  1 drivers
v0x626bcac1e020_0 .net "seq_done", 0 0, v0x626bcabfad60_0;  1 drivers
v0x626bcac1e110_0 .net "seq_mode", 1 0, v0x626bcab07b20_0;  1 drivers
v0x626bcac1e220_0 .net "seq_start", 0 0, v0x626bcab07c00_0;  1 drivers
v0x626bcac1e310_0 .net "seq_total_rows", 31 0, v0x626bcab07cc0_0;  1 drivers
S_0x626bcab68530 .scope module, "u_mac_pe" "mac_pe" 3 213, 4 3 0, S_0x626bcab67020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcaaf9160 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcaaf91a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcab5b220_0 .net/s *"_ivl_0", 15 0, L_0x626bcac3b510;  1 drivers
v0x626bcab0be80_0 .net/s *"_ivl_2", 15 0, L_0x626bcac3b5b0;  1 drivers
v0x626bcaac8b30_0 .net/s *"_ivl_6", 31 0, L_0x626bcac3b740;  1 drivers
v0x626bcabe9e80_0 .net/s "add_out", 31 0, L_0x626bcac3b860;  1 drivers
v0x626bcabee6f0_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcabee790_0 .net "load_weight", 0 0, v0x626bcabedfb0_0;  alias, 1 drivers
v0x626bcabd7500_0 .net/s "mult_out", 15 0, L_0x626bcac3b650;  1 drivers
v0x626bcab66ac0_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcab66b80_0 .net "valid_in", 0 0, v0x626bcabc1270_0;  alias, 1 drivers
v0x626bcabb17a0_0 .var "valid_out", 0 0;
v0x626bcabb1860_0 .var/s "weight_reg", 7 0;
v0x626bcabad0e0_0 .net/s "x_in", 7 0, v0x626bcabbd190_0;  alias, 1 drivers
v0x626bcabad1c0_0 .var/s "x_out", 7 0;
v0x626bcaba8860_0 .net/s "y_in", 31 0, v0x626bcabb90b0_0;  alias, 1 drivers
v0x626bcab7a570_0 .var/s "y_out", 31 0;
E_0x626bcab02d30/0 .event negedge, v0x626bcab66ac0_0;
E_0x626bcab02d30/1 .event posedge, v0x626bcabee6f0_0;
E_0x626bcab02d30 .event/or E_0x626bcab02d30/0, E_0x626bcab02d30/1;
L_0x626bcac3b510 .extend/s 16, v0x626bcabbd190_0;
L_0x626bcac3b5b0 .extend/s 16, v0x626bcabb1860_0;
L_0x626bcac3b650 .arith/mult 16, L_0x626bcac3b510, L_0x626bcac3b5b0;
L_0x626bcac3b740 .extend/s 32, L_0x626bcac3b650;
L_0x626bcac3b860 .arith/sum 32, v0x626bcabb90b0_0, L_0x626bcac3b740;
S_0x626bcab6a2f0 .scope module, "u_npu_ctrl" "npu_ctrl" 3 69, 5 3 0, S_0x626bcab67020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "address";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "readdatavalid";
    .port_info 8 /OUTPUT 1 "seq_start";
    .port_info 9 /OUTPUT 2 "seq_mode";
    .port_info 10 /OUTPUT 32 "seq_total_rows";
    .port_info 11 /INPUT 1 "seq_busy";
    .port_info 12 /INPUT 1 "seq_done";
    .port_info 13 /OUTPUT 32 "dma_rd_addr";
    .port_info 14 /OUTPUT 32 "dma_rd_len";
    .port_info 15 /OUTPUT 1 "dma_rd_start";
    .port_info 16 /OUTPUT 32 "dma_wr_addr";
    .port_info 17 /OUTPUT 32 "dma_wr_len";
    .port_info 18 /OUTPUT 1 "dma_wr_start";
    .port_info 19 /INPUT 1 "dma_rd_busy";
    .port_info 20 /INPUT 1 "dma_rd_done";
    .port_info 21 /INPUT 1 "dma_wr_busy";
    .port_info 22 /INPUT 1 "dma_wr_done";
    .port_info 23 /OUTPUT 1 "pe_load_weight";
    .port_info 24 /OUTPUT 1 "pe_valid_in";
    .port_info 25 /OUTPUT 8 "pe_x_in";
    .port_info 26 /OUTPUT 32 "pe_y_in";
    .port_info 27 /INPUT 8 "pe_x_out";
    .port_info 28 /INPUT 32 "pe_y_out";
    .port_info 29 /INPUT 1 "pe_valid_out";
L_0x72a2c1332018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x626bcab72d70 .functor XNOR 1, L_0x626bcab5b180, L_0x72a2c1332018, C4<0>, C4<0>;
L_0x72a2c1332060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x626bcab76d60 .functor XNOR 1, L_0x626bcac1e8f0, L_0x72a2c1332060, C4<0>, C4<0>;
L_0x626bcab5e8c0 .functor AND 1, o0x72a2c137bb58, L_0x626bcab72d70, C4<1>, C4<1>;
L_0x626bcab609a0 .functor AND 1, o0x72a2c137bd98, L_0x626bcab72d70, C4<1>, C4<1>;
v0x626bcabb2f40_0 .net *"_ivl_1", 0 0, L_0x626bcab5b180;  1 drivers
v0x626bcabb3040_0 .net/2u *"_ivl_2", 0 0, L_0x72a2c1332018;  1 drivers
v0x626bcabae840_0 .net *"_ivl_7", 0 0, L_0x626bcac1e8f0;  1 drivers
v0x626bcabae930_0 .net/2u *"_ivl_8", 0 0, L_0x72a2c1332060;  1 drivers
v0x626bcaba9fd0_0 .net "address", 3 0, o0x72a2c137b948;  alias, 0 drivers
v0x626bcabaa0b0_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcaba56b0_0 .var "dma_rd_addr", 31 0;
v0x626bcaba5790_0 .net "dma_rd_busy", 0 0, v0x626bcabf4600_0;  alias, 1 drivers
v0x626bcaa8c850_0 .net "dma_rd_done", 0 0, v0x626bcabf46a0_0;  alias, 1 drivers
v0x626bcaa8c910_0 .var "dma_rd_len", 31 0;
v0x626bcaa8c9f0_0 .var "dma_rd_start", 0 0;
v0x626bcaa8cab0_0 .var "dma_wr_addr", 31 0;
v0x626bcaa8cb90_0 .net "dma_wr_busy", 0 0, v0x626bcabf51a0_0;  alias, 1 drivers
v0x626bcaa8cc50_0 .net "dma_wr_done", 0 0, v0x626bcabf5330_0;  alias, 1 drivers
v0x626bcaabc5e0_0 .var "dma_wr_len", 31 0;
v0x626bcaabc6c0_0 .var "dma_wr_start", 0 0;
v0x626bcaabc780_0 .net "pe_load_weight", 0 0, v0x626bcabedfb0_0;  alias, 1 drivers
v0x626bcaabc820_0 .net "pe_readdata", 31 0, v0x626bcabe9670_0;  1 drivers
v0x626bcaabc8e0_0 .net "pe_readdatavalid", 0 0, v0x626bcabe02e0_0;  1 drivers
v0x626bcaabc980_0 .net "pe_valid_in", 0 0, v0x626bcabc1270_0;  alias, 1 drivers
v0x626bcaab4790_0 .net "pe_valid_out", 0 0, v0x626bcabb17a0_0;  alias, 1 drivers
v0x626bcaab4880_0 .net/s "pe_x_in", 7 0, v0x626bcabbd190_0;  alias, 1 drivers
v0x626bcaab4970_0 .net/s "pe_x_out", 7 0, v0x626bcabad1c0_0;  alias, 1 drivers
v0x626bcaab4a60_0 .net/s "pe_y_in", 31 0, v0x626bcabb90b0_0;  alias, 1 drivers
v0x626bcaab4b70_0 .net/s "pe_y_out", 31 0, v0x626bcab7a570_0;  alias, 1 drivers
v0x626bcaac3900_0 .net "read", 0 0, o0x72a2c137bb58;  alias, 0 drivers
v0x626bcaac39c0_0 .var "readdata", 31 0;
v0x626bcaac3aa0_0 .var "readdatavalid", 0 0;
v0x626bcaac3b60_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcaac3c50_0 .net "select_pe", 0 0, L_0x626bcab72d70;  1 drivers
v0x626bcaac3d10_0 .net "select_sys", 0 0, L_0x626bcab76d60;  1 drivers
v0x626bcab079a0_0 .net "seq_busy", 0 0, v0x626bcabfa0a0_0;  alias, 1 drivers
v0x626bcab07a60_0 .net "seq_done", 0 0, v0x626bcabfad60_0;  alias, 1 drivers
v0x626bcab07b20_0 .var "seq_mode", 1 0;
v0x626bcab07c00_0 .var "seq_start", 0 0;
v0x626bcab07cc0_0 .var "seq_total_rows", 31 0;
v0x626bcab07da0_0 .var "sys_readdata", 31 0;
v0x626bcaadaf50_0 .var "sys_readdatavalid", 0 0;
v0x626bcaadb010_0 .net "write", 0 0, o0x72a2c137bd98;  alias, 0 drivers
v0x626bcaadb0d0_0 .net "writedata", 31 0, o0x72a2c137b588;  alias, 0 drivers
E_0x626bcab037d0 .event edge, v0x626bcaadaf50_0, v0x626bcab07da0_0, v0x626bcabe02e0_0, v0x626bcabe9670_0;
L_0x626bcab5b180 .part o0x72a2c137b948, 3, 1;
L_0x626bcac1e8f0 .part o0x72a2c137b948, 3, 1;
L_0x626bcac1ea30 .part o0x72a2c137b948, 0, 2;
S_0x626bcab7d4d0 .scope module, "u_mac_pe_ctrl" "mac_pe_ctrl" 5 50, 6 3 0, S_0x626bcab6a2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "reg_addr";
    .port_info 3 /INPUT 1 "reg_read";
    .port_info 4 /INPUT 1 "reg_write";
    .port_info 5 /INPUT 32 "reg_writedata";
    .port_info 6 /OUTPUT 32 "reg_readdata";
    .port_info 7 /OUTPUT 1 "reg_readdatavalid";
    .port_info 8 /OUTPUT 1 "load_weight";
    .port_info 9 /OUTPUT 1 "valid_in";
    .port_info 10 /OUTPUT 8 "x_in";
    .port_info 11 /OUTPUT 32 "y_in";
    .port_info 12 /INPUT 8 "x_out";
    .port_info 13 /INPUT 32 "y_out";
    .port_info 14 /INPUT 1 "valid_out";
v0x626bcaaf9520_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcabedfb0_0 .var "load_weight", 0 0;
v0x626bcabee050_0 .net "reg_addr", 1 0, L_0x626bcac1ea30;  1 drivers
v0x626bcabe95d0_0 .net "reg_read", 0 0, L_0x626bcab5e8c0;  1 drivers
v0x626bcabe9670_0 .var "reg_readdata", 31 0;
v0x626bcabe02e0_0 .var "reg_readdatavalid", 0 0;
v0x626bcabe03a0_0 .net "reg_write", 0 0, L_0x626bcab609a0;  1 drivers
v0x626bcabc5350_0 .net "reg_writedata", 31 0, o0x72a2c137b588;  alias, 0 drivers
v0x626bcabc5430_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcabc1270_0 .var "valid_in", 0 0;
v0x626bcabc1340_0 .net "valid_out", 0 0, v0x626bcabb17a0_0;  alias, 1 drivers
v0x626bcabbd190_0 .var/s "x_in", 7 0;
v0x626bcabbd230_0 .net/s "x_out", 7 0, v0x626bcabad1c0_0;  alias, 1 drivers
v0x626bcabb90b0_0 .var/s "y_in", 31 0;
v0x626bcabb9180_0 .net/s "y_out", 31 0, v0x626bcab7a570_0;  alias, 1 drivers
S_0x626bcab82410 .scope module, "u_npu_dma" "npu_dma" 3 113, 7 3 0, S_0x626bcab67020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "rd_addr";
    .port_info 3 /INPUT 32 "rd_len";
    .port_info 4 /INPUT 1 "rd_start_pulse";
    .port_info 5 /INPUT 32 "wr_addr";
    .port_info 6 /INPUT 32 "wr_len";
    .port_info 7 /INPUT 1 "wr_start_pulse";
    .port_info 8 /OUTPUT 1 "rd_busy";
    .port_info 9 /OUTPUT 1 "rd_done";
    .port_info 10 /OUTPUT 1 "wr_busy";
    .port_info 11 /OUTPUT 1 "wr_done";
    .port_info 12 /INPUT 1 "rd_m_waitrequest";
    .port_info 13 /INPUT 32 "rd_m_readdata";
    .port_info 14 /INPUT 1 "rd_m_readdatavalid";
    .port_info 15 /OUTPUT 10 "rd_m_burstcount";
    .port_info 16 /OUTPUT 32 "rd_m_address";
    .port_info 17 /OUTPUT 1 "rd_m_read";
    .port_info 18 /INPUT 1 "wr_m_waitrequest";
    .port_info 19 /OUTPUT 10 "wr_m_burstcount";
    .port_info 20 /OUTPUT 32 "wr_m_address";
    .port_info 21 /OUTPUT 1 "wr_m_write";
    .port_info 22 /OUTPUT 32 "wr_m_writedata";
    .port_info 23 /OUTPUT 32 "data_to_npu";
    .port_info 24 /OUTPUT 1 "data_to_npu_valid";
    .port_info 25 /INPUT 1 "data_to_npu_ready";
    .port_info 26 /INPUT 32 "data_from_npu";
    .port_info 27 /INPUT 1 "data_from_npu_valid";
    .port_info 28 /OUTPUT 1 "data_from_npu_ready";
P_0x626bcaae5530 .param/l "ADDR_WIDTH" 1 7 49, +C4<00000000000000000000000000001001>;
P_0x626bcaae5570 .param/l "FIFO_DEPTH" 1 7 48, +C4<00000000000000000000001000000000>;
P_0x626bcaae55b0 .param/l "RD_BURST" 1 7 75, C4<01>;
P_0x626bcaae55f0 .param/l "RD_IDLE" 1 7 74, C4<00>;
P_0x626bcaae5630 .param/l "RD_WAIT" 1 7 76, C4<10>;
P_0x626bcaae5670 .param/l "WR_BURST" 1 7 205, C4<01>;
P_0x626bcaae56b0 .param/l "WR_DATA" 1 7 206, C4<10>;
P_0x626bcaae56f0 .param/l "WR_IDLE" 1 7 204, C4<00>;
L_0x626bcab5aa40 .functor BUFZ 1, o0x72a2c137cc68, C4<0>, C4<0>, C4<0>;
L_0x626bcac2fb00 .functor AND 1, L_0x626bcac2f960, L_0x626bcac310e0, C4<1>, C4<1>;
L_0x626bcac2fa90 .functor BUFZ 32, L_0x626bcac2fc00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x626bcac2ff90 .functor AND 1, v0x626bcabfacc0_0, L_0x626bcac2fea0, C4<1>, C4<1>;
L_0x626bcac301f0 .functor AND 1, v0x626bcabf5730_0, L_0x626bcac300c0, C4<1>, C4<1>;
L_0x626bcac30580 .functor BUFZ 32, L_0x626bcac30300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x626bcabf1be0_0 .net *"_ivl_0", 31 0, L_0x626bcac1eb70;  1 drivers
L_0x72a2c1332138 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf1ce0_0 .net *"_ivl_11", 21 0, L_0x72a2c1332138;  1 drivers
L_0x72a2c1332180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf1dc0_0 .net/2u *"_ivl_12", 31 0, L_0x72a2c1332180;  1 drivers
v0x626bcabf1e80_0 .net *"_ivl_16", 31 0, L_0x626bcac2f0b0;  1 drivers
L_0x72a2c13321c8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf1f60_0 .net *"_ivl_19", 21 0, L_0x72a2c13321c8;  1 drivers
L_0x72a2c1332210 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf2090_0 .net/2u *"_ivl_20", 31 0, L_0x72a2c1332210;  1 drivers
v0x626bcabf2170_0 .net *"_ivl_24", 31 0, L_0x626bcac2f320;  1 drivers
L_0x72a2c1332258 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf2250_0 .net *"_ivl_27", 21 0, L_0x72a2c1332258;  1 drivers
L_0x72a2c13322a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf2330_0 .net/2u *"_ivl_28", 31 0, L_0x72a2c13322a0;  1 drivers
L_0x72a2c13320a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf2410_0 .net *"_ivl_3", 21 0, L_0x72a2c13320a8;  1 drivers
L_0x72a2c13322e8 .functor BUFT 1, C4<1000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf24f0_0 .net/2u *"_ivl_32", 9 0, L_0x72a2c13322e8;  1 drivers
v0x626bcabf25d0_0 .net *"_ivl_34", 9 0, L_0x626bcac2f630;  1 drivers
v0x626bcabf26b0_0 .net *"_ivl_37", 9 0, L_0x626bcac2f720;  1 drivers
L_0x72a2c13320f0 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf2790_0 .net/2u *"_ivl_4", 31 0, L_0x72a2c13320f0;  1 drivers
v0x626bcabf2870_0 .net *"_ivl_46", 31 0, L_0x626bcac2fc00;  1 drivers
v0x626bcabf2950_0 .net *"_ivl_48", 10 0, L_0x626bcac2fca0;  1 drivers
L_0x72a2c1332330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x626bcabf2a30_0 .net *"_ivl_51", 1 0, L_0x72a2c1332330;  1 drivers
v0x626bcabf2b10_0 .net *"_ivl_59", 0 0, L_0x626bcac300c0;  1 drivers
v0x626bcabf2bd0_0 .net *"_ivl_62", 31 0, L_0x626bcac30300;  1 drivers
v0x626bcabf2cb0_0 .net *"_ivl_64", 10 0, L_0x626bcac303a0;  1 drivers
L_0x72a2c1332378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x626bcabf2d90_0 .net *"_ivl_67", 1 0, L_0x72a2c1332378;  1 drivers
v0x626bcabf2e70_0 .net *"_ivl_8", 31 0, L_0x626bcac2edb0;  1 drivers
v0x626bcabf2f50_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcabf2ff0_0 .var "current_rd_burst", 9 0;
v0x626bcabf30d0_0 .net "data_from_npu", 31 0, v0x626bcabfab60_0;  alias, 1 drivers
v0x626bcabf31b0_0 .net "data_from_npu_ready", 0 0, L_0x626bcac2fea0;  alias, 1 drivers
v0x626bcabf3270_0 .net "data_from_npu_valid", 0 0, v0x626bcabfacc0_0;  alias, 1 drivers
v0x626bcabf3330_0 .net "data_to_npu", 31 0, L_0x626bcac2fa90;  alias, 1 drivers
v0x626bcabf3410_0 .net "data_to_npu_ready", 0 0, L_0x626bcac310e0;  alias, 1 drivers
v0x626bcabf34d0_0 .net "data_to_npu_valid", 0 0, L_0x626bcac2f960;  alias, 1 drivers
v0x626bcabf3590 .array "in_fifo", 511 0, 31 0;
v0x626bcabf3650_0 .var "in_fifo_count", 9 0;
v0x626bcabf3730_0 .net "in_fifo_empty", 0 0, L_0x626bcac2ef40;  1 drivers
v0x626bcabf3a00_0 .net "in_fifo_free_space", 9 0, L_0x626bcac2f820;  1 drivers
v0x626bcabf3ae0_0 .net "in_fifo_full", 0 0, L_0x626bcac2ec70;  1 drivers
v0x626bcabf3ba0_0 .net "in_fifo_pop", 0 0, L_0x626bcac2fb00;  1 drivers
v0x626bcabf3c60_0 .net "in_fifo_push", 0 0, L_0x626bcab5aa40;  1 drivers
v0x626bcabf3d20_0 .var "in_fifo_rd_ptr", 8 0;
v0x626bcabf3e00_0 .var "in_fifo_wr_ptr", 8 0;
v0x626bcabf3ee0 .array "out_fifo", 511 0, 31 0;
v0x626bcabf3fa0_0 .var "out_fifo_count", 9 0;
v0x626bcabf4080_0 .net "out_fifo_empty", 0 0, L_0x626bcac2f4f0;  1 drivers
v0x626bcabf4140_0 .net "out_fifo_full", 0 0, L_0x626bcac2f1a0;  1 drivers
v0x626bcabf4200_0 .net "out_fifo_pop", 0 0, L_0x626bcac301f0;  1 drivers
v0x626bcabf42c0_0 .net "out_fifo_push", 0 0, L_0x626bcac2ff90;  1 drivers
v0x626bcabf4380_0 .var "out_fifo_rd_ptr", 8 0;
v0x626bcabf4460_0 .var "out_fifo_wr_ptr", 8 0;
v0x626bcabf4540_0 .net "rd_addr", 31 0, v0x626bcaba56b0_0;  alias, 1 drivers
v0x626bcabf4600_0 .var "rd_busy", 0 0;
v0x626bcabf46a0_0 .var "rd_done", 0 0;
v0x626bcabf4740_0 .net "rd_len", 31 0, v0x626bcaa8c910_0;  alias, 1 drivers
v0x626bcabf47e0_0 .var "rd_m_address", 31 0;
v0x626bcabf4880_0 .var "rd_m_burstcount", 9 0;
v0x626bcabf4940_0 .var "rd_m_read", 0 0;
v0x626bcabf4a00_0 .net "rd_m_readdata", 31 0, o0x72a2c137cc38;  alias, 0 drivers
v0x626bcabf4ae0_0 .net "rd_m_readdatavalid", 0 0, o0x72a2c137cc68;  alias, 0 drivers
v0x626bcabf4ba0_0 .net "rd_m_waitrequest", 0 0, o0x72a2c137cc98;  alias, 0 drivers
v0x626bcabf4c60_0 .var "rd_pending_beats", 31 0;
v0x626bcabf4d40_0 .var "rd_rem_len", 31 0;
v0x626bcabf4e20_0 .net "rd_start_pulse", 0 0, v0x626bcaa8c9f0_0;  alias, 1 drivers
v0x626bcabf4ec0_0 .var "rd_state", 1 0;
v0x626bcabf4f80_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcabf5020_0 .net "wr_addr", 31 0, v0x626bcaa8cab0_0;  alias, 1 drivers
v0x626bcabf50e0_0 .var "wr_burst_rem", 9 0;
v0x626bcabf51a0_0 .var "wr_busy", 0 0;
v0x626bcabf5270_0 .var "wr_current_burst", 9 0;
v0x626bcabf5330_0 .var "wr_done", 0 0;
v0x626bcabf5400_0 .net "wr_len", 31 0, v0x626bcaabc5e0_0;  alias, 1 drivers
v0x626bcabf54d0_0 .var "wr_m_address", 31 0;
v0x626bcabf5590_0 .var "wr_m_burstcount", 9 0;
v0x626bcabf5670_0 .net "wr_m_waitrequest", 0 0, o0x72a2c137ce18;  alias, 0 drivers
v0x626bcabf5730_0 .var "wr_m_write", 0 0;
v0x626bcabf57f0_0 .net "wr_m_writedata", 31 0, L_0x626bcac30580;  alias, 1 drivers
v0x626bcabf58d0_0 .var "wr_rem_len", 31 0;
v0x626bcabf59b0_0 .net "wr_start_pulse", 0 0, v0x626bcaabc6c0_0;  alias, 1 drivers
v0x626bcabf5a80_0 .var "wr_state", 1 0;
E_0x626bcaa653c0 .event posedge, v0x626bcabee6f0_0;
L_0x626bcac1eb70 .concat [ 10 22 0 0], v0x626bcabf3650_0, L_0x72a2c13320a8;
L_0x626bcac2ec70 .cmp/eq 32, L_0x626bcac1eb70, L_0x72a2c13320f0;
L_0x626bcac2edb0 .concat [ 10 22 0 0], v0x626bcabf3650_0, L_0x72a2c1332138;
L_0x626bcac2ef40 .cmp/eq 32, L_0x626bcac2edb0, L_0x72a2c1332180;
L_0x626bcac2f0b0 .concat [ 10 22 0 0], v0x626bcabf3fa0_0, L_0x72a2c13321c8;
L_0x626bcac2f1a0 .cmp/eq 32, L_0x626bcac2f0b0, L_0x72a2c1332210;
L_0x626bcac2f320 .concat [ 10 22 0 0], v0x626bcabf3fa0_0, L_0x72a2c1332258;
L_0x626bcac2f4f0 .cmp/eq 32, L_0x626bcac2f320, L_0x72a2c13322a0;
L_0x626bcac2f630 .arith/sub 10, L_0x72a2c13322e8, v0x626bcabf3650_0;
L_0x626bcac2f720 .part v0x626bcabf4c60_0, 0, 10;
L_0x626bcac2f820 .arith/sub 10, L_0x626bcac2f630, L_0x626bcac2f720;
L_0x626bcac2f960 .reduce/nor L_0x626bcac2ef40;
L_0x626bcac2fc00 .array/port v0x626bcabf3590, L_0x626bcac2fca0;
L_0x626bcac2fca0 .concat [ 9 2 0 0], v0x626bcabf3d20_0, L_0x72a2c1332330;
L_0x626bcac2fea0 .reduce/nor L_0x626bcac2f1a0;
L_0x626bcac300c0 .reduce/nor o0x72a2c137ce18;
L_0x626bcac30300 .array/port v0x626bcabf3ee0, L_0x626bcac303a0;
L_0x626bcac303a0 .concat [ 9 2 0 0], v0x626bcabf4380_0, L_0x72a2c1332378;
S_0x626bcabf5ee0 .scope module, "u_npu_sequencer" "npu_sequencer" 3 165, 8 94 0, S_0x626bcab67020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2 "mode";
    .port_info 4 /INPUT 32 "total_rows";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /INPUT 32 "dma_data_in";
    .port_info 8 /INPUT 1 "dma_data_in_valid";
    .port_info 9 /OUTPUT 1 "dma_data_in_ready";
    .port_info 10 /OUTPUT 32 "dma_data_out";
    .port_info 11 /OUTPUT 1 "dma_data_out_valid";
    .port_info 12 /INPUT 1 "dma_data_out_ready";
    .port_info 13 /OUTPUT 1 "core_load_weight";
    .port_info 14 /OUTPUT 4 "core_valid_in";
    .port_info 15 /OUTPUT 32 "core_x_in";
    .port_info 16 /OUTPUT 128 "core_y_in";
    .port_info 17 /INPUT 128 "core_y_out";
    .port_info 18 /INPUT 4 "core_valid_out";
P_0x626bcabf6070 .param/l "ACC_WIDTH" 0 8 97, +C4<00000000000000000000000000100000>;
P_0x626bcabf60b0 .param/l "DATA_WIDTH" 0 8 96, +C4<00000000000000000000000000001000>;
P_0x626bcabf60f0 .param/l "D_IDLE" 1 8 193, +C4<00000000000000000000000000000000>;
P_0x626bcabf6130 .param/l "D_RUN" 1 8 193, +C4<00000000000000000000000000000001>;
P_0x626bcabf6170 .param/l "D_UNPACK" 1 8 193, +C4<00000000000000000000000000000010>;
P_0x626bcabf61b0 .param/l "D_WAIT_FIFO" 1 8 193, +C4<00000000000000000000000000000011>;
P_0x626bcabf61f0 .param/l "F_BEAT" 1 8 155, +C4<00000000000000000000000000000001>;
P_0x626bcabf6230 .param/l "F_IDLE" 1 8 155, +C4<00000000000000000000000000000000>;
P_0x626bcabf6270 .param/l "F_WAIT" 1 8 155, +C4<00000000000000000000000000000010>;
P_0x626bcabf62b0 .param/l "N" 0 8 95, +C4<00000000000000000000000000000100>;
L_0x626bcac30ad0 .functor AND 1, L_0x626bcac308a0, L_0x626bcac309e0, C4<1>, C4<1>;
L_0x626bcac30e90 .functor AND 1, L_0x626bcac30ad0, L_0x626bcac30d50, C4<1>, C4<1>;
v0x626bcabf9860_0 .net *"_ivl_11", 0 0, L_0x626bcac309e0;  1 drivers
v0x626bcabf9940_0 .net *"_ivl_13", 0 0, L_0x626bcac30ad0;  1 drivers
v0x626bcabf9a00_0 .net *"_ivl_14", 31 0, L_0x626bcac30be0;  1 drivers
L_0x72a2c1332498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf9ac0_0 .net *"_ivl_17", 25 0, L_0x72a2c1332498;  1 drivers
L_0x72a2c13324e0 .functor BUFT 1, C4<00000000000000000000000000011010>, C4<0>, C4<0>, C4<0>;
v0x626bcabf9ba0_0 .net/2u *"_ivl_18", 31 0, L_0x72a2c13324e0;  1 drivers
v0x626bcabf9c80_0 .net *"_ivl_2", 31 0, L_0x626bcac307b0;  1 drivers
v0x626bcabf9d60_0 .net *"_ivl_20", 0 0, L_0x626bcac30d50;  1 drivers
L_0x72a2c1332408 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf9e20_0 .net *"_ivl_5", 29 0, L_0x72a2c1332408;  1 drivers
L_0x72a2c1332450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x626bcabf9f00_0 .net/2u *"_ivl_6", 31 0, L_0x72a2c1332450;  1 drivers
v0x626bcabf9fe0_0 .net *"_ivl_8", 0 0, L_0x626bcac308a0;  1 drivers
v0x626bcabfa0a0_0 .var "busy", 0 0;
v0x626bcabfa140_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcabfa1e0_0 .var "core_load_weight", 0 0;
v0x626bcabfa280_0 .var "core_valid_in", 3 0;
v0x626bcabfa360_0 .net "core_valid_out", 3 0, L_0x626bcac336a0;  alias, 1 drivers
v0x626bcabfa440_0 .var "core_x_in", 31 0;
v0x626bcabfa520_0 .net "core_y_in", 127 0, L_0x72a2c13323c0;  alias, 1 drivers
v0x626bcabfa710_0 .net "core_y_out", 127 0, L_0x626bcac33320;  alias, 1 drivers
v0x626bcabfa800_0 .var "d_state", 2 0;
v0x626bcabfa8c0_0 .net "dma_data_in", 31 0, L_0x626bcac2fa90;  alias, 1 drivers
v0x626bcabfa980_0 .net "dma_data_in_ready", 0 0, L_0x626bcac310e0;  alias, 1 drivers
v0x626bcabfaa70_0 .net "dma_data_in_valid", 0 0, L_0x626bcac2f960;  alias, 1 drivers
v0x626bcabfab60_0 .var "dma_data_out", 31 0;
v0x626bcabfac20_0 .net "dma_data_out_ready", 0 0, L_0x626bcac2fea0;  alias, 1 drivers
v0x626bcabfacc0_0 .var "dma_data_out_valid", 0 0;
v0x626bcabfad60_0 .var "done", 0 0;
v0x626bcabfae30_0 .var "done_cnt", 7 0;
v0x626bcabfaed0_0 .var "f_state", 1 0;
v0x626bcabfaf70_0 .net "in_fifo_dout", 31 0, L_0x626bcac316c0;  1 drivers
v0x626bcabfb060_0 .net "in_fifo_empty", 0 0, L_0x626bcac31360;  1 drivers
v0x626bcabfb130_0 .net "in_fifo_rd", 0 0, L_0x626bcac30e90;  1 drivers
v0x626bcabfb200_0 .net "mode", 1 0, v0x626bcab07b20_0;  alias, 1 drivers
v0x626bcabfb2d0_0 .net "res_fifo_count", 5 0, v0x626bcabf8da0_0;  1 drivers
v0x626bcabfb3a0_0 .net "res_fifo_dout", 127 0, L_0x626bcac31e50;  1 drivers
v0x626bcabfb470_0 .net "res_fifo_empty", 0 0, L_0x626bcac31aa0;  1 drivers
v0x626bcabfb540_0 .var "res_fifo_rd", 0 0;
v0x626bcabfb610_0 .var "rows_drained", 31 0;
v0x626bcabfb6b0_0 .var "rows_fed", 31 0;
v0x626bcabfb750_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcabfb7f0_0 .net "start", 0 0, v0x626bcab07c00_0;  alias, 1 drivers
v0x626bcabfb8c0_0 .var "sub_cnt", 3 0;
v0x626bcabfb960_0 .net "total_rows", 31 0, v0x626bcab07cc0_0;  alias, 1 drivers
v0x626bcabfba50_0 .net "wr_en_internal", 0 0, L_0x626bcac32040;  1 drivers
L_0x626bcac307b0 .concat [ 2 30 0 0], v0x626bcabfaed0_0, L_0x72a2c1332408;
L_0x626bcac308a0 .cmp/eq 32, L_0x626bcac307b0, L_0x72a2c1332450;
L_0x626bcac309e0 .reduce/nor L_0x626bcac31360;
L_0x626bcac30be0 .concat [ 6 26 0 0], v0x626bcabf8da0_0, L_0x72a2c1332498;
L_0x626bcac30d50 .cmp/gt 32, L_0x72a2c13324e0, L_0x626bcac30be0;
L_0x626bcac31f60 .reduce/and L_0x626bcac336a0;
L_0x626bcac32040 .reduce/and L_0x626bcac336a0;
S_0x626bcabf68a0 .scope module, "inf" "npu_in_fifo" 8 133, 8 52 0, S_0x626bcabf5ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /INPUT 1 "din_valid";
    .port_info 4 /OUTPUT 1 "din_ready";
    .port_info 5 /OUTPUT 32 "dout";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 1 "empty";
L_0x626bcac316c0 .functor BUFZ 32, L_0x626bcac314a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x626bcabf6bc0_0 .net *"_ivl_0", 31 0, L_0x626bcac30ff0;  1 drivers
L_0x72a2c13325b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf6cc0_0 .net *"_ivl_11", 27 0, L_0x72a2c13325b8;  1 drivers
L_0x72a2c1332600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf6da0_0 .net/2u *"_ivl_12", 31 0, L_0x72a2c1332600;  1 drivers
v0x626bcabf6e90_0 .net *"_ivl_16", 31 0, L_0x626bcac314a0;  1 drivers
v0x626bcabf6f70_0 .net *"_ivl_18", 4 0, L_0x626bcac31540;  1 drivers
L_0x72a2c1332648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x626bcabf70a0_0 .net *"_ivl_21", 1 0, L_0x72a2c1332648;  1 drivers
L_0x72a2c1332528 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf7180_0 .net *"_ivl_3", 27 0, L_0x72a2c1332528;  1 drivers
L_0x72a2c1332570 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf7260_0 .net/2u *"_ivl_4", 31 0, L_0x72a2c1332570;  1 drivers
v0x626bcabf7340_0 .net *"_ivl_8", 31 0, L_0x626bcac31220;  1 drivers
v0x626bcabf7420_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcabf74c0_0 .var "count", 3 0;
v0x626bcabf75a0_0 .net "din", 31 0, L_0x626bcac2fa90;  alias, 1 drivers
v0x626bcabf7660_0 .net "din_ready", 0 0, L_0x626bcac310e0;  alias, 1 drivers
v0x626bcabf7730_0 .net "din_valid", 0 0, L_0x626bcac2f960;  alias, 1 drivers
v0x626bcabf7800_0 .net "dout", 31 0, L_0x626bcac316c0;  alias, 1 drivers
v0x626bcabf78a0_0 .net "empty", 0 0, L_0x626bcac31360;  alias, 1 drivers
v0x626bcabf7940_0 .var/i "i", 31 0;
v0x626bcabf7a20 .array "ram", 7 0, 31 0;
v0x626bcabf7ae0_0 .net "rd_en", 0 0, L_0x626bcac30e90;  alias, 1 drivers
v0x626bcabf7ba0_0 .var "rd_ptr", 2 0;
v0x626bcabf7c80_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcabf7d20_0 .var "wr_ptr", 2 0;
L_0x626bcac30ff0 .concat [ 4 28 0 0], v0x626bcabf74c0_0, L_0x72a2c1332528;
L_0x626bcac310e0 .cmp/gt 32, L_0x72a2c1332570, L_0x626bcac30ff0;
L_0x626bcac31220 .concat [ 4 28 0 0], v0x626bcabf74c0_0, L_0x72a2c13325b8;
L_0x626bcac31360 .cmp/eq 32, L_0x626bcac31220, L_0x72a2c1332600;
L_0x626bcac314a0 .array/port v0x626bcabf7a20, L_0x626bcac31540;
L_0x626bcac31540 .concat [ 3 2 0 0], v0x626bcabf7ba0_0, L_0x72a2c1332648;
S_0x626bcabf7f00 .scope module, "outf" "npu_res_fifo" 8 147, 8 4 0, S_0x626bcabf5ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "din";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 128 "dout";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 6 "count";
P_0x626bcabf80b0 .param/l "ADDR_W" 0 8 7, +C4<00000000000000000000000000000101>;
P_0x626bcabf80f0 .param/l "DEPTH" 0 8 6, +C4<00000000000000000000000000100000>;
P_0x626bcabf8130 .param/l "WIDTH" 0 8 5, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
L_0x626bcac31e50 .functor BUFZ 128, L_0x626bcac31c30, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x626bcabf84c0_0 .net *"_ivl_0", 31 0, L_0x626bcac317d0;  1 drivers
L_0x72a2c1332720 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf85a0_0 .net *"_ivl_11", 25 0, L_0x72a2c1332720;  1 drivers
L_0x72a2c1332768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf8680_0 .net/2u *"_ivl_12", 31 0, L_0x72a2c1332768;  1 drivers
v0x626bcabf8770_0 .net *"_ivl_16", 127 0, L_0x626bcac31c30;  1 drivers
v0x626bcabf8850_0 .net *"_ivl_18", 6 0, L_0x626bcac31cd0;  1 drivers
L_0x72a2c13327b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x626bcabf8980_0 .net *"_ivl_21", 1 0, L_0x72a2c13327b0;  1 drivers
L_0x72a2c1332690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf8a60_0 .net *"_ivl_3", 25 0, L_0x72a2c1332690;  1 drivers
L_0x72a2c13326d8 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x626bcabf8b40_0 .net/2u *"_ivl_4", 31 0, L_0x72a2c13326d8;  1 drivers
v0x626bcabf8c20_0 .net *"_ivl_8", 31 0, L_0x626bcac31a00;  1 drivers
v0x626bcabf8d00_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcabf8da0_0 .var "count", 5 0;
v0x626bcabf8e80_0 .net "din", 127 0, L_0x626bcac33320;  alias, 1 drivers
v0x626bcabf8f60_0 .net "dout", 127 0, L_0x626bcac31e50;  alias, 1 drivers
v0x626bcabf9040_0 .net "empty", 0 0, L_0x626bcac31aa0;  alias, 1 drivers
v0x626bcabf9100_0 .net "full", 0 0, L_0x626bcac318c0;  1 drivers
v0x626bcabf91c0_0 .var/i "i", 31 0;
v0x626bcabf92a0 .array "ram", 31 0, 127 0;
v0x626bcabf9360_0 .net "rd_en", 0 0, v0x626bcabfb540_0;  1 drivers
v0x626bcabf9420_0 .var "rd_ptr", 4 0;
v0x626bcabf9500_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcabf95a0_0 .net "wr_en", 0 0, L_0x626bcac31f60;  1 drivers
v0x626bcabf9660_0 .var "wr_ptr", 4 0;
L_0x626bcac317d0 .concat [ 6 26 0 0], v0x626bcabf8da0_0, L_0x72a2c1332690;
L_0x626bcac318c0 .cmp/eq 32, L_0x626bcac317d0, L_0x72a2c13326d8;
L_0x626bcac31a00 .concat [ 6 26 0 0], v0x626bcabf8da0_0, L_0x72a2c1332720;
L_0x626bcac31aa0 .cmp/eq 32, L_0x626bcac31a00, L_0x72a2c1332768;
L_0x626bcac31c30 .array/port v0x626bcabf92a0, L_0x626bcac31cd0;
L_0x626bcac31cd0 .concat [ 5 2 0 0], v0x626bcabf9420_0, L_0x72a2c13327b0;
S_0x626bcabfbdf0 .scope module, "u_systolic_core" "systolic_core" 3 199, 9 1 0, S_0x626bcab67020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 4 "valid_in";
    .port_info 4 /INPUT 32 "x_in";
    .port_info 5 /INPUT 128 "y_in";
    .port_info 6 /OUTPUT 128 "y_out";
    .port_info 7 /OUTPUT 4 "valid_out";
P_0x626bcabfc020 .param/l "ACC_WIDTH" 0 9 4, +C4<00000000000000000000000000100000>;
P_0x626bcabfc060 .param/l "DATA_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
P_0x626bcabfc0a0 .param/l "N" 0 9 2, +C4<00000000000000000000000000000100>;
v0x626bcac1ad00_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac1ada0_0 .net "load_weight", 0 0, v0x626bcabfa1e0_0;  alias, 1 drivers
v0x626bcac1ae40_0 .net "lw_skewed", 3 0, L_0x626bcac32c60;  1 drivers
v0x626bcac1aee0_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac1af80_0 .net "v_notskewed", 3 0, L_0x626bcac39300;  1 drivers
v0x626bcac1b020_0 .net "v_skewed", 3 0, L_0x626bcac32960;  1 drivers
v0x626bcac1b0c0_0 .net "valid_in", 3 0, v0x626bcabfa280_0;  alias, 1 drivers
v0x626bcac1b160_0 .net "valid_out", 3 0, L_0x626bcac336a0;  alias, 1 drivers
v0x626bcac1b200_0 .net "x_in", 31 0, v0x626bcabfa440_0;  alias, 1 drivers
v0x626bcac1b330_0 .net "x_skewed", 31 0, L_0x626bcac326e0;  1 drivers
L_0x72a2c13327f8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x626bcac1b3d0_0 .net "y_in", 127 0, L_0x72a2c13327f8;  1 drivers
v0x626bcac1b470_0 .net "y_notskewed", 127 0, L_0x626bcac3b2e0;  1 drivers
v0x626bcac1b510_0 .net "y_out", 127 0, L_0x626bcac33320;  alias, 1 drivers
L_0x626bcac320e0 .part v0x626bcabfa440_0, 0, 8;
L_0x626bcac32180 .part v0x626bcabfa280_0, 0, 1;
v0x626bcabfd4f0_0 .array/port v0x626bcabfd4f0, 0;
v0x626bcabfe030_1 .array/port v0x626bcabfe030, 1;
v0x626bcabfeba0_2 .array/port v0x626bcabfeba0, 2;
L_0x626bcac326e0 .concat8 [ 8 8 8 8], L_0x626bcac320e0, v0x626bcabfd4f0_0, v0x626bcabfe030_1, v0x626bcabfeba0_2;
L_0x626bcac32960 .concat8 [ 1 1 1 1], L_0x626bcac32180, v0x626bcabfd410_0, L_0x626bcac324e0, L_0x626bcac32b70;
L_0x626bcac32c60 .concat8 [ 1 1 1 1], L_0x626bcac32220, v0x626bcabfd2e0_0, L_0x626bcac325e0, L_0x626bcac32e40;
v0x626bcabff570_2 .array/port v0x626bcabff570, 2;
v0x626bcabfff70_1 .array/port v0x626bcabfff70, 1;
v0x626bcac009e0_0 .array/port v0x626bcac009e0, 0;
L_0x626bcac33320 .concat8 [ 32 32 32 32], v0x626bcabff570_2, v0x626bcabfff70_1, v0x626bcac009e0_0, L_0x626bcac33560;
L_0x626bcac33560 .part L_0x626bcac3b2e0, 96, 32;
L_0x626bcac336a0 .concat8 [ 1 1 1 1], L_0x626bcac32fa0, L_0x626bcac330b0, v0x626bcac00900_0, L_0x626bcac33880;
L_0x626bcac33880 .part L_0x626bcac39300, 3, 1;
S_0x626bcabfc360 .scope generate, "input_skew[0]" "input_skew[0]" 9 26, 9 26 0, S_0x626bcabfbdf0;
 .timescale -9 -12;
P_0x626bcabfc580 .param/l "i" 0 9 26, +C4<00>;
S_0x626bcabfc660 .scope generate, "genblk2" "genblk2" 9 27, 9 27 0, S_0x626bcabfc360;
 .timescale -9 -12;
L_0x626bcac32220 .functor BUFZ 1, v0x626bcabfa1e0_0, C4<0>, C4<0>, C4<0>;
v0x626bcabf6800_0 .net *"_ivl_0", 7 0, L_0x626bcac320e0;  1 drivers
v0x626bcabfc8a0_0 .net *"_ivl_1", 0 0, L_0x626bcac32180;  1 drivers
v0x626bcabfc980_0 .net *"_ivl_3", 0 0, L_0x626bcac32220;  1 drivers
S_0x626bcabfca70 .scope generate, "input_skew[1]" "input_skew[1]" 9 26, 9 26 0, S_0x626bcabfbdf0;
 .timescale -9 -12;
P_0x626bcabfcc90 .param/l "i" 0 9 26, +C4<01>;
S_0x626bcabfcd50 .scope generate, "genblk3" "genblk3" 9 27, 9 27 0, S_0x626bcabfca70;
 .timescale -9 -12;
v0x626bcabfcf30_0 .net *"_ivl_2", 7 0, v0x626bcabfd4f0_0;  1 drivers
v0x626bcabfd030_0 .net *"_ivl_4", 0 0, v0x626bcabfd410_0;  1 drivers
v0x626bcabfd110_0 .net *"_ivl_6", 0 0, v0x626bcabfd2e0_0;  1 drivers
v0x626bcabfd200_0 .var/i "k", 31 0;
v0x626bcabfd2e0_0 .var "lw_delay", 0 0;
v0x626bcabfd410_0 .var "v_delay", 0 0;
v0x626bcabfd4f0 .array "x_delay", 0 0, 7 0;
S_0x626bcabfd5d0 .scope generate, "input_skew[2]" "input_skew[2]" 9 26, 9 26 0, S_0x626bcabfbdf0;
 .timescale -9 -12;
P_0x626bcabfd7d0 .param/l "i" 0 9 26, +C4<010>;
S_0x626bcabfd890 .scope generate, "genblk3" "genblk3" 9 27, 9 27 0, S_0x626bcabfd5d0;
 .timescale -9 -12;
v0x626bcabfda70_0 .net *"_ivl_2", 7 0, v0x626bcabfe030_1;  1 drivers
v0x626bcabfdb70_0 .net *"_ivl_4", 0 0, L_0x626bcac324e0;  1 drivers
v0x626bcabfdc50_0 .net *"_ivl_6", 0 0, L_0x626bcac325e0;  1 drivers
v0x626bcabfdd40_0 .var/i "k", 31 0;
v0x626bcabfde20_0 .var "lw_delay", 1 0;
v0x626bcabfdf50_0 .var "v_delay", 1 0;
v0x626bcabfe030 .array "x_delay", 1 0, 7 0;
L_0x626bcac324e0 .part v0x626bcabfdf50_0, 1, 1;
L_0x626bcac325e0 .part v0x626bcabfde20_0, 1, 1;
S_0x626bcabfe150 .scope generate, "input_skew[3]" "input_skew[3]" 9 26, 9 26 0, S_0x626bcabfbdf0;
 .timescale -9 -12;
P_0x626bcabfe350 .param/l "i" 0 9 26, +C4<011>;
S_0x626bcabfe430 .scope generate, "genblk3" "genblk3" 9 27, 9 27 0, S_0x626bcabfe150;
 .timescale -9 -12;
v0x626bcabfe610_0 .net *"_ivl_2", 7 0, v0x626bcabfeba0_2;  1 drivers
v0x626bcabfe710_0 .net *"_ivl_4", 0 0, L_0x626bcac32b70;  1 drivers
v0x626bcabfe7f0_0 .net *"_ivl_6", 0 0, L_0x626bcac32e40;  1 drivers
v0x626bcabfe8b0_0 .var/i "k", 31 0;
v0x626bcabfe990_0 .var "lw_delay", 2 0;
v0x626bcabfeac0_0 .var "v_delay", 2 0;
v0x626bcabfeba0 .array "x_delay", 2 0, 7 0;
L_0x626bcac32b70 .part v0x626bcabfeac0_0, 2, 1;
L_0x626bcac32e40 .part v0x626bcabfe990_0, 2, 1;
S_0x626bcabfece0 .scope generate, "output_deskew[0]" "output_deskew[0]" 9 80, 9 80 0, S_0x626bcabfbdf0;
 .timescale -9 -12;
P_0x626bcabac5a0 .param/l "DELAY" 1 9 81, +C4<00000000000000000000000000000011>;
P_0x626bcabac5e0 .param/l "j" 0 9 80, +C4<00>;
S_0x626bcabff010 .scope generate, "genblk6" "genblk6" 9 82, 9 82 0, S_0x626bcabfece0;
 .timescale -9 -12;
v0x626bcabff1f0_0 .net *"_ivl_2", 31 0, v0x626bcabff570_2;  1 drivers
v0x626bcabff2f0_0 .net *"_ivl_4", 0 0, L_0x626bcac32fa0;  1 drivers
v0x626bcabff3d0_0 .var/i "k", 31 0;
v0x626bcabff490_0 .var "v_out_delay", 2 0;
v0x626bcabff570 .array "y_delay", 2 0, 31 0;
L_0x626bcac32fa0 .part v0x626bcabff490_0, 2, 1;
S_0x626bcabff700 .scope generate, "output_deskew[1]" "output_deskew[1]" 9 80, 9 80 0, S_0x626bcabfbdf0;
 .timescale -9 -12;
P_0x626bcabb0c60 .param/l "DELAY" 1 9 81, +C4<00000000000000000000000000000010>;
P_0x626bcabb0ca0 .param/l "j" 0 9 80, +C4<01>;
S_0x626bcabff9e0 .scope generate, "genblk6" "genblk6" 9 82, 9 82 0, S_0x626bcabff700;
 .timescale -9 -12;
v0x626bcabffbc0_0 .net *"_ivl_2", 31 0, v0x626bcabfff70_1;  1 drivers
v0x626bcabffcc0_0 .net *"_ivl_4", 0 0, L_0x626bcac330b0;  1 drivers
v0x626bcabffda0_0 .var/i "k", 31 0;
v0x626bcabffe90_0 .var "v_out_delay", 1 0;
v0x626bcabfff70 .array "y_delay", 1 0, 31 0;
L_0x626bcac330b0 .part v0x626bcabffe90_0, 1, 1;
S_0x626bcac000e0 .scope generate, "output_deskew[2]" "output_deskew[2]" 9 80, 9 80 0, S_0x626bcabfbdf0;
 .timescale -9 -12;
P_0x626bcabb53c0 .param/l "DELAY" 1 9 81, +C4<00000000000000000000000000000001>;
P_0x626bcabb5400 .param/l "j" 0 9 80, +C4<010>;
S_0x626bcac00450 .scope generate, "genblk6" "genblk6" 9 82, 9 82 0, S_0x626bcac000e0;
 .timescale -9 -12;
v0x626bcac00630_0 .net *"_ivl_2", 31 0, v0x626bcac009e0_0;  1 drivers
v0x626bcac00730_0 .net *"_ivl_4", 0 0, v0x626bcac00900_0;  1 drivers
v0x626bcac00810_0 .var/i "k", 31 0;
v0x626bcac00900_0 .var "v_out_delay", 0 0;
v0x626bcac009e0 .array "y_delay", 0 0, 31 0;
S_0x626bcac00b10 .scope generate, "output_deskew[3]" "output_deskew[3]" 9 80, 9 80 0, S_0x626bcabfbdf0;
 .timescale -9 -12;
P_0x626bcac00330 .param/l "DELAY" 1 9 81, +C4<00000000000000000000000000000000>;
P_0x626bcac00370 .param/l "j" 0 9 80, +C4<011>;
S_0x626bcac00e80 .scope generate, "genblk5" "genblk5" 9 82, 9 82 0, S_0x626bcac00b10;
 .timescale -9 -12;
v0x626bcac01060_0 .net *"_ivl_0", 31 0, L_0x626bcac33560;  1 drivers
v0x626bcac01160_0 .net *"_ivl_1", 0 0, L_0x626bcac33880;  1 drivers
S_0x626bcac01240 .scope module, "u_array" "systolic_array" 9 66, 10 1 0, S_0x626bcabfbdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "load_weight";
    .port_info 3 /INPUT 4 "valid_in";
    .port_info 4 /INPUT 32 "x_in";
    .port_info 5 /INPUT 128 "y_in";
    .port_info 6 /OUTPUT 32 "x_out";
    .port_info 7 /OUTPUT 128 "y_out";
    .port_info 8 /OUTPUT 4 "valid_out";
P_0x626bcac01420 .param/l "ACC_WIDTH" 0 10 4, +C4<00000000000000000000000000100000>;
P_0x626bcac01460 .param/l "DATA_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
P_0x626bcac014a0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000100>;
v0x626bcac196e0_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac197a0_0 .net "load_weight", 3 0, L_0x626bcac32c60;  alias, 1 drivers
v0x626bcac19880_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac19950 .array "v_wire", 19 0;
v0x626bcac19950_0 .net v0x626bcac19950 0, 0 0, L_0x626bcac33ab0; 1 drivers
v0x626bcac19950_1 .net v0x626bcac19950 1, 0 0, v0x626bcac02be0_0; 1 drivers
v0x626bcac19950_2 .net v0x626bcac19950 2, 0 0, v0x626bcac04420_0; 1 drivers
v0x626bcac19950_3 .net v0x626bcac19950 3, 0 0, v0x626bcac05a40_0; 1 drivers
v0x626bcac19950_4 .net v0x626bcac19950 4, 0 0, v0x626bcac07170_0; 1 drivers
v0x626bcac19950_5 .net v0x626bcac19950 5, 0 0, L_0x626bcac358d0; 1 drivers
v0x626bcac19950_6 .net v0x626bcac19950 6, 0 0, v0x626bcac08ba0_0; 1 drivers
v0x626bcac19950_7 .net v0x626bcac19950 7, 0 0, v0x626bcac0a0e0_0; 1 drivers
v0x626bcac19950_8 .net v0x626bcac19950 8, 0 0, v0x626bcac0b630_0; 1 drivers
v0x626bcac19950_9 .net v0x626bcac19950 9, 0 0, v0x626bcac0cb70_0; 1 drivers
v0x626bcac19950_10 .net v0x626bcac19950 10, 0 0, L_0x626bcac37410; 1 drivers
v0x626bcac19950_11 .net v0x626bcac19950 11, 0 0, v0x626bcac0e5a0_0; 1 drivers
v0x626bcac19950_12 .net v0x626bcac19950 12, 0 0, v0x626bcac0ff00_0; 1 drivers
v0x626bcac19950_13 .net v0x626bcac19950 13, 0 0, v0x626bcac11450_0; 1 drivers
v0x626bcac19950_14 .net v0x626bcac19950 14, 0 0, v0x626bcac12990_0; 1 drivers
v0x626bcac19950_15 .net v0x626bcac19950 15, 0 0, L_0x626bcac38f10; 1 drivers
v0x626bcac19950_16 .net v0x626bcac19950 16, 0 0, v0x626bcac14690_0; 1 drivers
v0x626bcac19950_17 .net v0x626bcac19950 17, 0 0, v0x626bcac15eb0_0; 1 drivers
v0x626bcac19950_18 .net v0x626bcac19950 18, 0 0, v0x626bcac176e0_0; 1 drivers
v0x626bcac19950_19 .net v0x626bcac19950 19, 0 0, v0x626bcac18f00_0; 1 drivers
v0x626bcac19e40_0 .net "valid_in", 3 0, L_0x626bcac32960;  alias, 1 drivers
v0x626bcac19f30_0 .net "valid_out", 3 0, L_0x626bcac39300;  alias, 1 drivers
v0x626bcac19fd0_0 .net "x_in", 31 0, L_0x626bcac326e0;  alias, 1 drivers
v0x626bcac1a070_0 .net "x_out", 31 0, L_0x626bcac390d0;  1 drivers
v0x626bcac1a110 .array "x_wire", 19 0;
v0x626bcac1a110_0 .net v0x626bcac1a110 0, 7 0, L_0x626bcac339c0; 1 drivers
v0x626bcac1a110_1 .net v0x626bcac1a110 1, 7 0, v0x626bcac02e60_0; 1 drivers
v0x626bcac1a110_2 .net v0x626bcac1a110 2, 7 0, v0x626bcac04690_0; 1 drivers
v0x626bcac1a110_3 .net v0x626bcac1a110 3, 7 0, v0x626bcac05cb0_0; 1 drivers
v0x626bcac1a110_4 .net v0x626bcac1a110 4, 7 0, v0x626bcac073e0_0; 1 drivers
v0x626bcac1a110_5 .net v0x626bcac1a110 5, 7 0, L_0x626bcac357a0; 1 drivers
v0x626bcac1a110_6 .net v0x626bcac1a110 6, 7 0, v0x626bcac08e20_0; 1 drivers
v0x626bcac1a110_7 .net v0x626bcac1a110 7, 7 0, v0x626bcac0a350_0; 1 drivers
v0x626bcac1a110_8 .net v0x626bcac1a110 8, 7 0, v0x626bcac0b8a0_0; 1 drivers
v0x626bcac1a110_9 .net v0x626bcac1a110 9, 7 0, v0x626bcac0cde0_0; 1 drivers
v0x626bcac1a110_10 .net v0x626bcac1a110 10, 7 0, L_0x626bcac37320; 1 drivers
v0x626bcac1a110_11 .net v0x626bcac1a110 11, 7 0, v0x626bcac0e820_0; 1 drivers
v0x626bcac1a110_12 .net v0x626bcac1a110 12, 7 0, v0x626bcac10170_0; 1 drivers
v0x626bcac1a110_13 .net v0x626bcac1a110 13, 7 0, v0x626bcac116c0_0; 1 drivers
v0x626bcac1a110_14 .net v0x626bcac1a110 14, 7 0, v0x626bcac12c00_0; 1 drivers
v0x626bcac1a110_15 .net v0x626bcac1a110 15, 7 0, L_0x626bcac38e20; 1 drivers
v0x626bcac1a110_16 .net v0x626bcac1a110 16, 7 0, v0x626bcac14910_0; 1 drivers
v0x626bcac1a110_17 .net v0x626bcac1a110 17, 7 0, v0x626bcac16120_0; 1 drivers
v0x626bcac1a110_18 .net v0x626bcac1a110 18, 7 0, v0x626bcac17950_0; 1 drivers
v0x626bcac1a110_19 .net v0x626bcac1a110 19, 7 0, v0x626bcac19170_0; 1 drivers
v0x626bcac1a660_0 .net "y_in", 127 0, L_0x72a2c13327f8;  alias, 1 drivers
v0x626bcac1a700_0 .net "y_out", 127 0, L_0x626bcac3b2e0;  alias, 1 drivers
v0x626bcac1a7a0 .array "y_wire", 19 0;
v0x626bcac1a7a0_0 .net v0x626bcac1a7a0 0, 31 0, L_0x626bcac342e0; 1 drivers
v0x626bcac1a7a0_1 .net v0x626bcac1a7a0 1, 31 0, L_0x626bcac349e0; 1 drivers
v0x626bcac1a7a0_2 .net v0x626bcac1a7a0 2, 31 0, L_0x626bcac34ff0; 1 drivers
v0x626bcac1a7a0_3 .net v0x626bcac1a7a0 3, 31 0, L_0x626bcac356a0; 1 drivers
v0x626bcac1a7a0_4 .net v0x626bcac1a7a0 4, 31 0, v0x626bcac03020_0; 1 drivers
v0x626bcac1a7a0_5 .net v0x626bcac1a7a0 5, 31 0, v0x626bcac04830_0; 1 drivers
v0x626bcac1a7a0_6 .net v0x626bcac1a7a0 6, 31 0, v0x626bcac05e50_0; 1 drivers
v0x626bcac1a7a0_7 .net v0x626bcac1a7a0 7, 31 0, v0x626bcac07580_0; 1 drivers
v0x626bcac1a7a0_8 .net v0x626bcac1a7a0 8, 31 0, v0x626bcac08fc0_0; 1 drivers
v0x626bcac1a7a0_9 .net v0x626bcac1a7a0 9, 31 0, v0x626bcac0a500_0; 1 drivers
v0x626bcac1a7a0_10 .net v0x626bcac1a7a0 10, 31 0, v0x626bcac0ba50_0; 1 drivers
v0x626bcac1a7a0_11 .net v0x626bcac1a7a0 11, 31 0, v0x626bcac0cf90_0; 1 drivers
v0x626bcac1a7a0_12 .net v0x626bcac1a7a0 12, 31 0, v0x626bcac0e9c0_0; 1 drivers
v0x626bcac1a7a0_13 .net v0x626bcac1a7a0 13, 31 0, v0x626bcac10320_0; 1 drivers
v0x626bcac1a7a0_14 .net v0x626bcac1a7a0 14, 31 0, v0x626bcac11870_0; 1 drivers
v0x626bcac1a7a0_15 .net v0x626bcac1a7a0 15, 31 0, v0x626bcac12db0_0; 1 drivers
v0x626bcac1a7a0_16 .net v0x626bcac1a7a0 16, 31 0, v0x626bcac14ab0_0; 1 drivers
v0x626bcac1a7a0_17 .net v0x626bcac1a7a0 17, 31 0, v0x626bcac162d0_0; 1 drivers
v0x626bcac1a7a0_18 .net v0x626bcac1a7a0 18, 31 0, v0x626bcac17b00_0; 1 drivers
v0x626bcac1a7a0_19 .net v0x626bcac1a7a0 19, 31 0, v0x626bcac19320_0; 1 drivers
L_0x626bcac339c0 .part L_0x626bcac326e0, 0, 8;
L_0x626bcac33ab0 .part L_0x626bcac32960, 0, 1;
L_0x626bcac34240 .part L_0x626bcac32c60, 0, 1;
L_0x626bcac342e0 .part L_0x72a2c13327f8, 0, 32;
L_0x626bcac348b0 .part L_0x626bcac32c60, 0, 1;
L_0x626bcac349e0 .part L_0x72a2c13327f8, 32, 32;
L_0x626bcac34f50 .part L_0x626bcac32c60, 0, 1;
L_0x626bcac34ff0 .part L_0x72a2c13327f8, 64, 32;
L_0x626bcac35600 .part L_0x626bcac32c60, 0, 1;
L_0x626bcac356a0 .part L_0x72a2c13327f8, 96, 32;
L_0x626bcac357a0 .part L_0x626bcac326e0, 8, 8;
L_0x626bcac358d0 .part L_0x626bcac32960, 1, 1;
L_0x626bcac36030 .part L_0x626bcac32c60, 1, 1;
L_0x626bcac365f0 .part L_0x626bcac32c60, 1, 1;
L_0x626bcac36c30 .part L_0x626bcac32c60, 1, 1;
L_0x626bcac371f0 .part L_0x626bcac32c60, 1, 1;
L_0x626bcac37320 .part L_0x626bcac326e0, 16, 8;
L_0x626bcac37410 .part L_0x626bcac32960, 2, 1;
L_0x626bcac37b70 .part L_0x626bcac32c60, 2, 1;
L_0x626bcac38130 .part L_0x626bcac32c60, 2, 1;
L_0x626bcac38700 .part L_0x626bcac32c60, 2, 1;
L_0x626bcac38cc0 .part L_0x626bcac32c60, 2, 1;
L_0x626bcac38e20 .part L_0x626bcac326e0, 24, 8;
L_0x626bcac38f10 .part L_0x626bcac32960, 3, 1;
L_0x626bcac390d0 .concat8 [ 8 8 8 8], L_0x626bcac33ba0, L_0x626bcac34130, L_0x626bcac35a00, L_0x626bcac37ab0;
L_0x626bcac39300 .concat8 [ 1 1 1 1], L_0x626bcac33c60, L_0x626bcac35a70, L_0x626bcac35f70, L_0x626bcac39570;
L_0x626bcac39b50 .part L_0x626bcac32c60, 3, 1;
L_0x626bcac3a140 .part L_0x626bcac32c60, 3, 1;
L_0x626bcac3aac0 .part L_0x626bcac32c60, 3, 1;
L_0x626bcac3b140 .part L_0x626bcac32c60, 3, 1;
L_0x626bcac3b2e0 .concat8 [ 32 32 32 32], L_0x626bcac39a90, L_0x626bcac3a080, L_0x626bcac3aa00, L_0x626bcac3b080;
S_0x626bcac017e0 .scope generate, "row[0]" "row[0]" 10 24, 10 24 0, S_0x626bcac01240;
 .timescale -9 -12;
P_0x626bcac01a00 .param/l "i" 0 10 24, +C4<00>;
L_0x626bcac33ba0 .functor BUFZ 8, v0x626bcac073e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x626bcac33c60 .functor BUFZ 1, v0x626bcac07170_0, C4<0>, C4<0>, C4<0>;
v0x626bcac07780_0 .net *"_ivl_6", 7 0, L_0x626bcac33ba0;  1 drivers
v0x626bcac07880_0 .net *"_ivl_9", 0 0, L_0x626bcac33c60;  1 drivers
S_0x626bcac01ae0 .scope generate, "col[0]" "col[0]" 10 31, 10 31 0, S_0x626bcac017e0;
 .timescale -9 -12;
P_0x626bcac01ce0 .param/l "j" 0 10 31, +C4<00>;
S_0x626bcac01dc0 .scope generate, "genblk3" "genblk3" 10 33, 10 33 0, S_0x626bcac01ae0;
 .timescale -9 -12;
S_0x626bcac01fa0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac01ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac01540 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac01580 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac02460_0 .net/s *"_ivl_0", 15 0, L_0x626bcac33d20;  1 drivers
v0x626bcac02540_0 .net/s *"_ivl_2", 15 0, L_0x626bcac33dc0;  1 drivers
v0x626bcac02620_0 .net/s *"_ivl_6", 31 0, L_0x626bcac33fa0;  1 drivers
v0x626bcac02710_0 .net/s "add_out", 31 0, L_0x626bcac34090;  1 drivers
v0x626bcac027f0_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac028e0_0 .net "load_weight", 0 0, L_0x626bcac34240;  1 drivers
v0x626bcac029a0_0 .net/s "mult_out", 15 0, L_0x626bcac33e60;  1 drivers
v0x626bcac02a80_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac02b20_0 .net "valid_in", 0 0, L_0x626bcac33ab0;  alias, 1 drivers
v0x626bcac02be0_0 .var "valid_out", 0 0;
v0x626bcac02ca0_0 .var/s "weight_reg", 7 0;
v0x626bcac02d80_0 .net/s "x_in", 7 0, L_0x626bcac339c0;  alias, 1 drivers
v0x626bcac02e60_0 .var/s "x_out", 7 0;
v0x626bcac02f40_0 .net/s "y_in", 31 0, L_0x626bcac342e0;  alias, 1 drivers
v0x626bcac03020_0 .var/s "y_out", 31 0;
L_0x626bcac33d20 .extend/s 16, L_0x626bcac339c0;
L_0x626bcac33dc0 .extend/s 16, v0x626bcac02ca0_0;
L_0x626bcac33e60 .arith/mult 16, L_0x626bcac33d20, L_0x626bcac33dc0;
L_0x626bcac33fa0 .extend/s 32, L_0x626bcac33e60;
L_0x626bcac34090 .arith/sum 32, L_0x626bcac342e0, L_0x626bcac33fa0;
S_0x626bcac03220 .scope generate, "col[1]" "col[1]" 10 31, 10 31 0, S_0x626bcac017e0;
 .timescale -9 -12;
P_0x626bcac033f0 .param/l "j" 0 10 31, +C4<01>;
S_0x626bcac034b0 .scope generate, "genblk3" "genblk3" 10 33, 10 33 0, S_0x626bcac03220;
 .timescale -9 -12;
S_0x626bcac03690 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac03220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac03890 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac038d0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac03bb0_0 .net/s *"_ivl_0", 15 0, L_0x626bcac343d0;  1 drivers
v0x626bcac03c90_0 .net/s *"_ivl_2", 15 0, L_0x626bcac34470;  1 drivers
v0x626bcac03d70_0 .net/s *"_ivl_6", 31 0, L_0x626bcac34650;  1 drivers
v0x626bcac03e60_0 .net/s "add_out", 31 0, L_0x626bcac34770;  1 drivers
v0x626bcac03f40_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac04030_0 .net "load_weight", 0 0, L_0x626bcac348b0;  1 drivers
v0x626bcac040f0_0 .net/s "mult_out", 15 0, L_0x626bcac34510;  1 drivers
v0x626bcac041d0_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac04380_0 .net "valid_in", 0 0, v0x626bcac02be0_0;  alias, 1 drivers
v0x626bcac04420_0 .var "valid_out", 0 0;
v0x626bcac044c0_0 .var/s "weight_reg", 7 0;
v0x626bcac045a0_0 .net/s "x_in", 7 0, v0x626bcac02e60_0;  alias, 1 drivers
v0x626bcac04690_0 .var/s "x_out", 7 0;
v0x626bcac04750_0 .net/s "y_in", 31 0, L_0x626bcac349e0;  alias, 1 drivers
v0x626bcac04830_0 .var/s "y_out", 31 0;
L_0x626bcac343d0 .extend/s 16, v0x626bcac02e60_0;
L_0x626bcac34470 .extend/s 16, v0x626bcac044c0_0;
L_0x626bcac34510 .arith/mult 16, L_0x626bcac343d0, L_0x626bcac34470;
L_0x626bcac34650 .extend/s 32, L_0x626bcac34510;
L_0x626bcac34770 .arith/sum 32, L_0x626bcac349e0, L_0x626bcac34650;
S_0x626bcac04a30 .scope generate, "col[2]" "col[2]" 10 31, 10 31 0, S_0x626bcac017e0;
 .timescale -9 -12;
P_0x626bcac04c10 .param/l "j" 0 10 31, +C4<010>;
S_0x626bcac04cd0 .scope generate, "genblk3" "genblk3" 10 33, 10 33 0, S_0x626bcac04a30;
 .timescale -9 -12;
S_0x626bcac04eb0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac04a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcaba7d00 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcaba7d40 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac052e0_0 .net/s *"_ivl_0", 15 0, L_0x626bcac34ac0;  1 drivers
v0x626bcac053c0_0 .net/s *"_ivl_2", 15 0, L_0x626bcac34b60;  1 drivers
v0x626bcac054a0_0 .net/s *"_ivl_6", 31 0, L_0x626bcac34cf0;  1 drivers
v0x626bcac05590_0 .net/s "add_out", 31 0, L_0x626bcac34e10;  1 drivers
v0x626bcac05670_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac05760_0 .net "load_weight", 0 0, L_0x626bcac34f50;  1 drivers
v0x626bcac05820_0 .net/s "mult_out", 15 0, L_0x626bcac34c00;  1 drivers
v0x626bcac05900_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac059a0_0 .net "valid_in", 0 0, v0x626bcac04420_0;  alias, 1 drivers
v0x626bcac05a40_0 .var "valid_out", 0 0;
v0x626bcac05ae0_0 .var/s "weight_reg", 7 0;
v0x626bcac05bc0_0 .net/s "x_in", 7 0, v0x626bcac04690_0;  alias, 1 drivers
v0x626bcac05cb0_0 .var/s "x_out", 7 0;
v0x626bcac05d70_0 .net/s "y_in", 31 0, L_0x626bcac34ff0;  alias, 1 drivers
v0x626bcac05e50_0 .var/s "y_out", 31 0;
L_0x626bcac34ac0 .extend/s 16, v0x626bcac04690_0;
L_0x626bcac34b60 .extend/s 16, v0x626bcac05ae0_0;
L_0x626bcac34c00 .arith/mult 16, L_0x626bcac34ac0, L_0x626bcac34b60;
L_0x626bcac34cf0 .extend/s 32, L_0x626bcac34c00;
L_0x626bcac34e10 .arith/sum 32, L_0x626bcac34ff0, L_0x626bcac34cf0;
S_0x626bcac06050 .scope generate, "col[3]" "col[3]" 10 31, 10 31 0, S_0x626bcac017e0;
 .timescale -9 -12;
P_0x626bcac06200 .param/l "j" 0 10 31, +C4<011>;
S_0x626bcac062e0 .scope generate, "genblk3" "genblk3" 10 33, 10 33 0, S_0x626bcac06050;
 .timescale -9 -12;
S_0x626bcac064c0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac06050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac066c0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac06700 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac06a10_0 .net/s *"_ivl_0", 15 0, L_0x626bcac35170;  1 drivers
v0x626bcac06af0_0 .net/s *"_ivl_2", 15 0, L_0x626bcac35210;  1 drivers
v0x626bcac06bd0_0 .net/s *"_ivl_6", 31 0, L_0x626bcac353a0;  1 drivers
v0x626bcac06cc0_0 .net/s "add_out", 31 0, L_0x626bcac354c0;  1 drivers
v0x626bcac06da0_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac06e90_0 .net "load_weight", 0 0, L_0x626bcac35600;  1 drivers
v0x626bcac06f50_0 .net/s "mult_out", 15 0, L_0x626bcac352b0;  1 drivers
v0x626bcac07030_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac070d0_0 .net "valid_in", 0 0, v0x626bcac05a40_0;  alias, 1 drivers
v0x626bcac07170_0 .var "valid_out", 0 0;
v0x626bcac07210_0 .var/s "weight_reg", 7 0;
v0x626bcac072f0_0 .net/s "x_in", 7 0, v0x626bcac05cb0_0;  alias, 1 drivers
v0x626bcac073e0_0 .var/s "x_out", 7 0;
v0x626bcac074a0_0 .net/s "y_in", 31 0, L_0x626bcac356a0;  alias, 1 drivers
v0x626bcac07580_0 .var/s "y_out", 31 0;
L_0x626bcac35170 .extend/s 16, v0x626bcac05cb0_0;
L_0x626bcac35210 .extend/s 16, v0x626bcac07210_0;
L_0x626bcac352b0 .arith/mult 16, L_0x626bcac35170, L_0x626bcac35210;
L_0x626bcac353a0 .extend/s 32, L_0x626bcac352b0;
L_0x626bcac354c0 .arith/sum 32, L_0x626bcac356a0, L_0x626bcac353a0;
S_0x626bcac07960 .scope generate, "row[1]" "row[1]" 10 24, 10 24 0, S_0x626bcac01240;
 .timescale -9 -12;
P_0x626bcac07b30 .param/l "i" 0 10 24, +C4<01>;
L_0x626bcac34130 .functor BUFZ 8, v0x626bcac0cde0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x626bcac35a70 .functor BUFZ 1, v0x626bcac0cb70_0, C4<0>, C4<0>, C4<0>;
v0x626bcac0d170_0 .net *"_ivl_6", 7 0, L_0x626bcac34130;  1 drivers
v0x626bcac0d270_0 .net *"_ivl_9", 0 0, L_0x626bcac35a70;  1 drivers
S_0x626bcac07bf0 .scope generate, "col[0]" "col[0]" 10 31, 10 31 0, S_0x626bcac07960;
 .timescale -9 -12;
P_0x626bcac07df0 .param/l "j" 0 10 31, +C4<00>;
S_0x626bcac07ed0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac07bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac080b0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac080f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac08400_0 .net/s *"_ivl_0", 15 0, L_0x626bcac35b30;  1 drivers
v0x626bcac08500_0 .net/s *"_ivl_2", 15 0, L_0x626bcac35bd0;  1 drivers
v0x626bcac085e0_0 .net/s *"_ivl_6", 31 0, L_0x626bcac35db0;  1 drivers
v0x626bcac086d0_0 .net/s "add_out", 31 0, L_0x626bcac35ed0;  1 drivers
v0x626bcac087b0_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac088a0_0 .net "load_weight", 0 0, L_0x626bcac36030;  1 drivers
v0x626bcac08960_0 .net/s "mult_out", 15 0, L_0x626bcac35c70;  1 drivers
v0x626bcac08a40_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac08ae0_0 .net "valid_in", 0 0, L_0x626bcac358d0;  alias, 1 drivers
v0x626bcac08ba0_0 .var "valid_out", 0 0;
v0x626bcac08c60_0 .var/s "weight_reg", 7 0;
v0x626bcac08d40_0 .net/s "x_in", 7 0, L_0x626bcac357a0;  alias, 1 drivers
v0x626bcac08e20_0 .var/s "x_out", 7 0;
v0x626bcac08f00_0 .net/s "y_in", 31 0, v0x626bcac03020_0;  alias, 1 drivers
v0x626bcac08fc0_0 .var/s "y_out", 31 0;
L_0x626bcac35b30 .extend/s 16, L_0x626bcac357a0;
L_0x626bcac35bd0 .extend/s 16, v0x626bcac08c60_0;
L_0x626bcac35c70 .arith/mult 16, L_0x626bcac35b30, L_0x626bcac35bd0;
L_0x626bcac35db0 .extend/s 32, L_0x626bcac35c70;
L_0x626bcac35ed0 .arith/sum 32, v0x626bcac03020_0, L_0x626bcac35db0;
S_0x626bcac091a0 .scope generate, "col[1]" "col[1]" 10 31, 10 31 0, S_0x626bcac07960;
 .timescale -9 -12;
P_0x626bcac09370 .param/l "j" 0 10 31, +C4<01>;
S_0x626bcac09430 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac091a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac09610 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac09650 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac09960_0 .net/s *"_ivl_0", 15 0, L_0x626bcac360d0;  1 drivers
v0x626bcac09a60_0 .net/s *"_ivl_2", 15 0, L_0x626bcac36170;  1 drivers
v0x626bcac09b40_0 .net/s *"_ivl_6", 31 0, L_0x626bcac363e0;  1 drivers
v0x626bcac09c30_0 .net/s "add_out", 31 0, L_0x626bcac36500;  1 drivers
v0x626bcac09d10_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac09e00_0 .net "load_weight", 0 0, L_0x626bcac365f0;  1 drivers
v0x626bcac09ec0_0 .net/s "mult_out", 15 0, L_0x626bcac36270;  1 drivers
v0x626bcac09fa0_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac0a040_0 .net "valid_in", 0 0, v0x626bcac08ba0_0;  alias, 1 drivers
v0x626bcac0a0e0_0 .var "valid_out", 0 0;
v0x626bcac0a180_0 .var/s "weight_reg", 7 0;
v0x626bcac0a260_0 .net/s "x_in", 7 0, v0x626bcac08e20_0;  alias, 1 drivers
v0x626bcac0a350_0 .var/s "x_out", 7 0;
v0x626bcac0a410_0 .net/s "y_in", 31 0, v0x626bcac04830_0;  alias, 1 drivers
v0x626bcac0a500_0 .var/s "y_out", 31 0;
L_0x626bcac360d0 .extend/s 16, v0x626bcac08e20_0;
L_0x626bcac36170 .extend/s 16, v0x626bcac0a180_0;
L_0x626bcac36270 .arith/mult 16, L_0x626bcac360d0, L_0x626bcac36170;
L_0x626bcac363e0 .extend/s 32, L_0x626bcac36270;
L_0x626bcac36500 .arith/sum 32, v0x626bcac04830_0, L_0x626bcac363e0;
S_0x626bcac0a6e0 .scope generate, "col[2]" "col[2]" 10 31, 10 31 0, S_0x626bcac07960;
 .timescale -9 -12;
P_0x626bcac0a8c0 .param/l "j" 0 10 31, +C4<010>;
S_0x626bcac0a980 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac0a6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac0ab60 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac0aba0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac0aeb0_0 .net/s *"_ivl_0", 15 0, L_0x626bcac36710;  1 drivers
v0x626bcac0afb0_0 .net/s *"_ivl_2", 15 0, L_0x626bcac367b0;  1 drivers
v0x626bcac0b090_0 .net/s *"_ivl_6", 31 0, L_0x626bcac36a20;  1 drivers
v0x626bcac0b180_0 .net/s "add_out", 31 0, L_0x626bcac36b40;  1 drivers
v0x626bcac0b260_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac0b350_0 .net "load_weight", 0 0, L_0x626bcac36c30;  1 drivers
v0x626bcac0b410_0 .net/s "mult_out", 15 0, L_0x626bcac368b0;  1 drivers
v0x626bcac0b4f0_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac0b590_0 .net "valid_in", 0 0, v0x626bcac0a0e0_0;  alias, 1 drivers
v0x626bcac0b630_0 .var "valid_out", 0 0;
v0x626bcac0b6d0_0 .var/s "weight_reg", 7 0;
v0x626bcac0b7b0_0 .net/s "x_in", 7 0, v0x626bcac0a350_0;  alias, 1 drivers
v0x626bcac0b8a0_0 .var/s "x_out", 7 0;
v0x626bcac0b960_0 .net/s "y_in", 31 0, v0x626bcac05e50_0;  alias, 1 drivers
v0x626bcac0ba50_0 .var/s "y_out", 31 0;
L_0x626bcac36710 .extend/s 16, v0x626bcac0a350_0;
L_0x626bcac367b0 .extend/s 16, v0x626bcac0b6d0_0;
L_0x626bcac368b0 .arith/mult 16, L_0x626bcac36710, L_0x626bcac367b0;
L_0x626bcac36a20 .extend/s 32, L_0x626bcac368b0;
L_0x626bcac36b40 .arith/sum 32, v0x626bcac05e50_0, L_0x626bcac36a20;
S_0x626bcac0bc30 .scope generate, "col[3]" "col[3]" 10 31, 10 31 0, S_0x626bcac07960;
 .timescale -9 -12;
P_0x626bcac0bde0 .param/l "j" 0 10 31, +C4<011>;
S_0x626bcac0bec0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac0bc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac0c0a0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac0c0e0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac0c3f0_0 .net/s *"_ivl_0", 15 0, L_0x626bcac36cd0;  1 drivers
v0x626bcac0c4f0_0 .net/s *"_ivl_2", 15 0, L_0x626bcac36d70;  1 drivers
v0x626bcac0c5d0_0 .net/s *"_ivl_6", 31 0, L_0x626bcac36fe0;  1 drivers
v0x626bcac0c6c0_0 .net/s "add_out", 31 0, L_0x626bcac37100;  1 drivers
v0x626bcac0c7a0_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac0c890_0 .net "load_weight", 0 0, L_0x626bcac371f0;  1 drivers
v0x626bcac0c950_0 .net/s "mult_out", 15 0, L_0x626bcac36e70;  1 drivers
v0x626bcac0ca30_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac0cad0_0 .net "valid_in", 0 0, v0x626bcac0b630_0;  alias, 1 drivers
v0x626bcac0cb70_0 .var "valid_out", 0 0;
v0x626bcac0cc10_0 .var/s "weight_reg", 7 0;
v0x626bcac0ccf0_0 .net/s "x_in", 7 0, v0x626bcac0b8a0_0;  alias, 1 drivers
v0x626bcac0cde0_0 .var/s "x_out", 7 0;
v0x626bcac0cea0_0 .net/s "y_in", 31 0, v0x626bcac07580_0;  alias, 1 drivers
v0x626bcac0cf90_0 .var/s "y_out", 31 0;
L_0x626bcac36cd0 .extend/s 16, v0x626bcac0b8a0_0;
L_0x626bcac36d70 .extend/s 16, v0x626bcac0cc10_0;
L_0x626bcac36e70 .arith/mult 16, L_0x626bcac36cd0, L_0x626bcac36d70;
L_0x626bcac36fe0 .extend/s 32, L_0x626bcac36e70;
L_0x626bcac37100 .arith/sum 32, v0x626bcac07580_0, L_0x626bcac36fe0;
S_0x626bcac0d350 .scope generate, "row[2]" "row[2]" 10 24, 10 24 0, S_0x626bcac01240;
 .timescale -9 -12;
P_0x626bcac0d530 .param/l "i" 0 10 24, +C4<010>;
L_0x626bcac35a00 .functor BUFZ 8, v0x626bcac12c00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x626bcac35f70 .functor BUFZ 1, v0x626bcac12990_0, C4<0>, C4<0>, C4<0>;
v0x626bcac12f90_0 .net *"_ivl_6", 7 0, L_0x626bcac35a00;  1 drivers
v0x626bcac13090_0 .net *"_ivl_9", 0 0, L_0x626bcac35f70;  1 drivers
S_0x626bcac0d5f0 .scope generate, "col[0]" "col[0]" 10 31, 10 31 0, S_0x626bcac0d350;
 .timescale -9 -12;
P_0x626bcac0d7f0 .param/l "j" 0 10 31, +C4<00>;
S_0x626bcac0d8d0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac0d5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac0dab0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac0daf0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac0de00_0 .net/s *"_ivl_0", 15 0, L_0x626bcac37640;  1 drivers
v0x626bcac0df00_0 .net/s *"_ivl_2", 15 0, L_0x626bcac376e0;  1 drivers
v0x626bcac0dfe0_0 .net/s *"_ivl_6", 31 0, L_0x626bcac378f0;  1 drivers
v0x626bcac0e0d0_0 .net/s "add_out", 31 0, L_0x626bcac37a10;  1 drivers
v0x626bcac0e1b0_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac0e2a0_0 .net "load_weight", 0 0, L_0x626bcac37b70;  1 drivers
v0x626bcac0e360_0 .net/s "mult_out", 15 0, L_0x626bcac37780;  1 drivers
v0x626bcac0e440_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac0e4e0_0 .net "valid_in", 0 0, L_0x626bcac37410;  alias, 1 drivers
v0x626bcac0e5a0_0 .var "valid_out", 0 0;
v0x626bcac0e660_0 .var/s "weight_reg", 7 0;
v0x626bcac0e740_0 .net/s "x_in", 7 0, L_0x626bcac37320;  alias, 1 drivers
v0x626bcac0e820_0 .var/s "x_out", 7 0;
v0x626bcac0e900_0 .net/s "y_in", 31 0, v0x626bcac08fc0_0;  alias, 1 drivers
v0x626bcac0e9c0_0 .var/s "y_out", 31 0;
L_0x626bcac37640 .extend/s 16, L_0x626bcac37320;
L_0x626bcac376e0 .extend/s 16, v0x626bcac0e660_0;
L_0x626bcac37780 .arith/mult 16, L_0x626bcac37640, L_0x626bcac376e0;
L_0x626bcac378f0 .extend/s 32, L_0x626bcac37780;
L_0x626bcac37a10 .arith/sum 32, v0x626bcac08fc0_0, L_0x626bcac378f0;
S_0x626bcac0eba0 .scope generate, "col[1]" "col[1]" 10 31, 10 31 0, S_0x626bcac0d350;
 .timescale -9 -12;
P_0x626bcac0ed70 .param/l "j" 0 10 31, +C4<01>;
S_0x626bcac0ee30 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac0eba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac0f010 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac0f050 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac0f360_0 .net/s *"_ivl_0", 15 0, L_0x626bcac37c10;  1 drivers
v0x626bcac0f460_0 .net/s *"_ivl_2", 15 0, L_0x626bcac37cb0;  1 drivers
v0x626bcac0f540_0 .net/s *"_ivl_6", 31 0, L_0x626bcac37f20;  1 drivers
v0x626bcac0f630_0 .net/s "add_out", 31 0, L_0x626bcac38040;  1 drivers
v0x626bcac0f710_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac0fa10_0 .net "load_weight", 0 0, L_0x626bcac38130;  1 drivers
v0x626bcac0fad0_0 .net/s "mult_out", 15 0, L_0x626bcac37db0;  1 drivers
v0x626bcac0fbb0_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac0fe60_0 .net "valid_in", 0 0, v0x626bcac0e5a0_0;  alias, 1 drivers
v0x626bcac0ff00_0 .var "valid_out", 0 0;
v0x626bcac0ffa0_0 .var/s "weight_reg", 7 0;
v0x626bcac10080_0 .net/s "x_in", 7 0, v0x626bcac0e820_0;  alias, 1 drivers
v0x626bcac10170_0 .var/s "x_out", 7 0;
v0x626bcac10230_0 .net/s "y_in", 31 0, v0x626bcac0a500_0;  alias, 1 drivers
v0x626bcac10320_0 .var/s "y_out", 31 0;
L_0x626bcac37c10 .extend/s 16, v0x626bcac0e820_0;
L_0x626bcac37cb0 .extend/s 16, v0x626bcac0ffa0_0;
L_0x626bcac37db0 .arith/mult 16, L_0x626bcac37c10, L_0x626bcac37cb0;
L_0x626bcac37f20 .extend/s 32, L_0x626bcac37db0;
L_0x626bcac38040 .arith/sum 32, v0x626bcac0a500_0, L_0x626bcac37f20;
S_0x626bcac10500 .scope generate, "col[2]" "col[2]" 10 31, 10 31 0, S_0x626bcac0d350;
 .timescale -9 -12;
P_0x626bcac106e0 .param/l "j" 0 10 31, +C4<010>;
S_0x626bcac107a0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac10500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac10980 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac109c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac10cd0_0 .net/s *"_ivl_0", 15 0, L_0x626bcac37500;  1 drivers
v0x626bcac10dd0_0 .net/s *"_ivl_2", 15 0, L_0x626bcac38280;  1 drivers
v0x626bcac10eb0_0 .net/s *"_ivl_6", 31 0, L_0x626bcac384f0;  1 drivers
v0x626bcac10fa0_0 .net/s "add_out", 31 0, L_0x626bcac38610;  1 drivers
v0x626bcac11080_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac11170_0 .net "load_weight", 0 0, L_0x626bcac38700;  1 drivers
v0x626bcac11230_0 .net/s "mult_out", 15 0, L_0x626bcac38380;  1 drivers
v0x626bcac11310_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac113b0_0 .net "valid_in", 0 0, v0x626bcac0ff00_0;  alias, 1 drivers
v0x626bcac11450_0 .var "valid_out", 0 0;
v0x626bcac114f0_0 .var/s "weight_reg", 7 0;
v0x626bcac115d0_0 .net/s "x_in", 7 0, v0x626bcac10170_0;  alias, 1 drivers
v0x626bcac116c0_0 .var/s "x_out", 7 0;
v0x626bcac11780_0 .net/s "y_in", 31 0, v0x626bcac0ba50_0;  alias, 1 drivers
v0x626bcac11870_0 .var/s "y_out", 31 0;
L_0x626bcac37500 .extend/s 16, v0x626bcac10170_0;
L_0x626bcac38280 .extend/s 16, v0x626bcac114f0_0;
L_0x626bcac38380 .arith/mult 16, L_0x626bcac37500, L_0x626bcac38280;
L_0x626bcac384f0 .extend/s 32, L_0x626bcac38380;
L_0x626bcac38610 .arith/sum 32, v0x626bcac0ba50_0, L_0x626bcac384f0;
S_0x626bcac11a50 .scope generate, "col[3]" "col[3]" 10 31, 10 31 0, S_0x626bcac0d350;
 .timescale -9 -12;
P_0x626bcac11c00 .param/l "j" 0 10 31, +C4<011>;
S_0x626bcac11ce0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac11a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac11ec0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac11f00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac12210_0 .net/s *"_ivl_0", 15 0, L_0x626bcac387a0;  1 drivers
v0x626bcac12310_0 .net/s *"_ivl_2", 15 0, L_0x626bcac38840;  1 drivers
v0x626bcac123f0_0 .net/s *"_ivl_6", 31 0, L_0x626bcac38ab0;  1 drivers
v0x626bcac124e0_0 .net/s "add_out", 31 0, L_0x626bcac38bd0;  1 drivers
v0x626bcac125c0_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac126b0_0 .net "load_weight", 0 0, L_0x626bcac38cc0;  1 drivers
v0x626bcac12770_0 .net/s "mult_out", 15 0, L_0x626bcac38940;  1 drivers
v0x626bcac12850_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac128f0_0 .net "valid_in", 0 0, v0x626bcac11450_0;  alias, 1 drivers
v0x626bcac12990_0 .var "valid_out", 0 0;
v0x626bcac12a30_0 .var/s "weight_reg", 7 0;
v0x626bcac12b10_0 .net/s "x_in", 7 0, v0x626bcac116c0_0;  alias, 1 drivers
v0x626bcac12c00_0 .var/s "x_out", 7 0;
v0x626bcac12cc0_0 .net/s "y_in", 31 0, v0x626bcac0cf90_0;  alias, 1 drivers
v0x626bcac12db0_0 .var/s "y_out", 31 0;
L_0x626bcac387a0 .extend/s 16, v0x626bcac116c0_0;
L_0x626bcac38840 .extend/s 16, v0x626bcac12a30_0;
L_0x626bcac38940 .arith/mult 16, L_0x626bcac387a0, L_0x626bcac38840;
L_0x626bcac38ab0 .extend/s 32, L_0x626bcac38940;
L_0x626bcac38bd0 .arith/sum 32, v0x626bcac0cf90_0, L_0x626bcac38ab0;
S_0x626bcac13170 .scope generate, "row[3]" "row[3]" 10 24, 10 24 0, S_0x626bcac01240;
 .timescale -9 -12;
P_0x626bcac13320 .param/l "i" 0 10 24, +C4<011>;
L_0x626bcac37ab0 .functor BUFZ 8, v0x626bcac19170_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x626bcac39570 .functor BUFZ 1, v0x626bcac18f00_0, C4<0>, C4<0>, C4<0>;
v0x626bcac19500_0 .net *"_ivl_6", 7 0, L_0x626bcac37ab0;  1 drivers
v0x626bcac19600_0 .net *"_ivl_9", 0 0, L_0x626bcac39570;  1 drivers
S_0x626bcac13400 .scope generate, "col[0]" "col[0]" 10 31, 10 31 0, S_0x626bcac13170;
 .timescale -9 -12;
P_0x626bcac13600 .param/l "j" 0 10 31, +C4<00>;
S_0x626bcac136e0 .scope generate, "genblk4" "genblk4" 10 34, 10 34 0, S_0x626bcac13400;
 .timescale -9 -12;
L_0x626bcac39a90 .functor BUFZ 32, v0x626bcac14ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x626bcac138c0_0 .net *"_ivl_2", 31 0, L_0x626bcac39a90;  1 drivers
S_0x626bcac139c0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac13400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac13bc0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac13c00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac13f10_0 .net/s *"_ivl_0", 15 0, L_0x626bcac39680;  1 drivers
v0x626bcac13ff0_0 .net/s *"_ivl_2", 15 0, L_0x626bcac39720;  1 drivers
v0x626bcac140d0_0 .net/s *"_ivl_6", 31 0, L_0x626bcac39900;  1 drivers
v0x626bcac141c0_0 .net/s "add_out", 31 0, L_0x626bcac399f0;  1 drivers
v0x626bcac142a0_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac14390_0 .net "load_weight", 0 0, L_0x626bcac39b50;  1 drivers
v0x626bcac14450_0 .net/s "mult_out", 15 0, L_0x626bcac397c0;  1 drivers
v0x626bcac14530_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac145d0_0 .net "valid_in", 0 0, L_0x626bcac38f10;  alias, 1 drivers
v0x626bcac14690_0 .var "valid_out", 0 0;
v0x626bcac14750_0 .var/s "weight_reg", 7 0;
v0x626bcac14830_0 .net/s "x_in", 7 0, L_0x626bcac38e20;  alias, 1 drivers
v0x626bcac14910_0 .var/s "x_out", 7 0;
v0x626bcac149f0_0 .net/s "y_in", 31 0, v0x626bcac0e9c0_0;  alias, 1 drivers
v0x626bcac14ab0_0 .var/s "y_out", 31 0;
L_0x626bcac39680 .extend/s 16, L_0x626bcac38e20;
L_0x626bcac39720 .extend/s 16, v0x626bcac14750_0;
L_0x626bcac397c0 .arith/mult 16, L_0x626bcac39680, L_0x626bcac39720;
L_0x626bcac39900 .extend/s 32, L_0x626bcac397c0;
L_0x626bcac399f0 .arith/sum 32, v0x626bcac0e9c0_0, L_0x626bcac39900;
S_0x626bcac14c90 .scope generate, "col[1]" "col[1]" 10 31, 10 31 0, S_0x626bcac13170;
 .timescale -9 -12;
P_0x626bcac14e60 .param/l "j" 0 10 31, +C4<01>;
S_0x626bcac14f20 .scope generate, "genblk4" "genblk4" 10 34, 10 34 0, S_0x626bcac14c90;
 .timescale -9 -12;
L_0x626bcac3a080 .functor BUFZ 32, v0x626bcac162d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x626bcac15100_0 .net *"_ivl_2", 31 0, L_0x626bcac3a080;  1 drivers
S_0x626bcac15200 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac14c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac15400 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac15440 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac15750_0 .net/s *"_ivl_0", 15 0, L_0x626bcac39c40;  1 drivers
v0x626bcac15830_0 .net/s *"_ivl_2", 15 0, L_0x626bcac39ce0;  1 drivers
v0x626bcac15910_0 .net/s *"_ivl_6", 31 0, L_0x626bcac39ec0;  1 drivers
v0x626bcac15a00_0 .net/s "add_out", 31 0, L_0x626bcac39fe0;  1 drivers
v0x626bcac15ae0_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac15bd0_0 .net "load_weight", 0 0, L_0x626bcac3a140;  1 drivers
v0x626bcac15c90_0 .net/s "mult_out", 15 0, L_0x626bcac39d80;  1 drivers
v0x626bcac15d70_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac15e10_0 .net "valid_in", 0 0, v0x626bcac14690_0;  alias, 1 drivers
v0x626bcac15eb0_0 .var "valid_out", 0 0;
v0x626bcac15f50_0 .var/s "weight_reg", 7 0;
v0x626bcac16030_0 .net/s "x_in", 7 0, v0x626bcac14910_0;  alias, 1 drivers
v0x626bcac16120_0 .var/s "x_out", 7 0;
v0x626bcac161e0_0 .net/s "y_in", 31 0, v0x626bcac10320_0;  alias, 1 drivers
v0x626bcac162d0_0 .var/s "y_out", 31 0;
L_0x626bcac39c40 .extend/s 16, v0x626bcac14910_0;
L_0x626bcac39ce0 .extend/s 16, v0x626bcac15f50_0;
L_0x626bcac39d80 .arith/mult 16, L_0x626bcac39c40, L_0x626bcac39ce0;
L_0x626bcac39ec0 .extend/s 32, L_0x626bcac39d80;
L_0x626bcac39fe0 .arith/sum 32, v0x626bcac10320_0, L_0x626bcac39ec0;
S_0x626bcac164b0 .scope generate, "col[2]" "col[2]" 10 31, 10 31 0, S_0x626bcac13170;
 .timescale -9 -12;
P_0x626bcac16690 .param/l "j" 0 10 31, +C4<010>;
S_0x626bcac16750 .scope generate, "genblk4" "genblk4" 10 34, 10 34 0, S_0x626bcac164b0;
 .timescale -9 -12;
L_0x626bcac3aa00 .functor BUFZ 32, v0x626bcac17b00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x626bcac16930_0 .net *"_ivl_2", 31 0, L_0x626bcac3aa00;  1 drivers
S_0x626bcac16a30 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac164b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac16c30 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac16c70 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac16f80_0 .net/s *"_ivl_0", 15 0, L_0x626bcac3a530;  1 drivers
v0x626bcac17060_0 .net/s *"_ivl_2", 15 0, L_0x626bcac3a5d0;  1 drivers
v0x626bcac17140_0 .net/s *"_ivl_6", 31 0, L_0x626bcac3a840;  1 drivers
v0x626bcac17230_0 .net/s "add_out", 31 0, L_0x626bcac3a960;  1 drivers
v0x626bcac17310_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac17400_0 .net "load_weight", 0 0, L_0x626bcac3aac0;  1 drivers
v0x626bcac174c0_0 .net/s "mult_out", 15 0, L_0x626bcac3a6d0;  1 drivers
v0x626bcac175a0_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac17640_0 .net "valid_in", 0 0, v0x626bcac15eb0_0;  alias, 1 drivers
v0x626bcac176e0_0 .var "valid_out", 0 0;
v0x626bcac17780_0 .var/s "weight_reg", 7 0;
v0x626bcac17860_0 .net/s "x_in", 7 0, v0x626bcac16120_0;  alias, 1 drivers
v0x626bcac17950_0 .var/s "x_out", 7 0;
v0x626bcac17a10_0 .net/s "y_in", 31 0, v0x626bcac11870_0;  alias, 1 drivers
v0x626bcac17b00_0 .var/s "y_out", 31 0;
L_0x626bcac3a530 .extend/s 16, v0x626bcac16120_0;
L_0x626bcac3a5d0 .extend/s 16, v0x626bcac17780_0;
L_0x626bcac3a6d0 .arith/mult 16, L_0x626bcac3a530, L_0x626bcac3a5d0;
L_0x626bcac3a840 .extend/s 32, L_0x626bcac3a6d0;
L_0x626bcac3a960 .arith/sum 32, v0x626bcac11870_0, L_0x626bcac3a840;
S_0x626bcac17ce0 .scope generate, "col[3]" "col[3]" 10 31, 10 31 0, S_0x626bcac13170;
 .timescale -9 -12;
P_0x626bcac17e90 .param/l "j" 0 10 31, +C4<011>;
S_0x626bcac17f70 .scope generate, "genblk4" "genblk4" 10 34, 10 34 0, S_0x626bcac17ce0;
 .timescale -9 -12;
L_0x626bcac3b080 .functor BUFZ 32, v0x626bcac19320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x626bcac18150_0 .net *"_ivl_2", 31 0, L_0x626bcac3b080;  1 drivers
S_0x626bcac18250 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x626bcac17ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x626bcac18450 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x626bcac18490 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x626bcac187a0_0 .net/s *"_ivl_0", 15 0, L_0x626bcac3abb0;  1 drivers
v0x626bcac18880_0 .net/s *"_ivl_2", 15 0, L_0x626bcac3ac50;  1 drivers
v0x626bcac18960_0 .net/s *"_ivl_6", 31 0, L_0x626bcac3aec0;  1 drivers
v0x626bcac18a50_0 .net/s "add_out", 31 0, L_0x626bcac3afe0;  1 drivers
v0x626bcac18b30_0 .net "clk", 0 0, o0x72a2c137b0d8;  alias, 0 drivers
v0x626bcac18c20_0 .net "load_weight", 0 0, L_0x626bcac3b140;  1 drivers
v0x626bcac18ce0_0 .net/s "mult_out", 15 0, L_0x626bcac3ad50;  1 drivers
v0x626bcac18dc0_0 .net "rst_n", 0 0, o0x72a2c137b168;  alias, 0 drivers
v0x626bcac18e60_0 .net "valid_in", 0 0, v0x626bcac176e0_0;  alias, 1 drivers
v0x626bcac18f00_0 .var "valid_out", 0 0;
v0x626bcac18fa0_0 .var/s "weight_reg", 7 0;
v0x626bcac19080_0 .net/s "x_in", 7 0, v0x626bcac17950_0;  alias, 1 drivers
v0x626bcac19170_0 .var/s "x_out", 7 0;
v0x626bcac19230_0 .net/s "y_in", 31 0, v0x626bcac12db0_0;  alias, 1 drivers
v0x626bcac19320_0 .var/s "y_out", 31 0;
L_0x626bcac3abb0 .extend/s 16, v0x626bcac17950_0;
L_0x626bcac3ac50 .extend/s 16, v0x626bcac18fa0_0;
L_0x626bcac3ad50 .arith/mult 16, L_0x626bcac3abb0, L_0x626bcac3ac50;
L_0x626bcac3aec0 .extend/s 32, L_0x626bcac3ad50;
L_0x626bcac3afe0 .arith/sum 32, v0x626bcac12db0_0, L_0x626bcac3aec0;
    .scope S_0x626bcab7d4d0;
T_0 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcabc5430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabedfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabc1270_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcabbd190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabb90b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabe9670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabe02e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x626bcabe03a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x626bcabee050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x626bcabc5350_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x626bcabedfb0_0, 0;
    %load/vec4 v0x626bcabc5350_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x626bcabc1270_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x626bcabc5350_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x626bcabbd190_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x626bcabc5350_0;
    %assign/vec4 v0x626bcabb90b0_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.2 ;
    %load/vec4 v0x626bcabe95d0_0;
    %assign/vec4 v0x626bcabe02e0_0, 0;
    %load/vec4 v0x626bcabe95d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x626bcabee050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabe9670_0, 0;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x626bcabc1270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x626bcabedfb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x626bcabe9670_0, 0;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x626bcabbd190_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x626bcabe9670_0, 0;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v0x626bcabb90b0_0;
    %assign/vec4 v0x626bcabe9670_0, 0;
    %jmp T_0.16;
T_0.14 ;
    %load/vec4 v0x626bcabb9180_0;
    %assign/vec4 v0x626bcabe9670_0, 0;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x626bcab6a2f0;
T_1 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcaac3b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcab07c00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x626bcab07b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcab07cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcaba56b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcaa8c910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcaa8c9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcaa8cab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcaabc5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcaabc6c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcab07c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcaa8c9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcaabc6c0_0, 0;
    %load/vec4 v0x626bcaadb010_0;
    %load/vec4 v0x626bcaac3d10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x626bcaba9fd0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0x626bcaadb0d0_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x626bcab07b20_0, 0;
    %load/vec4 v0x626bcaadb0d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x626bcab07c00_0, 0;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0x626bcaadb0d0_0;
    %assign/vec4 v0x626bcaba56b0_0, 0;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x626bcaadb0d0_0;
    %assign/vec4 v0x626bcaa8c910_0, 0;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x626bcaadb0d0_0;
    %assign/vec4 v0x626bcaa8cab0_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x626bcaadb0d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x626bcaabc5e0_0, 0;
    %load/vec4 v0x626bcaadb0d0_0;
    %parti/s 1, 16, 6;
    %assign/vec4 v0x626bcaa8c9f0_0, 0;
    %load/vec4 v0x626bcaadb0d0_0;
    %parti/s 1, 17, 6;
    %assign/vec4 v0x626bcaabc6c0_0, 0;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x626bcaadb0d0_0;
    %assign/vec4 v0x626bcab07cc0_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x626bcab6a2f0;
T_2 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcaac3b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcab07da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcaadaf50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x626bcaac3900_0;
    %load/vec4 v0x626bcaac3d10_0;
    %and;
    %assign/vec4 v0x626bcaadaf50_0, 0;
    %load/vec4 v0x626bcaac3900_0;
    %load/vec4 v0x626bcaac3d10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x626bcaba9fd0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcab07da0_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x626bcab07b20_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x626bcab07da0_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x626bcab07a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x626bcab079a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x626bcab07da0_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %load/vec4 v0x626bcaba56b0_0;
    %assign/vec4 v0x626bcab07da0_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %load/vec4 v0x626bcaa8c910_0;
    %assign/vec4 v0x626bcab07da0_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v0x626bcaa8cab0_0;
    %assign/vec4 v0x626bcab07da0_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v0x626bcaa8cc50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x626bcaa8c850_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 14;
    %load/vec4 v0x626bcaa8cb90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x626bcaba5790_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x626bcab07da0_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %load/vec4 v0x626bcab07cc0_0;
    %assign/vec4 v0x626bcab07da0_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x626bcaa8cc50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x626bcaa8c850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x626bcaa8cb90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x626bcaba5790_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x626bcab07da0_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x626bcab6a2f0;
T_3 ;
    %wait E_0x626bcab037d0;
    %load/vec4 v0x626bcaadaf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x626bcab07da0_0;
    %store/vec4 v0x626bcaac39c0_0, 0, 32;
    %load/vec4 v0x626bcaadaf50_0;
    %store/vec4 v0x626bcaac3aa0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x626bcaabc8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x626bcaabc820_0;
    %store/vec4 v0x626bcaac39c0_0, 0, 32;
    %load/vec4 v0x626bcaabc8e0_0;
    %store/vec4 v0x626bcaac3aa0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x626bcaac39c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x626bcaac3aa0_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x626bcab82410;
T_4 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcabf4f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x626bcabf4ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabf4940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabf47e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x626bcabf4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabf4600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabf46a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabf4d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabf4c60_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x626bcabf2ff0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x626bcabf4ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x626bcabf4e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x626bcabf4600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabf46a0_0, 0;
    %load/vec4 v0x626bcabf4740_0;
    %assign/vec4 v0x626bcabf4d40_0, 0;
    %load/vec4 v0x626bcabf4540_0;
    %assign/vec4 v0x626bcabf47e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabf4c60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x626bcabf4ec0_0, 0;
T_4.6 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x626bcabf4d40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x626bcabf4c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabf4600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x626bcabf46a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x626bcabf4ec0_0, 0;
T_4.10 ;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x626bcabf4d40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.12, 5;
    %load/vec4 v0x626bcabf3a00_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0x626bcabf4d40_0;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x626bcabf4d40_0;
    %parti/s 10, 0, 2;
    %load/vec4 v0x626bcabf3a00_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.14, 9;
    %load/vec4 v0x626bcabf4d40_0;
    %cmpi/u 16, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 16, 0, 10;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0x626bcabf4d40_0;
    %parti/s 10, 0, 2;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %assign/vec4 v0x626bcabf2ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x626bcabf4940_0, 0;
    %load/vec4 v0x626bcabf4d40_0;
    %cmpi/u 16, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 16, 0, 10;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %load/vec4 v0x626bcabf4d40_0;
    %parti/s 10, 0, 2;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %assign/vec4 v0x626bcabf4880_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x626bcabf4ec0_0, 0;
T_4.14 ;
T_4.12 ;
T_4.9 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x626bcabf4ba0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabf4940_0, 0;
    %load/vec4 v0x626bcabf4d40_0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x626bcabf4880_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x626bcabf4d40_0, 0;
    %load/vec4 v0x626bcabf47e0_0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x626bcabf4880_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x626bcabf47e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x626bcabf4ec0_0, 0;
T_4.20 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v0x626bcabf4ec0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x626bcabf4ba0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x626bcabf4ae0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %jmp T_4.26;
T_4.22 ;
    %load/vec4 v0x626bcabf4c60_0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x626bcabf4880_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x626bcabf4c60_0, 0;
    %jmp T_4.26;
T_4.23 ;
    %load/vec4 v0x626bcabf4c60_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x626bcabf4c60_0, 0;
    %jmp T_4.26;
T_4.24 ;
    %load/vec4 v0x626bcabf4c60_0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x626bcabf4880_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %subi 1, 0, 32;
    %assign/vec4 v0x626bcabf4c60_0, 0;
    %jmp T_4.26;
T_4.26 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x626bcab82410;
T_5 ;
    %wait E_0x626bcaa653c0;
    %load/vec4 v0x626bcabf3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x626bcabf4a00_0;
    %load/vec4 v0x626bcabf3e00_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabf3590, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x626bcab82410;
T_6 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcabf4f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x626bcabf3e00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x626bcabf3d20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x626bcabf3650_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x626bcabf4e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x626bcabf3e00_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x626bcabf3d20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x626bcabf3650_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x626bcabf3c60_0;
    %load/vec4 v0x626bcabf3ba0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x626bcabf3e00_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x626bcabf3e00_0, 0;
    %load/vec4 v0x626bcabf3650_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x626bcabf3650_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x626bcabf3d20_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x626bcabf3d20_0, 0;
    %load/vec4 v0x626bcabf3650_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x626bcabf3650_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x626bcabf3e00_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x626bcabf3e00_0, 0;
    %load/vec4 v0x626bcabf3d20_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x626bcabf3d20_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x626bcab82410;
T_7 ;
    %wait E_0x626bcaa653c0;
    %load/vec4 v0x626bcabf42c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x626bcabf30d0_0;
    %load/vec4 v0x626bcabf4460_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabf3ee0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x626bcab82410;
T_8 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcabf4f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x626bcabf4460_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x626bcabf4380_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x626bcabf3fa0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x626bcabf59b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x626bcabf4460_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x626bcabf4380_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x626bcabf3fa0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x626bcabf42c0_0;
    %load/vec4 v0x626bcabf4200_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x626bcabf4460_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x626bcabf4460_0, 0;
    %load/vec4 v0x626bcabf3fa0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x626bcabf3fa0_0, 0;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x626bcabf4380_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x626bcabf4380_0, 0;
    %load/vec4 v0x626bcabf3fa0_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x626bcabf3fa0_0, 0;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x626bcabf4460_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x626bcabf4460_0, 0;
    %load/vec4 v0x626bcabf4380_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x626bcabf4380_0, 0;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x626bcab82410;
T_9 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcabf4f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x626bcabf5a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabf5730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabf54d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x626bcabf5590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabf51a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x626bcabf5330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabf58d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x626bcabf50e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x626bcabf5270_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x626bcabf5a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x626bcabf59b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x626bcabf51a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabf5330_0, 0;
    %load/vec4 v0x626bcabf5400_0;
    %assign/vec4 v0x626bcabf58d0_0, 0;
    %load/vec4 v0x626bcabf5020_0;
    %assign/vec4 v0x626bcabf54d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x626bcabf5a80_0, 0;
T_9.6 ;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x626bcabf58d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabf51a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x626bcabf5330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x626bcabf5a80_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x626bcabf3fa0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x626bcabf3fa0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x626bcabf58d0_0;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x626bcabf58d0_0;
    %parti/s 10, 0, 2;
    %load/vec4 v0x626bcabf3fa0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x626bcabf58d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x626bcabf3fa0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 16, 0, 10;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %load/vec4 v0x626bcabf58d0_0;
    %parti/s 10, 0, 2;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %store/vec4 v0x626bcabf5270_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x626bcabf5730_0, 0;
    %load/vec4 v0x626bcabf5270_0;
    %assign/vec4 v0x626bcabf5590_0, 0;
    %load/vec4 v0x626bcabf5270_0;
    %assign/vec4 v0x626bcabf50e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x626bcabf5a80_0, 0;
T_9.10 ;
T_9.9 ;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x626bcabf5670_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0x626bcabf50e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabf5730_0, 0;
    %load/vec4 v0x626bcabf58d0_0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x626bcabf5590_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x626bcabf58d0_0, 0;
    %load/vec4 v0x626bcabf54d0_0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x626bcabf5590_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x626bcabf54d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x626bcabf5a80_0, 0;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x626bcabf50e0_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x626bcabf50e0_0, 0;
T_9.17 ;
T_9.14 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x626bcabf68a0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x626bcabf7940_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x626bcabf7940_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x626bcabf7940_0;
    %store/vec4a v0x626bcabf7a20, 4, 0;
    %load/vec4 v0x626bcabf7940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcabf7940_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x626bcabf68a0;
T_11 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcabf7c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x626bcabf7d20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x626bcabf7ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x626bcabf74c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x626bcabf7730_0;
    %load/vec4 v0x626bcabf7660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x626bcabf75a0_0;
    %load/vec4 v0x626bcabf7d20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabf7a20, 0, 4;
    %load/vec4 v0x626bcabf7d20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x626bcabf7d20_0, 0;
T_11.2 ;
    %load/vec4 v0x626bcabf7ae0_0;
    %load/vec4 v0x626bcabf78a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x626bcabf7ba0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x626bcabf7ba0_0, 0;
T_11.4 ;
    %load/vec4 v0x626bcabf7730_0;
    %load/vec4 v0x626bcabf7660_0;
    %and;
    %load/vec4 v0x626bcabf7ae0_0;
    %load/vec4 v0x626bcabf78a0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x626bcabf74c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x626bcabf74c0_0, 0;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x626bcabf74c0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x626bcabf74c0_0, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x626bcabf7f00;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x626bcabf91c0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x626bcabf91c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x626bcabf91c0_0;
    %store/vec4a v0x626bcabf92a0, 4, 0;
    %load/vec4 v0x626bcabf91c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcabf91c0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x626bcabf7f00;
T_13 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcabf9500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x626bcabf9660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x626bcabf9420_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x626bcabf8da0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x626bcabf95a0_0;
    %load/vec4 v0x626bcabf9100_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x626bcabf8e80_0;
    %load/vec4 v0x626bcabf9660_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabf92a0, 0, 4;
    %load/vec4 v0x626bcabf9660_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x626bcabf9660_0, 0;
T_13.2 ;
    %load/vec4 v0x626bcabf9360_0;
    %load/vec4 v0x626bcabf9040_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x626bcabf9420_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x626bcabf9420_0, 0;
T_13.4 ;
    %load/vec4 v0x626bcabf95a0_0;
    %load/vec4 v0x626bcabf9100_0;
    %nor/r;
    %and;
    %load/vec4 v0x626bcabf9360_0;
    %load/vec4 v0x626bcabf9040_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x626bcabf8da0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x626bcabf8da0_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x626bcabf8da0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x626bcabf8da0_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x626bcabf5ee0;
T_14 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcabfb750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x626bcabfaed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabfa0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabfb6b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x626bcabfa280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabfa1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabfa440_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x626bcabfaed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x626bcabfb7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x626bcabfa0a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabfb6b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x626bcabfaed0_0, 0;
T_14.6 ;
    %jmp T_14.5;
T_14.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x626bcabfa280_0, 0;
    %load/vec4 v0x626bcabfb200_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x626bcabfa1e0_0, 0;
    %load/vec4 v0x626bcabfb060_0;
    %nor/r;
    %load/vec4 v0x626bcabfb2d0_0;
    %pad/u 32;
    %cmpi/u 26, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x626bcabfaf70_0;
    %assign/vec4 v0x626bcabfa440_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x626bcabfa280_0, 0;
    %load/vec4 v0x626bcabfb6b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x626bcabfb6b0_0, 0;
    %load/vec4 v0x626bcabfb6b0_0;
    %load/vec4 v0x626bcabfb960_0;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x626bcabfaed0_0, 0;
T_14.10 ;
T_14.8 ;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x626bcabfa280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabfa1e0_0, 0;
    %load/vec4 v0x626bcabfad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabfa0a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x626bcabfaed0_0, 0;
T_14.12 ;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x626bcabf5ee0;
T_15 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcabfb750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x626bcabfa800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabfad60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabfb610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabfacc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabfab60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x626bcabfb8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabfb540_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcabfae30_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabfb540_0, 0;
    %load/vec4 v0x626bcabfa800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %jmp T_15.6;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabfad60_0, 0;
    %load/vec4 v0x626bcabfb7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcabfb610_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x626bcabfa800_0, 0;
T_15.7 ;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v0x626bcabfb470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x626bcabfacc0_0, 0;
    %load/vec4 v0x626bcabfb3a0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x626bcabfab60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x626bcabfb8c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x626bcabfa800_0, 0;
    %jmp T_15.10;
T_15.9 ;
    %load/vec4 v0x626bcabfaed0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x626bcabfb200_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x626bcabfb610_0;
    %load/vec4 v0x626bcabfb960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %load/vec4 v0x626bcabfae30_0;
    %cmpi/e 100, 0, 8;
    %jmp/0xz  T_15.13, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x626bcabfad60_0, 0;
    %jmp T_15.14;
T_15.13 ;
    %load/vec4 v0x626bcabfae30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x626bcabfae30_0, 0;
T_15.14 ;
T_15.11 ;
T_15.10 ;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v0x626bcabfac20_0;
    %load/vec4 v0x626bcabfacc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.15, 8;
    %load/vec4 v0x626bcabfb8c0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_15.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabfacc0_0, 0;
    %load/vec4 v0x626bcabfb610_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x626bcabfb610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x626bcabfb540_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x626bcabfa800_0, 0;
    %jmp T_15.18;
T_15.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x626bcabfacc0_0, 0;
    %load/vec4 v0x626bcabfb3a0_0;
    %load/vec4 v0x626bcabfb8c0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v0x626bcabfab60_0, 0;
    %load/vec4 v0x626bcabfb8c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x626bcabfb8c0_0, 0;
T_15.18 ;
T_15.15 ;
    %jmp T_15.6;
T_15.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x626bcabfa800_0, 0;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %load/vec4 v0x626bcabfad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.19, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x626bcabfa800_0, 0;
T_15.19 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x626bcabf5ee0;
T_16 ;
    %wait E_0x626bcaa653c0;
    %load/vec4 v0x626bcabfba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call/w 8 250 "$display", "[%0d] RTL_WR: row_data=%h", $time, v0x626bcabfa710_0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x626bcabfcd50;
T_17 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac1aee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabfd410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabfd2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x626bcabfd200_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x626bcabfd200_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x626bcabfd200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabfd4f0, 0, 4;
    %load/vec4 v0x626bcabfd200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcabfd200_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x626bcac1b200_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabfd4f0, 0, 4;
    %load/vec4 v0x626bcac1b0c0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x626bcabfd410_0, 0;
    %load/vec4 v0x626bcac1ada0_0;
    %assign/vec4 v0x626bcabfd2e0_0, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x626bcabfd200_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x626bcabfd200_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_17.5, 5;
    %load/vec4 v0x626bcabfd200_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x626bcabfd4f0, 4;
    %ix/getv/s 3, v0x626bcabfd200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabfd4f0, 0, 4;
    %load/vec4 v0x626bcabfd410_0;
    %load/vec4 v0x626bcabfd200_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x626bcabfd200_0;
    %assign/vec4/off/d v0x626bcabfd410_0, 4, 5;
    %load/vec4 v0x626bcabfd2e0_0;
    %load/vec4 v0x626bcabfd200_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x626bcabfd200_0;
    %assign/vec4/off/d v0x626bcabfd2e0_0, 4, 5;
    %load/vec4 v0x626bcabfd200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcabfd200_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x626bcabfd890;
T_18 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac1aee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x626bcabfdf50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x626bcabfde20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x626bcabfdd40_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x626bcabfdd40_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x626bcabfdd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabfe030, 0, 4;
    %load/vec4 v0x626bcabfdd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcabfdd40_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x626bcac1b200_0;
    %parti/s 8, 16, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabfe030, 0, 4;
    %load/vec4 v0x626bcac1b0c0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x626bcabfdf50_0, 4, 5;
    %load/vec4 v0x626bcac1ada0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x626bcabfde20_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x626bcabfdd40_0, 0, 32;
T_18.4 ;
    %load/vec4 v0x626bcabfdd40_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_18.5, 5;
    %load/vec4 v0x626bcabfdd40_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x626bcabfe030, 4;
    %ix/getv/s 3, v0x626bcabfdd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabfe030, 0, 4;
    %load/vec4 v0x626bcabfdf50_0;
    %load/vec4 v0x626bcabfdd40_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x626bcabfdd40_0;
    %assign/vec4/off/d v0x626bcabfdf50_0, 4, 5;
    %load/vec4 v0x626bcabfde20_0;
    %load/vec4 v0x626bcabfdd40_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x626bcabfdd40_0;
    %assign/vec4/off/d v0x626bcabfde20_0, 4, 5;
    %load/vec4 v0x626bcabfdd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcabfdd40_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x626bcabfe430;
T_19 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac1aee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x626bcabfeac0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x626bcabfe990_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x626bcabfe8b0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x626bcabfe8b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x626bcabfe8b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabfeba0, 0, 4;
    %load/vec4 v0x626bcabfe8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcabfe8b0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x626bcac1b200_0;
    %parti/s 8, 24, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabfeba0, 0, 4;
    %load/vec4 v0x626bcac1b0c0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x626bcabfeac0_0, 4, 5;
    %load/vec4 v0x626bcac1ada0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x626bcabfe990_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x626bcabfe8b0_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x626bcabfe8b0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.5, 5;
    %load/vec4 v0x626bcabfe8b0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x626bcabfeba0, 4;
    %ix/getv/s 3, v0x626bcabfe8b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabfeba0, 0, 4;
    %load/vec4 v0x626bcabfeac0_0;
    %load/vec4 v0x626bcabfe8b0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x626bcabfe8b0_0;
    %assign/vec4/off/d v0x626bcabfeac0_0, 4, 5;
    %load/vec4 v0x626bcabfe990_0;
    %load/vec4 v0x626bcabfe8b0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x626bcabfe8b0_0;
    %assign/vec4/off/d v0x626bcabfe990_0, 4, 5;
    %load/vec4 v0x626bcabfe8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcabfe8b0_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x626bcabff010;
T_20 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac1aee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x626bcabff490_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x626bcabff3d0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x626bcabff3d0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x626bcabff3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabff570, 0, 4;
    %load/vec4 v0x626bcabff3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcabff3d0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x626bcac1b470_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabff570, 0, 4;
    %load/vec4 v0x626bcac1af80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x626bcabff490_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x626bcabff3d0_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x626bcabff3d0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_20.5, 5;
    %load/vec4 v0x626bcabff3d0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x626bcabff570, 4;
    %ix/getv/s 3, v0x626bcabff3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabff570, 0, 4;
    %load/vec4 v0x626bcabff490_0;
    %load/vec4 v0x626bcabff3d0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x626bcabff3d0_0;
    %assign/vec4/off/d v0x626bcabff490_0, 4, 5;
    %load/vec4 v0x626bcabff3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcabff3d0_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x626bcabff9e0;
T_21 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac1aee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x626bcabffe90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x626bcabffda0_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x626bcabffda0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x626bcabffda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabfff70, 0, 4;
    %load/vec4 v0x626bcabffda0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcabffda0_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x626bcac1b470_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabfff70, 0, 4;
    %load/vec4 v0x626bcac1af80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x626bcabffe90_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x626bcabffda0_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x626bcabffda0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_21.5, 5;
    %load/vec4 v0x626bcabffda0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x626bcabfff70, 4;
    %ix/getv/s 3, v0x626bcabffda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcabfff70, 0, 4;
    %load/vec4 v0x626bcabffe90_0;
    %load/vec4 v0x626bcabffda0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x626bcabffda0_0;
    %assign/vec4/off/d v0x626bcabffe90_0, 4, 5;
    %load/vec4 v0x626bcabffda0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcabffda0_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x626bcac00450;
T_22 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac1aee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac00900_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x626bcac00810_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x626bcac00810_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x626bcac00810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcac009e0, 0, 4;
    %load/vec4 v0x626bcac00810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcac00810_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x626bcac1b470_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcac009e0, 0, 4;
    %load/vec4 v0x626bcac1af80_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x626bcac00900_0, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x626bcac00810_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x626bcac00810_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_22.5, 5;
    %load/vec4 v0x626bcac00810_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x626bcac009e0, 4;
    %ix/getv/s 3, v0x626bcac00810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x626bcac009e0, 0, 4;
    %load/vec4 v0x626bcac00900_0;
    %load/vec4 v0x626bcac00810_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x626bcac00810_0;
    %assign/vec4/off/d v0x626bcac00900_0, 4, 5;
    %load/vec4 v0x626bcac00810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x626bcac00810_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x626bcac01fa0;
T_23 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac02a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac02ca0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac02e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac03020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac02be0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x626bcac028e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x626bcac02d80_0;
    %assign/vec4 v0x626bcac02ca0_0, 0;
    %load/vec4 v0x626bcac02d80_0;
    %assign/vec4 v0x626bcac02e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac02be0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x626bcac02d80_0;
    %assign/vec4 v0x626bcac02e60_0, 0;
    %load/vec4 v0x626bcac02710_0;
    %assign/vec4 v0x626bcac03020_0, 0;
    %load/vec4 v0x626bcac02b20_0;
    %assign/vec4 v0x626bcac02be0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x626bcac03690;
T_24 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac041d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac044c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac04690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac04830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac04420_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x626bcac04030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x626bcac045a0_0;
    %assign/vec4 v0x626bcac044c0_0, 0;
    %load/vec4 v0x626bcac045a0_0;
    %assign/vec4 v0x626bcac04690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac04420_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x626bcac045a0_0;
    %assign/vec4 v0x626bcac04690_0, 0;
    %load/vec4 v0x626bcac03e60_0;
    %assign/vec4 v0x626bcac04830_0, 0;
    %load/vec4 v0x626bcac04380_0;
    %assign/vec4 v0x626bcac04420_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x626bcac04eb0;
T_25 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac05900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac05ae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac05cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac05e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac05a40_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x626bcac05760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x626bcac05bc0_0;
    %assign/vec4 v0x626bcac05ae0_0, 0;
    %load/vec4 v0x626bcac05bc0_0;
    %assign/vec4 v0x626bcac05cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac05a40_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x626bcac05bc0_0;
    %assign/vec4 v0x626bcac05cb0_0, 0;
    %load/vec4 v0x626bcac05590_0;
    %assign/vec4 v0x626bcac05e50_0, 0;
    %load/vec4 v0x626bcac059a0_0;
    %assign/vec4 v0x626bcac05a40_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x626bcac064c0;
T_26 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac07030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac07210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac073e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac07580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac07170_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x626bcac06e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x626bcac072f0_0;
    %assign/vec4 v0x626bcac07210_0, 0;
    %load/vec4 v0x626bcac072f0_0;
    %assign/vec4 v0x626bcac073e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac07170_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x626bcac072f0_0;
    %assign/vec4 v0x626bcac073e0_0, 0;
    %load/vec4 v0x626bcac06cc0_0;
    %assign/vec4 v0x626bcac07580_0, 0;
    %load/vec4 v0x626bcac070d0_0;
    %assign/vec4 v0x626bcac07170_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x626bcac07ed0;
T_27 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac08a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac08c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac08e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac08fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac08ba0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x626bcac088a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x626bcac08d40_0;
    %assign/vec4 v0x626bcac08c60_0, 0;
    %load/vec4 v0x626bcac08d40_0;
    %assign/vec4 v0x626bcac08e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac08ba0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x626bcac08d40_0;
    %assign/vec4 v0x626bcac08e20_0, 0;
    %load/vec4 v0x626bcac086d0_0;
    %assign/vec4 v0x626bcac08fc0_0, 0;
    %load/vec4 v0x626bcac08ae0_0;
    %assign/vec4 v0x626bcac08ba0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x626bcac09430;
T_28 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac09fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac0a180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac0a350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac0a500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac0a0e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x626bcac09e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x626bcac0a260_0;
    %assign/vec4 v0x626bcac0a180_0, 0;
    %load/vec4 v0x626bcac0a260_0;
    %assign/vec4 v0x626bcac0a350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac0a0e0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x626bcac0a260_0;
    %assign/vec4 v0x626bcac0a350_0, 0;
    %load/vec4 v0x626bcac09c30_0;
    %assign/vec4 v0x626bcac0a500_0, 0;
    %load/vec4 v0x626bcac0a040_0;
    %assign/vec4 v0x626bcac0a0e0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x626bcac0a980;
T_29 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac0b4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac0b6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac0b8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac0ba50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac0b630_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x626bcac0b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x626bcac0b7b0_0;
    %assign/vec4 v0x626bcac0b6d0_0, 0;
    %load/vec4 v0x626bcac0b7b0_0;
    %assign/vec4 v0x626bcac0b8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac0b630_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x626bcac0b7b0_0;
    %assign/vec4 v0x626bcac0b8a0_0, 0;
    %load/vec4 v0x626bcac0b180_0;
    %assign/vec4 v0x626bcac0ba50_0, 0;
    %load/vec4 v0x626bcac0b590_0;
    %assign/vec4 v0x626bcac0b630_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x626bcac0bec0;
T_30 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac0ca30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac0cc10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac0cde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac0cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac0cb70_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x626bcac0c890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x626bcac0ccf0_0;
    %assign/vec4 v0x626bcac0cc10_0, 0;
    %load/vec4 v0x626bcac0ccf0_0;
    %assign/vec4 v0x626bcac0cde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac0cb70_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x626bcac0ccf0_0;
    %assign/vec4 v0x626bcac0cde0_0, 0;
    %load/vec4 v0x626bcac0c6c0_0;
    %assign/vec4 v0x626bcac0cf90_0, 0;
    %load/vec4 v0x626bcac0cad0_0;
    %assign/vec4 v0x626bcac0cb70_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x626bcac0d8d0;
T_31 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac0e440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac0e660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac0e820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac0e9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac0e5a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x626bcac0e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x626bcac0e740_0;
    %assign/vec4 v0x626bcac0e660_0, 0;
    %load/vec4 v0x626bcac0e740_0;
    %assign/vec4 v0x626bcac0e820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac0e5a0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x626bcac0e740_0;
    %assign/vec4 v0x626bcac0e820_0, 0;
    %load/vec4 v0x626bcac0e0d0_0;
    %assign/vec4 v0x626bcac0e9c0_0, 0;
    %load/vec4 v0x626bcac0e4e0_0;
    %assign/vec4 v0x626bcac0e5a0_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x626bcac0ee30;
T_32 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac0fbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac0ffa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac10170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac10320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac0ff00_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x626bcac0fa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x626bcac10080_0;
    %assign/vec4 v0x626bcac0ffa0_0, 0;
    %load/vec4 v0x626bcac10080_0;
    %assign/vec4 v0x626bcac10170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac0ff00_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x626bcac10080_0;
    %assign/vec4 v0x626bcac10170_0, 0;
    %load/vec4 v0x626bcac0f630_0;
    %assign/vec4 v0x626bcac10320_0, 0;
    %load/vec4 v0x626bcac0fe60_0;
    %assign/vec4 v0x626bcac0ff00_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x626bcac107a0;
T_33 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac11310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac114f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac116c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac11870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac11450_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x626bcac11170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x626bcac115d0_0;
    %assign/vec4 v0x626bcac114f0_0, 0;
    %load/vec4 v0x626bcac115d0_0;
    %assign/vec4 v0x626bcac116c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac11450_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x626bcac115d0_0;
    %assign/vec4 v0x626bcac116c0_0, 0;
    %load/vec4 v0x626bcac10fa0_0;
    %assign/vec4 v0x626bcac11870_0, 0;
    %load/vec4 v0x626bcac113b0_0;
    %assign/vec4 v0x626bcac11450_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x626bcac11ce0;
T_34 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac12850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac12a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac12c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac12db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac12990_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x626bcac126b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x626bcac12b10_0;
    %assign/vec4 v0x626bcac12a30_0, 0;
    %load/vec4 v0x626bcac12b10_0;
    %assign/vec4 v0x626bcac12c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac12990_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x626bcac12b10_0;
    %assign/vec4 v0x626bcac12c00_0, 0;
    %load/vec4 v0x626bcac124e0_0;
    %assign/vec4 v0x626bcac12db0_0, 0;
    %load/vec4 v0x626bcac128f0_0;
    %assign/vec4 v0x626bcac12990_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x626bcac139c0;
T_35 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac14530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac14750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac14910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac14ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac14690_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x626bcac14390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x626bcac14830_0;
    %assign/vec4 v0x626bcac14750_0, 0;
    %load/vec4 v0x626bcac14830_0;
    %assign/vec4 v0x626bcac14910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac14690_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x626bcac14830_0;
    %assign/vec4 v0x626bcac14910_0, 0;
    %load/vec4 v0x626bcac141c0_0;
    %assign/vec4 v0x626bcac14ab0_0, 0;
    %load/vec4 v0x626bcac145d0_0;
    %assign/vec4 v0x626bcac14690_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x626bcac15200;
T_36 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac15d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac15f50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac16120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac162d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac15eb0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x626bcac15bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x626bcac16030_0;
    %assign/vec4 v0x626bcac15f50_0, 0;
    %load/vec4 v0x626bcac16030_0;
    %assign/vec4 v0x626bcac16120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac15eb0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x626bcac16030_0;
    %assign/vec4 v0x626bcac16120_0, 0;
    %load/vec4 v0x626bcac15a00_0;
    %assign/vec4 v0x626bcac162d0_0, 0;
    %load/vec4 v0x626bcac15e10_0;
    %assign/vec4 v0x626bcac15eb0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x626bcac16a30;
T_37 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac175a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac17780_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac17950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac17b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac176e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x626bcac17400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x626bcac17860_0;
    %assign/vec4 v0x626bcac17780_0, 0;
    %load/vec4 v0x626bcac17860_0;
    %assign/vec4 v0x626bcac17950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac176e0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x626bcac17860_0;
    %assign/vec4 v0x626bcac17950_0, 0;
    %load/vec4 v0x626bcac17230_0;
    %assign/vec4 v0x626bcac17b00_0, 0;
    %load/vec4 v0x626bcac17640_0;
    %assign/vec4 v0x626bcac176e0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x626bcac18250;
T_38 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcac18dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac18fa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcac19170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcac19320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac18f00_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x626bcac18c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x626bcac19080_0;
    %assign/vec4 v0x626bcac18fa0_0, 0;
    %load/vec4 v0x626bcac19080_0;
    %assign/vec4 v0x626bcac19170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcac18f00_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x626bcac19080_0;
    %assign/vec4 v0x626bcac19170_0, 0;
    %load/vec4 v0x626bcac18a50_0;
    %assign/vec4 v0x626bcac19320_0, 0;
    %load/vec4 v0x626bcac18e60_0;
    %assign/vec4 v0x626bcac18f00_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x626bcab68530;
T_39 ;
    %wait E_0x626bcab02d30;
    %load/vec4 v0x626bcab66ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcabb1860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x626bcabad1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x626bcab7a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabb17a0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x626bcabee790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x626bcabad0e0_0;
    %assign/vec4 v0x626bcabb1860_0, 0;
    %load/vec4 v0x626bcabad0e0_0;
    %assign/vec4 v0x626bcabad1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x626bcabb17a0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x626bcabad0e0_0;
    %assign/vec4 v0x626bcabad1c0_0, 0;
    %load/vec4 v0x626bcabe9e80_0;
    %assign/vec4 v0x626bcab7a570_0, 0;
    %load/vec4 v0x626bcab66b80_0;
    %assign/vec4 v0x626bcabb17a0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/npu_unit.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/mac_pe.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/npu_ctrl.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/mac_pe_ctrl.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/npu_dma.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/npu_sequencer.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/systolic_core.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/systolic_array.v";
