<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8a425cfa2c90f878df22435cb5d9a855"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afd3d1db1d1f8b2bd6fab7f1c308feb5f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a82790104704d1a7b67a5a16a51f7eea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a82790104704d1a7b67a5a16a51f7eea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ad97c39befd9668e840736eeeaccac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:af1ad97c39befd9668e840736eeeaccac"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#af1ad97c39befd9668e840736eeeaccac">More...</a><br /></td></tr>
<tr class="separator:af1ad97c39befd9668e840736eeeaccac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b1a88bd04aa1a7e9ccf91c8d113d76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:ad5b1a88bd04aa1a7e9ccf91c8d113d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#ad5b1a88bd04aa1a7e9ccf91c8d113d76">More...</a><br /></td></tr>
<tr class="separator:ad5b1a88bd04aa1a7e9ccf91c8d113d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae52ed1fbea1c1c8b8d3443e4248c762a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:ae52ed1fbea1c1c8b8d3443e4248c762a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#ae52ed1fbea1c1c8b8d3443e4248c762a">More...</a><br /></td></tr>
<tr class="separator:ae52ed1fbea1c1c8b8d3443e4248c762a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ce9be6229b48bc763826c96961e0a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a10ce9be6229b48bc763826c96961e0a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#a10ce9be6229b48bc763826c96961e0a7">More...</a><br /></td></tr>
<tr class="separator:a10ce9be6229b48bc763826c96961e0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9cf51d809568b931f105133423dd138"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:ad9cf51d809568b931f105133423dd138"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#ad9cf51d809568b931f105133423dd138">More...</a><br /></td></tr>
<tr class="separator:ad9cf51d809568b931f105133423dd138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad02f1778b7c217e34c102e34b00a760b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:ad02f1778b7c217e34c102e34b00a760b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#ad02f1778b7c217e34c102e34b00a760b">More...</a><br /></td></tr>
<tr class="separator:ad02f1778b7c217e34c102e34b00a760b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1d0ced1920fa2dcec9c101d1b8c4b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a5b1d0ced1920fa2dcec9c101d1b8c4b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#a5b1d0ced1920fa2dcec9c101d1b8c4b3">More...</a><br /></td></tr>
<tr class="separator:a5b1d0ced1920fa2dcec9c101d1b8c4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187ceaed4e7f9a066c111d63c85c3674"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a187ceaed4e7f9a066c111d63c85c3674"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#a187ceaed4e7f9a066c111d63c85c3674">More...</a><br /></td></tr>
<tr class="separator:a187ceaed4e7f9a066c111d63c85c3674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcb0e41770dccc6a81866aec74943079"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:adcb0e41770dccc6a81866aec74943079"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#adcb0e41770dccc6a81866aec74943079">More...</a><br /></td></tr>
<tr class="separator:adcb0e41770dccc6a81866aec74943079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67313131cbbc339118552642acf56775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a67313131cbbc339118552642acf56775"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#a67313131cbbc339118552642acf56775">More...</a><br /></td></tr>
<tr class="separator:a67313131cbbc339118552642acf56775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0144e1cca36ffaa3c9bc256b61ff79e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a0144e1cca36ffaa3c9bc256b61ff79e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#a0144e1cca36ffaa3c9bc256b61ff79e1">More...</a><br /></td></tr>
<tr class="separator:a0144e1cca36ffaa3c9bc256b61ff79e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99066e7dd87074893d1a15ae6c1a450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:ac99066e7dd87074893d1a15ae6c1a450"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#ac99066e7dd87074893d1a15ae6c1a450">More...</a><br /></td></tr>
<tr class="separator:ac99066e7dd87074893d1a15ae6c1a450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e8783aff17af96b6e7078ca37e9dd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a96e8783aff17af96b6e7078ca37e9dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#a96e8783aff17af96b6e7078ca37e9dd9">More...</a><br /></td></tr>
<tr class="separator:a96e8783aff17af96b6e7078ca37e9dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73acb85319c746b6dbb11ac91f927a14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a73acb85319c746b6dbb11ac91f927a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#a73acb85319c746b6dbb11ac91f927a14">More...</a><br /></td></tr>
<tr class="separator:a73acb85319c746b6dbb11ac91f927a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542fd5602e4f4aa4c302117609573629"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a542fd5602e4f4aa4c302117609573629"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#a542fd5602e4f4aa4c302117609573629">More...</a><br /></td></tr>
<tr class="separator:a542fd5602e4f4aa4c302117609573629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0324d34ac106d7251dde11b44b9160d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:a0324d34ac106d7251dde11b44b9160d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#a0324d34ac106d7251dde11b44b9160d6">More...</a><br /></td></tr>
<tr class="separator:a0324d34ac106d7251dde11b44b9160d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcae8f88203a1bfc21e05fccb16a0efb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:abcae8f88203a1bfc21e05fccb16a0efb"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#abcae8f88203a1bfc21e05fccb16a0efb">More...</a><br /></td></tr>
<tr class="separator:abcae8f88203a1bfc21e05fccb16a0efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb71844dd54abed29237bd2507370fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:addb71844dd54abed29237bd2507370fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#addb71844dd54abed29237bd2507370fa">More...</a><br /></td></tr>
<tr class="separator:addb71844dd54abed29237bd2507370fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b75a846fc07780c346c8a5475171c8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a1b75a846fc07780c346c8a5475171c8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#a1b75a846fc07780c346c8a5475171c8f">More...</a><br /></td></tr>
<tr class="separator:a1b75a846fc07780c346c8a5475171c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78370b291cfda08f2f5d97dca15bf7e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a78370b291cfda08f2f5d97dca15bf7e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#a78370b291cfda08f2f5d97dca15bf7e5">More...</a><br /></td></tr>
<tr class="separator:a78370b291cfda08f2f5d97dca15bf7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a188921b8e7dd7a567c8ad9b2f859cde5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a188921b8e7dd7a567c8ad9b2f859cde5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../dc/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d570_1_1_0d581.html#a188921b8e7dd7a567c8ad9b2f859cde5">More...</a><br /></td></tr>
<tr class="separator:a188921b8e7dd7a567c8ad9b2f859cde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3d1db1d1f8b2bd6fab7f1c308feb5f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afd3d1db1d1f8b2bd6fab7f1c308feb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa12e533a51e02f73095c340a40e9691d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aa12e533a51e02f73095c340a40e9691d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a425cfa2c90f878df22435cb5d9a855"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a8a425cfa2c90f878df22435cb5d9a855">EAX</a></td></tr>
<tr class="separator:a8a425cfa2c90f878df22435cb5d9a855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a6eb9ae13be06111471d42cb2b9dcb8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0d2e3050fb241f08f29004de0661dfc3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9cad064cc53f7628a3ebb56c733a2582"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a9cad064cc53f7628a3ebb56c733a2582"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d1/d09/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d575_1_1_0d616.html#a9cad064cc53f7628a3ebb56c733a2582">More...</a><br /></td></tr>
<tr class="separator:a9cad064cc53f7628a3ebb56c733a2582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096515efd03dc090d5b6cbfb1b61f631"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a096515efd03dc090d5b6cbfb1b61f631"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d09/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d575_1_1_0d616.html#a096515efd03dc090d5b6cbfb1b61f631">More...</a><br /></td></tr>
<tr class="separator:a096515efd03dc090d5b6cbfb1b61f631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d2e3050fb241f08f29004de0661dfc3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0d2e3050fb241f08f29004de0661dfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ab26bf21b887444c2c8806c6fb9a0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ab1ab26bf21b887444c2c8806c6fb9a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a6eb9ae13be06111471d42cb2b9dcb8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0a6eb9ae13be06111471d42cb2b9dcb8">EBX</a></td></tr>
<tr class="separator:a0a6eb9ae13be06111471d42cb2b9dcb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a264ab36cf7f60dcbceaecf2e35501f3e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a70ab2977a83e86cdd357c64675e23f20"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae3d9871a9c29a291ee771acc1824b9eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:ae3d9871a9c29a291ee771acc1824b9eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d577_1_1_0d620.html#ae3d9871a9c29a291ee771acc1824b9eb">More...</a><br /></td></tr>
<tr class="separator:ae3d9871a9c29a291ee771acc1824b9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ab2977a83e86cdd357c64675e23f20"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a70ab2977a83e86cdd357c64675e23f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ddbe2315ad3169f37c95b3946c2ac8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:af8ddbe2315ad3169f37c95b3946c2ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a264ab36cf7f60dcbceaecf2e35501f3e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a264ab36cf7f60dcbceaecf2e35501f3e">ECX</a></td></tr>
<tr class="separator:a264ab36cf7f60dcbceaecf2e35501f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae007fcf0511d2dc9bd13449d00c0e1f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a33db7a0dedb00b9fa2804152ddf53c5a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aada018c70b0eded64108a7eb5206a9ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:aada018c70b0eded64108a7eb5206a9ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d579_1_1_0d624.html#aada018c70b0eded64108a7eb5206a9ad">More...</a><br /></td></tr>
<tr class="separator:aada018c70b0eded64108a7eb5206a9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23bc394bc338d9ba8d2c50b2c6098266"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a23bc394bc338d9ba8d2c50b2c6098266"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d579_1_1_0d624.html#a23bc394bc338d9ba8d2c50b2c6098266">More...</a><br /></td></tr>
<tr class="separator:a23bc394bc338d9ba8d2c50b2c6098266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff163f3dcec260a141f65a5cf053779d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:aff163f3dcec260a141f65a5cf053779d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d579_1_1_0d624.html#aff163f3dcec260a141f65a5cf053779d">More...</a><br /></td></tr>
<tr class="separator:aff163f3dcec260a141f65a5cf053779d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae483b25e65bf4651b4ae6fe8439358ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:ae483b25e65bf4651b4ae6fe8439358ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d579_1_1_0d624.html#ae483b25e65bf4651b4ae6fe8439358ab">More...</a><br /></td></tr>
<tr class="separator:ae483b25e65bf4651b4ae6fe8439358ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7e97e100f955d6f80e91e455fe14f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:afb7e97e100f955d6f80e91e455fe14f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d579_1_1_0d624.html#afb7e97e100f955d6f80e91e455fe14f3">More...</a><br /></td></tr>
<tr class="separator:afb7e97e100f955d6f80e91e455fe14f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56eba6e26f03525039b8132ac44dea89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a56eba6e26f03525039b8132ac44dea89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d5a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d579_1_1_0d624.html#a56eba6e26f03525039b8132ac44dea89">More...</a><br /></td></tr>
<tr class="separator:a56eba6e26f03525039b8132ac44dea89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33db7a0dedb00b9fa2804152ddf53c5a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a33db7a0dedb00b9fa2804152ddf53c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8b69d07e312ea55808de38cb7366667"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ad8b69d07e312ea55808de38cb7366667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae007fcf0511d2dc9bd13449d00c0e1f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aae007fcf0511d2dc9bd13449d00c0e1f">EDX</a></td></tr>
<tr class="separator:aae007fcf0511d2dc9bd13449d00c0e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a8a425cfa2c90f878df22435cb5d9a855">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0a6eb9ae13be06111471d42cb2b9dcb8">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a264ab36cf7f60dcbceaecf2e35501f3e">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aae007fcf0511d2dc9bd13449d00c0e1f">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a0a6eb9ae13be06111471d42cb2b9dcb8"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0a6eb9ae13be06111471d42cb2b9dcb8">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@575 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a264ab36cf7f60dcbceaecf2e35501f3e"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a264ab36cf7f60dcbceaecf2e35501f3e">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@577 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a8a425cfa2c90f878df22435cb5d9a855"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a8a425cfa2c90f878df22435cb5d9a855">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@570 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aae007fcf0511d2dc9bd13449d00c0e1f"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aae007fcf0511d2dc9bd13449d00c0e1f">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@579 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a8a425cfa2c90f878df22435cb5d9a855">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0a6eb9ae13be06111471d42cb2b9dcb8">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a264ab36cf7f60dcbceaecf2e35501f3e">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aae007fcf0511d2dc9bd13449d00c0e1f">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a8a425cfa2c90f878df22435cb5d9a855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a425cfa2c90f878df22435cb5d9a855">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a0a6eb9ae13be06111471d42cb2b9dcb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6eb9ae13be06111471d42cb2b9dcb8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a264ab36cf7f60dcbceaecf2e35501f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a264ab36cf7f60dcbceaecf2e35501f3e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="aae007fcf0511d2dc9bd13449d00c0e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae007fcf0511d2dc9bd13449d00c0e1f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
