TimeQuest Timing Analyzer report for sinus
Wed Apr 27 13:59:30 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'oscdiv|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'oscdiv|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Setup: 'oscdiv|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'oscdiv|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'clk'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Setup: 'oscdiv|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'oscdiv|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'clk'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; sinus                                                   ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; sinus.sdc     ; OK     ; Wed Apr 27 13:59:25 2016 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clk                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { inclk }                                              ;
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; clk    ; oscdiv|altpll_component|auto_generated|pll1|inclk[0] ; { oscdiv|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 190.84 MHz ; 190.84 MHz      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clk                                                ; 3.622   ; 0.000         ;
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 194.760 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; clk                                                ; 3.396 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk                                                ; 9.819  ; 0.000         ;
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 99.707 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                         ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+
; 3.622 ; ds_DAC:deltasigma|latched[8] ; foutd   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; -0.240     ; 6.128      ;
; 3.874 ; ds_DAC:deltasigma|latched[8] ; fouta   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; -0.240     ; 5.876      ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'oscdiv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+---------+------------------------------------------------------------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                          ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 194.760 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 5.159      ;
; 195.066 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.853      ;
; 195.119 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.800      ;
; 195.194 ; ds_DAC:deltasigma|latched[4]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.725      ;
; 195.276 ; ds_DAC:deltasigma|latched[3]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.643      ;
; 195.327 ; ds_DAC:deltasigma|latched[6]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.592      ;
; 195.388 ; ds_DAC:deltasigma|latched[5]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.531      ;
; 195.419 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[6]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.500      ;
; 195.438 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.481      ;
; 195.479 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[7]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 4.425      ;
; 195.537 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[6]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 4.367      ;
; 195.551 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[4]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.368      ;
; 195.570 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[5]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.349      ;
; 195.611 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[5]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 4.293      ;
; 195.669 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[4]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 4.235      ;
; 195.683 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[2]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.236      ;
; 195.702 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[3]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.217      ;
; 195.743 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[3]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 4.161      ;
; 195.750 ; ds_DAC:deltasigma|latched[7]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.169      ;
; 195.796 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 4.123      ;
; 195.801 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[2]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 4.103      ;
; 195.888 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[6]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 4.016      ;
; 195.898 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[7]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 4.006      ;
; 195.928 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[5]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.991      ;
; 195.947 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[6]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.972      ;
; 195.964 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[6]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.955      ;
; 195.983 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.936      ;
; 196.020 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[4]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.884      ;
; 196.030 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[5]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.874      ;
; 196.060 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[3]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.859      ;
; 196.079 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[4]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.840      ;
; 196.096 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[4]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.823      ;
; 196.108 ; ds_DAC:deltasigma|latched[8]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.811      ;
; 196.115 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[5]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.804      ;
; 196.119 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[26]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.812      ;
; 196.122 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.809      ;
; 196.138 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.793      ;
; 196.152 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[2]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.752      ;
; 196.162 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[3]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.742      ;
; 196.173 ; ds_DAC:deltasigma|latched[3]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.746      ;
; 196.218 ; ds_DAC:deltasigma|latched[4]                                                       ; ds_DAC:deltasigma|latched[6]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.701      ;
; 196.223 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[7]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.681      ;
; 196.223 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[6]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.681      ;
; 196.223 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[5]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.681      ;
; 196.223 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[4]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.681      ;
; 196.223 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[3]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.681      ;
; 196.223 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[2]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.681      ;
; 196.223 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[1]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.681      ;
; 196.223 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[0]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.681      ;
; 196.237 ; ds_DAC:deltasigma|latched[4]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.682      ;
; 196.239 ; buttons:detector|phinc[2]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.692      ;
; 196.251 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[24]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.680      ;
; 196.253 ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|q_a[1] ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.395     ; 3.350      ;
; 196.253 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[26]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.678      ;
; 196.254 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[25]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.677      ;
; 196.255 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[26]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.676      ;
; 196.270 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[25]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.661      ;
; 196.274 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.657      ;
; 196.286 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[1]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.633      ;
; 196.287 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[1]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.617      ;
; 196.287 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[0]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.617      ;
; 196.291 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[1]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.613      ;
; 196.292 ; ds_DAC:deltasigma|latched[5]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.627      ;
; 196.300 ; ds_DAC:deltasigma|latched[3]                                                       ; ds_DAC:deltasigma|latched[6]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.619      ;
; 196.305 ; ds_DAC:deltasigma|latched[3]                                                       ; ds_DAC:deltasigma|latched[5]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.614      ;
; 196.350 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[2]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.569      ;
; 196.356 ; buttons:detector|phinc[4]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.575      ;
; 196.358 ; buttons:detector|phinc[2]                                                          ; accumulator:phaseacc|accum[26]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.573      ;
; 196.361 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[0]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.094     ; 3.543      ;
; 196.371 ; buttons:detector|phinc[2]                                                          ; accumulator:phaseacc|accum[25]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.560      ;
; 196.383 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[22]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.548      ;
; 196.385 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[24]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.546      ;
; 196.386 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[23]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.545      ;
; 196.387 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[24]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.544      ;
; 196.398 ; buttons:detector|phinc[5]                                                          ; accumulator:phaseacc|accum[26]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.533      ;
; 196.402 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[23]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.529      ;
; 196.406 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[25]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.525      ;
; 196.407 ; ds_DAC:deltasigma|latched[6]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.079     ; 3.512      ;
; 196.417 ; buttons:detector|phinc[5]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.514      ;
; 196.428 ; buttons:detector|cntClk[1]                                                         ; buttons:detector|btn_up_sync[2] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 3.492      ;
; 196.428 ; buttons:detector|cntClk[1]                                                         ; buttons:detector|btn_up_sync[1] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 3.492      ;
; 196.428 ; buttons:detector|cntClk[1]                                                         ; buttons:detector|btn_dn_sync[2] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 3.492      ;
; 196.428 ; buttons:detector|cntClk[1]                                                         ; buttons:detector|btn_dn_sync[1] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 3.492      ;
; 196.428 ; buttons:detector|cntClk[1]                                                         ; buttons:detector|btn_dn_sync[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 3.492      ;
; 196.428 ; buttons:detector|cntClk[1]                                                         ; buttons:detector|btn_up_sync[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 3.492      ;
; 196.433 ; accumulator:phaseacc|accum[0]                                                      ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.073     ; 3.492      ;
; 196.450 ; buttons:detector|phinc[6]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.481      ;
; 196.464 ; buttons:detector|cntClk[3]                                                         ; buttons:detector|btn_up_sync[2] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 3.456      ;
; 196.464 ; buttons:detector|cntClk[3]                                                         ; buttons:detector|btn_up_sync[1] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 3.456      ;
; 196.464 ; buttons:detector|cntClk[3]                                                         ; buttons:detector|btn_dn_sync[2] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 3.456      ;
; 196.464 ; buttons:detector|cntClk[3]                                                         ; buttons:detector|btn_dn_sync[1] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 3.456      ;
; 196.464 ; buttons:detector|cntClk[3]                                                         ; buttons:detector|btn_dn_sync[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 3.456      ;
; 196.464 ; buttons:detector|cntClk[3]                                                         ; buttons:detector|btn_up_sync[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.078     ; 3.456      ;
; 196.488 ; buttons:detector|phinc[4]                                                          ; accumulator:phaseacc|accum[25]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.443      ;
; 196.490 ; buttons:detector|phinc[2]                                                          ; accumulator:phaseacc|accum[24]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.441      ;
; 196.494 ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|q_a[0] ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.395     ; 3.109      ;
; 196.494 ; buttons:detector|phinc[4]                                                          ; accumulator:phaseacc|accum[26]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.437      ;
; 196.503 ; buttons:detector|phinc[2]                                                          ; accumulator:phaseacc|accum[23]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.428      ;
; 196.515 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[20]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.416      ;
; 196.517 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[22]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.067     ; 3.414      ;
+---------+------------------------------------------------------------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'oscdiv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.353 ; accumulator:phaseacc|accum[25]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.016      ;
; 0.388 ; accumulator:phaseacc|accum[23]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.051      ;
; 0.391 ; accumulator:phaseacc|accum[22]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.054      ;
; 0.394 ; accumulator:phaseacc|accum[21]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.057      ;
; 0.396 ; accumulator:phaseacc|accum[26]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.059      ;
; 0.411 ; accumulator:phaseacc|accum[20]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.074      ;
; 0.422 ; accumulator:phaseacc|accum[27]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.085      ;
; 0.429 ; buttons:detector|btn_dn_sync[0] ; buttons:detector|btn_dn_sync[1]                                                                             ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.432 ; buttons:detector|btn_up_sync[0] ; buttons:detector|btn_up_sync[1]                                                                             ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.601 ; accumulator:phaseacc|accum[24]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.264      ;
; 0.608 ; buttons:detector|cntClk[14]     ; buttons:detector|cntClk[14]                                                                                 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.874      ;
; 0.611 ; buttons:detector|btn_up_sync[1] ; buttons:detector|btn_up_sync[2]                                                                             ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.877      ;
; 0.633 ; buttons:detector|btn_dn_sync[1] ; buttons:detector|btn_dn_sync[2]                                                                             ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.899      ;
; 0.634 ; accumulator:phaseacc|accum[17]  ; accumulator:phaseacc|accum[17]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.634 ; accumulator:phaseacc|accum[13]  ; accumulator:phaseacc|accum[13]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.899      ;
; 0.635 ; accumulator:phaseacc|accum[19]  ; accumulator:phaseacc|accum[19]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.901      ;
; 0.635 ; accumulator:phaseacc|accum[15]  ; accumulator:phaseacc|accum[15]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.901      ;
; 0.635 ; accumulator:phaseacc|accum[11]  ; accumulator:phaseacc|accum[11]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.900      ;
; 0.635 ; accumulator:phaseacc|accum[9]   ; accumulator:phaseacc|accum[9]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.900      ;
; 0.635 ; accumulator:phaseacc|accum[4]   ; accumulator:phaseacc|accum[4]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.900      ;
; 0.636 ; accumulator:phaseacc|accum[1]   ; accumulator:phaseacc|accum[1]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.901      ;
; 0.637 ; accumulator:phaseacc|accum[3]   ; accumulator:phaseacc|accum[3]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.902      ;
; 0.637 ; accumulator:phaseacc|accum[2]   ; accumulator:phaseacc|accum[2]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.902      ;
; 0.638 ; accumulator:phaseacc|accum[14]  ; accumulator:phaseacc|accum[14]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; accumulator:phaseacc|accum[6]   ; accumulator:phaseacc|accum[6]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.903      ;
; 0.639 ; accumulator:phaseacc|accum[16]  ; accumulator:phaseacc|accum[16]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; accumulator:phaseacc|accum[12]  ; accumulator:phaseacc|accum[12]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.904      ;
; 0.640 ; accumulator:phaseacc|accum[18]  ; accumulator:phaseacc|accum[18]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; accumulator:phaseacc|accum[10]  ; accumulator:phaseacc|accum[10]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; accumulator:phaseacc|accum[8]   ; accumulator:phaseacc|accum[8]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; accumulator:phaseacc|accum[7]   ; accumulator:phaseacc|accum[7]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.905      ;
; 0.655 ; buttons:detector|cntClk[3]      ; buttons:detector|cntClk[3]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; buttons:detector|cntClk[11]     ; buttons:detector|cntClk[11]                                                                                 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; buttons:detector|cntClk[5]      ; buttons:detector|cntClk[5]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; accumulator:phaseacc|accum[25]  ; accumulator:phaseacc|accum[25]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; buttons:detector|cntClk[1]      ; buttons:detector|cntClk[1]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; accumulator:phaseacc|accum[27]  ; accumulator:phaseacc|accum[27]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; buttons:detector|cntClk[6]      ; buttons:detector|cntClk[6]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; accumulator:phaseacc|accum[23]  ; accumulator:phaseacc|accum[23]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; accumulator:phaseacc|accum[21]  ; accumulator:phaseacc|accum[21]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; accumulator:phaseacc|accum[20]  ; accumulator:phaseacc|accum[20]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; buttons:detector|phinc[5]       ; buttons:detector|phinc[5]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; buttons:detector|cntClk[7]      ; buttons:detector|cntClk[7]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; buttons:detector|phinc[3]       ; buttons:detector|phinc[3]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; buttons:detector|cntClk[2]      ; buttons:detector|cntClk[2]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; buttons:detector|phinc[7]       ; buttons:detector|phinc[7]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; buttons:detector|cntClk[12]     ; buttons:detector|cntClk[12]                                                                                 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; accumulator:phaseacc|accum[26]  ; accumulator:phaseacc|accum[26]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; accumulator:phaseacc|accum[24]  ; accumulator:phaseacc|accum[24]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; accumulator:phaseacc|accum[22]  ; accumulator:phaseacc|accum[22]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.686 ; buttons:detector|phinc[0]       ; buttons:detector|phinc[0]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.951      ;
; 0.802 ; accumulator:phaseacc|accum[5]   ; accumulator:phaseacc|accum[5]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
; 0.808 ; buttons:detector|phinc[4]       ; buttons:detector|phinc[4]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.073      ;
; 0.809 ; buttons:detector|phinc[1]       ; buttons:detector|phinc[1]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.074      ;
; 0.816 ; accumulator:phaseacc|accum[0]   ; accumulator:phaseacc|accum[0]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.081      ;
; 0.823 ; buttons:detector|phinc[2]       ; buttons:detector|phinc[2]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.088      ;
; 0.824 ; buttons:detector|phinc[6]       ; buttons:detector|phinc[6]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.089      ;
; 0.865 ; buttons:detector|phinc[7]       ; accumulator:phaseacc|accum[7]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.136      ;
; 0.945 ; accumulator:phaseacc|accum[13]  ; accumulator:phaseacc|accum[14]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.217      ;
; 0.952 ; accumulator:phaseacc|accum[1]   ; accumulator:phaseacc|accum[2]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.217      ;
; 0.952 ; accumulator:phaseacc|accum[15]  ; accumulator:phaseacc|accum[16]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.218      ;
; 0.952 ; accumulator:phaseacc|accum[17]  ; accumulator:phaseacc|accum[18]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.218      ;
; 0.953 ; accumulator:phaseacc|accum[3]   ; accumulator:phaseacc|accum[4]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.218      ;
; 0.953 ; accumulator:phaseacc|accum[11]  ; accumulator:phaseacc|accum[12]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.218      ;
; 0.953 ; accumulator:phaseacc|accum[9]   ; accumulator:phaseacc|accum[10]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.218      ;
; 0.953 ; accumulator:phaseacc|accum[19]  ; accumulator:phaseacc|accum[20]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.219      ;
; 0.954 ; accumulator:phaseacc|accum[7]   ; accumulator:phaseacc|accum[8]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.219      ;
; 0.964 ; accumulator:phaseacc|accum[4]   ; accumulator:phaseacc|accum[5]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.229      ;
; 0.964 ; accumulator:phaseacc|accum[12]  ; accumulator:phaseacc|accum[14]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.236      ;
; 0.965 ; accumulator:phaseacc|accum[14]  ; accumulator:phaseacc|accum[15]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.231      ;
; 0.966 ; accumulator:phaseacc|accum[16]  ; accumulator:phaseacc|accum[17]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.232      ;
; 0.966 ; accumulator:phaseacc|accum[12]  ; accumulator:phaseacc|accum[13]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.231      ;
; 0.967 ; accumulator:phaseacc|accum[18]  ; accumulator:phaseacc|accum[19]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.233      ;
; 0.967 ; accumulator:phaseacc|accum[10]  ; accumulator:phaseacc|accum[11]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.232      ;
; 0.967 ; accumulator:phaseacc|accum[8]   ; accumulator:phaseacc|accum[9]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.232      ;
; 0.967 ; accumulator:phaseacc|accum[2]   ; accumulator:phaseacc|accum[3]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.232      ;
; 0.968 ; accumulator:phaseacc|accum[6]   ; accumulator:phaseacc|accum[7]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.233      ;
; 0.969 ; accumulator:phaseacc|accum[4]   ; accumulator:phaseacc|accum[6]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.234      ;
; 0.970 ; accumulator:phaseacc|accum[14]  ; accumulator:phaseacc|accum[16]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; accumulator:phaseacc|accum[16]  ; accumulator:phaseacc|accum[18]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; accumulator:phaseacc|accum[2]   ; accumulator:phaseacc|accum[4]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.237      ;
; 0.972 ; accumulator:phaseacc|accum[10]  ; accumulator:phaseacc|accum[12]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.237      ;
; 0.972 ; accumulator:phaseacc|accum[8]   ; accumulator:phaseacc|accum[10]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.237      ;
; 0.972 ; accumulator:phaseacc|accum[18]  ; accumulator:phaseacc|accum[20]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.238      ;
; 0.973 ; accumulator:phaseacc|accum[6]   ; accumulator:phaseacc|accum[8]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.238      ;
; 0.974 ; buttons:detector|cntClk[5]      ; buttons:detector|cntClk[6]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; buttons:detector|cntClk[1]      ; buttons:detector|cntClk[2]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; buttons:detector|cntClk[11]     ; buttons:detector|cntClk[12]                                                                                 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; accumulator:phaseacc|accum[25]  ; accumulator:phaseacc|accum[26]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; buttons:detector|phinc[5]       ; buttons:detector|phinc[6]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; accumulator:phaseacc|accum[23]  ; accumulator:phaseacc|accum[24]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; accumulator:phaseacc|accum[21]  ; accumulator:phaseacc|accum[22]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; buttons:detector|phinc[3]       ; buttons:detector|phinc[4]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.241      ;
; 0.985 ; buttons:detector|cntClk[6]      ; buttons:detector|cntClk[7]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; accumulator:phaseacc|accum[20]  ; accumulator:phaseacc|accum[21]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.252      ;
; 0.987 ; buttons:detector|cntClk[2]      ; buttons:detector|cntClk[3]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.253      ;
; 0.988 ; buttons:detector|cntClk[0]      ; buttons:detector|cntClk[1]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; accumulator:phaseacc|accum[24]  ; accumulator:phaseacc|accum[25]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; accumulator:phaseacc|accum[26]  ; accumulator:phaseacc|accum[27]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; accumulator:phaseacc|accum[22]  ; accumulator:phaseacc|accum[23]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.255      ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                          ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+
; 3.396 ; ds_DAC:deltasigma|latched[8] ; fouta   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 0.245      ; 5.651      ;
; 3.578 ; ds_DAC:deltasigma|latched[8] ; foutd   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 0.245      ; 5.833      ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 394.609 ns




+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 210.44 MHz ; 210.44 MHz      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clk                                                ; 4.202   ; 0.000         ;
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 195.248 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; clk                                                ; 2.934 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk                                                ; 9.799  ; 0.000         ;
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 99.710 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                          ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+
; 4.202 ; ds_DAC:deltasigma|latched[8] ; foutd   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; -0.310     ; 5.478      ;
; 4.322 ; ds_DAC:deltasigma|latched[8] ; fouta   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; -0.310     ; 5.358      ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'oscdiv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+---------+------------------------------------------------------------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                          ; To Node                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 195.248 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.680      ;
; 195.534 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.394      ;
; 195.579 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.349      ;
; 195.646 ; ds_DAC:deltasigma|latched[4]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.282      ;
; 195.715 ; ds_DAC:deltasigma|latched[3]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.213      ;
; 195.763 ; ds_DAC:deltasigma|latched[6]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.165      ;
; 195.817 ; ds_DAC:deltasigma|latched[5]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.111      ;
; 195.843 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[6]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.085      ;
; 195.855 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[7]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 4.059      ;
; 195.872 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.056      ;
; 195.959 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[4]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.969      ;
; 195.971 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[5]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.943      ;
; 195.988 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[5]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.940      ;
; 195.992 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[6]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.922      ;
; 196.075 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[2]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.853      ;
; 196.087 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[3]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.827      ;
; 196.104 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[3]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.824      ;
; 196.108 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[4]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.806      ;
; 196.126 ; ds_DAC:deltasigma|latched[7]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.802      ;
; 196.222 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.706      ;
; 196.224 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[2]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.690      ;
; 196.232 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[7]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.682      ;
; 196.309 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[6]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.619      ;
; 196.327 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[6]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.587      ;
; 196.338 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[5]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.590      ;
; 196.348 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[5]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.566      ;
; 196.353 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[6]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.575      ;
; 196.382 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.546      ;
; 196.425 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[4]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.503      ;
; 196.443 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[4]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.471      ;
; 196.454 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[3]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.474      ;
; 196.464 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[3]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.450      ;
; 196.468 ; ds_DAC:deltasigma|latched[8]                                                       ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.460      ;
; 196.469 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[4]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.459      ;
; 196.498 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[5]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.430      ;
; 196.505 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[7]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.409      ;
; 196.505 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[6]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.409      ;
; 196.505 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[5]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.409      ;
; 196.505 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[4]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.409      ;
; 196.505 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[3]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.409      ;
; 196.505 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[2]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.409      ;
; 196.505 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[1]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.409      ;
; 196.505 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[0]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.409      ;
; 196.521 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.420      ;
; 196.554 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[26]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.387      ;
; 196.559 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[2]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.355      ;
; 196.561 ; ds_DAC:deltasigma|latched[3]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.367      ;
; 196.564 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[1]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.350      ;
; 196.564 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[0]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.350      ;
; 196.578 ; ds_DAC:deltasigma|latched[4]                                                       ; ds_DAC:deltasigma|latched[6]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.350      ;
; 196.579 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[1]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.335      ;
; 196.583 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.358      ;
; 196.607 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[1]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.321      ;
; 196.607 ; ds_DAC:deltasigma|latched[4]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.321      ;
; 196.621 ; buttons:detector|phinc[2]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.320      ;
; 196.629 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[0]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.285      ;
; 196.637 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[25]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.304      ;
; 196.647 ; ds_DAC:deltasigma|latched[3]                                                       ; ds_DAC:deltasigma|latched[6]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.281      ;
; 196.653 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[2]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.275      ;
; 196.656 ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|q_a[1] ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.353     ; 2.990      ;
; 196.663 ; ds_DAC:deltasigma|latched[5]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.265      ;
; 196.666 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[26]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.275      ;
; 196.670 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[24]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.271      ;
; 196.676 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[26]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.265      ;
; 196.677 ; ds_DAC:deltasigma|latched[3]                                                       ; ds_DAC:deltasigma|latched[5]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.251      ;
; 196.699 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[25]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.242      ;
; 196.705 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.236      ;
; 196.726 ; buttons:detector|phinc[4]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.215      ;
; 196.737 ; buttons:detector|phinc[2]                                                          ; accumulator:phaseacc|accum[25]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.204      ;
; 196.753 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[23]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.188      ;
; 196.761 ; buttons:detector|cntClk[1]                                                         ; buttons:detector|btn_up_sync[2] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 3.169      ;
; 196.761 ; buttons:detector|cntClk[1]                                                         ; buttons:detector|btn_up_sync[1] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 3.169      ;
; 196.761 ; buttons:detector|cntClk[1]                                                         ; buttons:detector|btn_dn_sync[2] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 3.169      ;
; 196.761 ; buttons:detector|cntClk[1]                                                         ; buttons:detector|btn_dn_sync[1] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 3.169      ;
; 196.761 ; buttons:detector|cntClk[1]                                                         ; buttons:detector|btn_dn_sync[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 3.169      ;
; 196.761 ; buttons:detector|cntClk[1]                                                         ; buttons:detector|btn_up_sync[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 3.169      ;
; 196.763 ; buttons:detector|phinc[2]                                                          ; accumulator:phaseacc|accum[26]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.178      ;
; 196.770 ; ds_DAC:deltasigma|latched[6]                                                       ; ds_DAC:deltasigma|latched[7]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.158      ;
; 196.782 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[24]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.159      ;
; 196.786 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[22]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.155      ;
; 196.792 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[24]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.149      ;
; 196.792 ; buttons:detector|cntClk[3]                                                         ; buttons:detector|btn_up_sync[2] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 3.138      ;
; 196.792 ; buttons:detector|cntClk[3]                                                         ; buttons:detector|btn_up_sync[1] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 3.138      ;
; 196.792 ; buttons:detector|cntClk[3]                                                         ; buttons:detector|btn_dn_sync[2] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 3.138      ;
; 196.792 ; buttons:detector|cntClk[3]                                                         ; buttons:detector|btn_dn_sync[1] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 3.138      ;
; 196.792 ; buttons:detector|cntClk[3]                                                         ; buttons:detector|btn_dn_sync[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 3.138      ;
; 196.792 ; buttons:detector|cntClk[3]                                                         ; buttons:detector|btn_up_sync[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.069     ; 3.138      ;
; 196.800 ; buttons:detector|phinc[5]                                                          ; accumulator:phaseacc|accum[26]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.141      ;
; 196.801 ; buttons:detector|phinc[6]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.140      ;
; 196.807 ; accumulator:phaseacc|accum[0]                                                      ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.065     ; 3.127      ;
; 196.815 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[23]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.126      ;
; 196.821 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[25]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.120      ;
; 196.827 ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|q_a[0] ; ds_DAC:deltasigma|latched[8]    ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.353     ; 2.819      ;
; 196.829 ; buttons:detector|phinc[5]                                                          ; accumulator:phaseacc|accum[27]  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.058     ; 3.112      ;
; 196.841 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[7]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.073      ;
; 196.841 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[6]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.073      ;
; 196.841 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[5]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.073      ;
; 196.841 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[4]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.073      ;
; 196.841 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[3]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.073      ;
; 196.841 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[2]       ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.085     ; 3.073      ;
+---------+------------------------------------------------------------------------------------+---------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'oscdiv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.353 ; accumulator:phaseacc|accum[25]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.947      ;
; 0.384 ; accumulator:phaseacc|accum[23]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.978      ;
; 0.389 ; accumulator:phaseacc|accum[22]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.983      ;
; 0.391 ; accumulator:phaseacc|accum[21]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.985      ;
; 0.392 ; accumulator:phaseacc|accum[26]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.986      ;
; 0.397 ; buttons:detector|btn_dn_sync[0] ; buttons:detector|btn_dn_sync[1]                                                                             ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.399 ; buttons:detector|btn_up_sync[0] ; buttons:detector|btn_up_sync[1]                                                                             ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.402 ; accumulator:phaseacc|accum[20]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.996      ;
; 0.417 ; accumulator:phaseacc|accum[27]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.011      ;
; 0.559 ; accumulator:phaseacc|accum[24]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.153      ;
; 0.560 ; buttons:detector|btn_up_sync[1] ; buttons:detector|btn_up_sync[2]                                                                             ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.802      ;
; 0.561 ; buttons:detector|cntClk[14]     ; buttons:detector|cntClk[14]                                                                                 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.803      ;
; 0.579 ; accumulator:phaseacc|accum[13]  ; accumulator:phaseacc|accum[13]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.821      ;
; 0.580 ; accumulator:phaseacc|accum[17]  ; accumulator:phaseacc|accum[17]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; accumulator:phaseacc|accum[11]  ; accumulator:phaseacc|accum[11]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; accumulator:phaseacc|accum[9]   ; accumulator:phaseacc|accum[9]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; accumulator:phaseacc|accum[4]   ; accumulator:phaseacc|accum[4]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; accumulator:phaseacc|accum[1]   ; accumulator:phaseacc|accum[1]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; buttons:detector|btn_dn_sync[1] ; buttons:detector|btn_dn_sync[2]                                                                             ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.581 ; accumulator:phaseacc|accum[19]  ; accumulator:phaseacc|accum[19]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; accumulator:phaseacc|accum[3]   ; accumulator:phaseacc|accum[3]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.823      ;
; 0.583 ; accumulator:phaseacc|accum[15]  ; accumulator:phaseacc|accum[15]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; accumulator:phaseacc|accum[2]   ; accumulator:phaseacc|accum[2]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; accumulator:phaseacc|accum[14]  ; accumulator:phaseacc|accum[14]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; accumulator:phaseacc|accum[6]   ; accumulator:phaseacc|accum[6]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; accumulator:phaseacc|accum[16]  ; accumulator:phaseacc|accum[16]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; accumulator:phaseacc|accum[12]  ; accumulator:phaseacc|accum[12]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; accumulator:phaseacc|accum[10]  ; accumulator:phaseacc|accum[10]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; accumulator:phaseacc|accum[18]  ; accumulator:phaseacc|accum[18]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; accumulator:phaseacc|accum[8]   ; accumulator:phaseacc|accum[8]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; accumulator:phaseacc|accum[7]   ; accumulator:phaseacc|accum[7]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.828      ;
; 0.599 ; buttons:detector|cntClk[3]      ; buttons:detector|cntClk[3]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; buttons:detector|cntClk[11]     ; buttons:detector|cntClk[11]                                                                                 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; buttons:detector|cntClk[5]      ; buttons:detector|cntClk[5]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; accumulator:phaseacc|accum[25]  ; accumulator:phaseacc|accum[25]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; buttons:detector|cntClk[6]      ; buttons:detector|cntClk[6]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; accumulator:phaseacc|accum[27]  ; accumulator:phaseacc|accum[27]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; accumulator:phaseacc|accum[20]  ; accumulator:phaseacc|accum[20]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; buttons:detector|phinc[5]       ; buttons:detector|phinc[5]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; buttons:detector|cntClk[1]      ; buttons:detector|cntClk[1]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; buttons:detector|phinc[7]       ; buttons:detector|phinc[7]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; buttons:detector|phinc[3]       ; buttons:detector|phinc[3]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.844      ;
; 0.604 ; accumulator:phaseacc|accum[23]  ; accumulator:phaseacc|accum[23]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; accumulator:phaseacc|accum[21]  ; accumulator:phaseacc|accum[21]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; buttons:detector|cntClk[7]      ; buttons:detector|cntClk[7]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; buttons:detector|cntClk[2]      ; buttons:detector|cntClk[2]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; buttons:detector|cntClk[12]     ; buttons:detector|cntClk[12]                                                                                 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; accumulator:phaseacc|accum[26]  ; accumulator:phaseacc|accum[26]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; accumulator:phaseacc|accum[24]  ; accumulator:phaseacc|accum[24]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; accumulator:phaseacc|accum[22]  ; accumulator:phaseacc|accum[22]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.628 ; buttons:detector|phinc[0]       ; buttons:detector|phinc[0]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.869      ;
; 0.745 ; accumulator:phaseacc|accum[5]   ; accumulator:phaseacc|accum[5]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.987      ;
; 0.750 ; buttons:detector|phinc[4]       ; buttons:detector|phinc[4]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.991      ;
; 0.751 ; buttons:detector|phinc[1]       ; buttons:detector|phinc[1]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.992      ;
; 0.759 ; accumulator:phaseacc|accum[0]   ; accumulator:phaseacc|accum[0]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.001      ;
; 0.764 ; buttons:detector|phinc[2]       ; buttons:detector|phinc[2]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.005      ;
; 0.765 ; buttons:detector|phinc[6]       ; buttons:detector|phinc[6]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.006      ;
; 0.801 ; buttons:detector|phinc[7]       ; accumulator:phaseacc|accum[7]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.049      ;
; 0.859 ; accumulator:phaseacc|accum[13]  ; accumulator:phaseacc|accum[14]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.107      ;
; 0.865 ; accumulator:phaseacc|accum[1]   ; accumulator:phaseacc|accum[2]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.107      ;
; 0.866 ; accumulator:phaseacc|accum[3]   ; accumulator:phaseacc|accum[4]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.108      ;
; 0.866 ; accumulator:phaseacc|accum[11]  ; accumulator:phaseacc|accum[12]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.108      ;
; 0.866 ; accumulator:phaseacc|accum[9]   ; accumulator:phaseacc|accum[10]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.108      ;
; 0.866 ; accumulator:phaseacc|accum[17]  ; accumulator:phaseacc|accum[18]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.108      ;
; 0.867 ; accumulator:phaseacc|accum[19]  ; accumulator:phaseacc|accum[20]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.109      ;
; 0.869 ; accumulator:phaseacc|accum[4]   ; accumulator:phaseacc|accum[5]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.111      ;
; 0.870 ; accumulator:phaseacc|accum[15]  ; accumulator:phaseacc|accum[16]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.112      ;
; 0.871 ; accumulator:phaseacc|accum[7]   ; accumulator:phaseacc|accum[8]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.113      ;
; 0.872 ; accumulator:phaseacc|accum[14]  ; accumulator:phaseacc|accum[15]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.114      ;
; 0.873 ; accumulator:phaseacc|accum[12]  ; accumulator:phaseacc|accum[13]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.115      ;
; 0.873 ; accumulator:phaseacc|accum[16]  ; accumulator:phaseacc|accum[17]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.115      ;
; 0.873 ; accumulator:phaseacc|accum[10]  ; accumulator:phaseacc|accum[11]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.115      ;
; 0.873 ; accumulator:phaseacc|accum[2]   ; accumulator:phaseacc|accum[3]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.115      ;
; 0.874 ; accumulator:phaseacc|accum[8]   ; accumulator:phaseacc|accum[9]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.116      ;
; 0.874 ; accumulator:phaseacc|accum[18]  ; accumulator:phaseacc|accum[19]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.116      ;
; 0.874 ; accumulator:phaseacc|accum[6]   ; accumulator:phaseacc|accum[7]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.116      ;
; 0.878 ; accumulator:phaseacc|accum[12]  ; accumulator:phaseacc|accum[14]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.126      ;
; 0.880 ; accumulator:phaseacc|accum[4]   ; accumulator:phaseacc|accum[6]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.122      ;
; 0.883 ; accumulator:phaseacc|accum[14]  ; accumulator:phaseacc|accum[16]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.125      ;
; 0.884 ; accumulator:phaseacc|accum[2]   ; accumulator:phaseacc|accum[4]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.126      ;
; 0.884 ; accumulator:phaseacc|accum[10]  ; accumulator:phaseacc|accum[12]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.126      ;
; 0.884 ; accumulator:phaseacc|accum[16]  ; accumulator:phaseacc|accum[18]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.126      ;
; 0.885 ; accumulator:phaseacc|accum[8]   ; accumulator:phaseacc|accum[10]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.127      ;
; 0.885 ; accumulator:phaseacc|accum[18]  ; accumulator:phaseacc|accum[20]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.127      ;
; 0.885 ; accumulator:phaseacc|accum[6]   ; accumulator:phaseacc|accum[8]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.127      ;
; 0.886 ; buttons:detector|cntClk[5]      ; buttons:detector|cntClk[6]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.128      ;
; 0.886 ; buttons:detector|cntClk[11]     ; buttons:detector|cntClk[12]                                                                                 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.128      ;
; 0.887 ; accumulator:phaseacc|accum[25]  ; accumulator:phaseacc|accum[26]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; buttons:detector|phinc[5]       ; buttons:detector|phinc[6]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.128      ;
; 0.888 ; buttons:detector|phinc[3]       ; buttons:detector|phinc[4]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.129      ;
; 0.889 ; buttons:detector|cntClk[1]      ; buttons:detector|cntClk[2]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; buttons:detector|cntClk[6]      ; buttons:detector|cntClk[7]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; accumulator:phaseacc|accum[20]  ; accumulator:phaseacc|accum[21]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; accumulator:phaseacc|accum[23]  ; accumulator:phaseacc|accum[24]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; accumulator:phaseacc|accum[21]  ; accumulator:phaseacc|accum[22]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; buttons:detector|cntClk[2]      ; buttons:detector|cntClk[3]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; buttons:detector|cntClk[0]      ; buttons:detector|cntClk[1]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.134      ;
; 0.894 ; accumulator:phaseacc|accum[24]  ; accumulator:phaseacc|accum[25]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.136      ;
; 0.894 ; accumulator:phaseacc|accum[26]  ; accumulator:phaseacc|accum[27]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.136      ;
; 0.895 ; accumulator:phaseacc|accum[22]  ; accumulator:phaseacc|accum[23]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                           ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+
; 2.934 ; ds_DAC:deltasigma|latched[8] ; fouta   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 0.120      ; 5.064      ;
; 3.138 ; ds_DAC:deltasigma|latched[8] ; foutd   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 0.120      ; 5.268      ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 395.074 ns




+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clk                                                ; 6.601   ; 0.000         ;
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 197.540 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.144 ; 0.000         ;
; clk                                                ; 0.770 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clk                                                ; 9.400  ; 0.000         ;
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 99.754 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                          ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+
; 6.601 ; ds_DAC:deltasigma|latched[8] ; foutd   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.008      ; 3.397      ;
; 6.682 ; ds_DAC:deltasigma|latched[8] ; fouta   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 0.008      ; 3.316      ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'oscdiv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+---------+------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                          ; To Node                        ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 197.540 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[8]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 2.406      ;
; 197.674 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[8]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 2.272      ;
; 197.686 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[7]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 2.248      ;
; 197.690 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[6]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 2.244      ;
; 197.704 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[8]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 2.242      ;
; 197.738 ; ds_DAC:deltasigma|latched[4]                                                       ; ds_DAC:deltasigma|latched[8]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 2.208      ;
; 197.754 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[5]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 2.180      ;
; 197.758 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[4]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 2.176      ;
; 197.784 ; ds_DAC:deltasigma|latched[3]                                                       ; ds_DAC:deltasigma|latched[8]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 2.162      ;
; 197.796 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[7]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 2.150      ;
; 197.806 ; ds_DAC:deltasigma|latched[6]                                                       ; ds_DAC:deltasigma|latched[8]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 2.140      ;
; 197.822 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[3]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 2.112      ;
; 197.826 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[2]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 2.108      ;
; 197.839 ; ds_DAC:deltasigma|latched[5]                                                       ; ds_DAC:deltasigma|latched[8]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 2.107      ;
; 197.845 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[7]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 2.089      ;
; 197.847 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[6]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 2.099      ;
; 197.849 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[6]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 2.085      ;
; 197.864 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[5]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 2.082      ;
; 197.913 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[5]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 2.021      ;
; 197.915 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[4]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 2.031      ;
; 197.917 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[4]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 2.017      ;
; 197.932 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[3]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 2.014      ;
; 197.974 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[7]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.972      ;
; 197.981 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[3]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.953      ;
; 197.983 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[2]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.963      ;
; 197.985 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[2]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.949      ;
; 197.990 ; ds_DAC:deltasigma|latched[7]                                                       ; ds_DAC:deltasigma|latched[8]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.956      ;
; 198.038 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[27] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.919      ;
; 198.038 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[6]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.908      ;
; 198.042 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[26] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.915      ;
; 198.042 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[5]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.904      ;
; 198.056 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[1]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.878      ;
; 198.056 ; buttons:detector|btn_dn_sync[2]                                                    ; buttons:detector|phinc[0]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.878      ;
; 198.059 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[7]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.887      ;
; 198.087 ; ds_DAC:deltasigma|latched[8]                                                       ; ds_DAC:deltasigma|latched[8]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.859      ;
; 198.097 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[6]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.849      ;
; 198.104 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[27] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.853      ;
; 198.106 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[25] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.851      ;
; 198.106 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[4]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.840      ;
; 198.110 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[24] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.847      ;
; 198.110 ; ds_DAC:deltasigma|latched[1]                                                       ; ds_DAC:deltasigma|latched[3]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.836      ;
; 198.111 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[1]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.823      ;
; 198.112 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[27] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.845      ;
; 198.113 ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|q_a[1] ; ds_DAC:deltasigma|latched[8]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.205     ; 1.669      ;
; 198.116 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[26] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.841      ;
; 198.117 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[26] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.840      ;
; 198.117 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[7]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.817      ;
; 198.117 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[6]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.817      ;
; 198.117 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[5]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.817      ;
; 198.117 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[4]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.817      ;
; 198.117 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[3]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.817      ;
; 198.117 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[2]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.817      ;
; 198.117 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[1]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.817      ;
; 198.117 ; buttons:detector|btn_up_sync[1]                                                    ; buttons:detector|phinc[0]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.817      ;
; 198.127 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[5]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.819      ;
; 198.158 ; ds_DAC:deltasigma|latched[4]                                                       ; ds_DAC:deltasigma|latched[7]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.788      ;
; 198.163 ; buttons:detector|phinc[2]                                                          ; accumulator:phaseacc|accum[27] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.794      ;
; 198.165 ; ds_DAC:deltasigma|latched[2]                                                       ; ds_DAC:deltasigma|latched[4]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.781      ;
; 198.168 ; ds_DAC:deltasigma|latched[0]                                                       ; ds_DAC:deltasigma|latched[1]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.778      ;
; 198.169 ; ds_DAC:deltasigma|latched[3]                                                       ; ds_DAC:deltasigma|latched[7]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.777      ;
; 198.172 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[25] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.785      ;
; 198.173 ; buttons:detector|phinc[2]                                                          ; accumulator:phaseacc|accum[26] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.784      ;
; 198.174 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[23] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.783      ;
; 198.174 ; buttons:detector|btn_dn_sync[1]                                                    ; buttons:detector|phinc[0]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.760      ;
; 198.178 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[22] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.779      ;
; 198.180 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[25] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.777      ;
; 198.184 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[24] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.773      ;
; 198.185 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[24] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.772      ;
; 198.186 ; buttons:detector|phinc[5]                                                          ; accumulator:phaseacc|accum[27] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.771      ;
; 198.190 ; buttons:detector|phinc[5]                                                          ; accumulator:phaseacc|accum[26] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.767      ;
; 198.219 ; ds_DAC:deltasigma|latched[4]                                                       ; ds_DAC:deltasigma|latched[6]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.727      ;
; 198.230 ; buttons:detector|phinc[4]                                                          ; accumulator:phaseacc|accum[27] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.727      ;
; 198.231 ; buttons:detector|phinc[2]                                                          ; accumulator:phaseacc|accum[25] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.726      ;
; 198.233 ; ds_DAC:deltasigma|latched[5]                                                       ; ds_DAC:deltasigma|latched[7]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.713      ;
; 198.233 ; ds_DAC:deltasigma|latched[3]                                                       ; ds_DAC:deltasigma|latched[6]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.713      ;
; 198.235 ; ds_DAC:deltasigma|latched[6]                                                       ; ds_DAC:deltasigma|latched[7]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.711      ;
; 198.237 ; ds_DAC:deltasigma|latched[3]                                                       ; ds_DAC:deltasigma|latched[5]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 1.709      ;
; 198.240 ; buttons:detector|phinc[4]                                                          ; accumulator:phaseacc|accum[26] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.717      ;
; 198.240 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[23] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.717      ;
; 198.241 ; buttons:detector|phinc[2]                                                          ; accumulator:phaseacc|accum[24] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.716      ;
; 198.242 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[21] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.715      ;
; 198.245 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[7]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.689      ;
; 198.245 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[6]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.689      ;
; 198.245 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[5]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.689      ;
; 198.245 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[4]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.689      ;
; 198.245 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[3]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.689      ;
; 198.245 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[2]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.689      ;
; 198.245 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[1]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.689      ;
; 198.245 ; buttons:detector|btn_up_sync[2]                                                    ; buttons:detector|phinc[0]      ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.053     ; 1.689      ;
; 198.246 ; buttons:detector|phinc[1]                                                          ; accumulator:phaseacc|accum[20] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.711      ;
; 198.248 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[23] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.709      ;
; 198.252 ; accumulator:phaseacc|accum[0]                                                      ; accumulator:phaseacc|accum[27] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.699      ;
; 198.252 ; buttons:detector|phinc[3]                                                          ; accumulator:phaseacc|accum[22] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.705      ;
; 198.253 ; buttons:detector|phinc[0]                                                          ; accumulator:phaseacc|accum[22] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.704      ;
; 198.254 ; buttons:detector|phinc[5]                                                          ; accumulator:phaseacc|accum[25] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.703      ;
; 198.258 ; buttons:detector|phinc[5]                                                          ; accumulator:phaseacc|accum[24] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.699      ;
; 198.270 ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|q_a[0] ; ds_DAC:deltasigma|latched[8]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.205     ; 1.512      ;
; 198.278 ; buttons:detector|phinc[6]                                                          ; accumulator:phaseacc|accum[27] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.030     ; 1.679      ;
; 198.280 ; accumulator:phaseacc|accum[0]                                                      ; accumulator:phaseacc|accum[26] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.671      ;
; 198.282 ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|q_a[3] ; ds_DAC:deltasigma|latched[8]   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.205     ; 1.500      ;
+---------+------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'oscdiv|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.144 ; accumulator:phaseacc|accum[25]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.477      ;
; 0.159 ; accumulator:phaseacc|accum[22]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.492      ;
; 0.160 ; accumulator:phaseacc|accum[21]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.493      ;
; 0.160 ; accumulator:phaseacc|accum[23]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.493      ;
; 0.161 ; accumulator:phaseacc|accum[26]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.494      ;
; 0.170 ; accumulator:phaseacc|accum[20]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.503      ;
; 0.171 ; accumulator:phaseacc|accum[27]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.504      ;
; 0.189 ; buttons:detector|btn_dn_sync[0] ; buttons:detector|btn_dn_sync[1]                                                                             ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; buttons:detector|btn_up_sync[0] ; buttons:detector|btn_up_sync[1]                                                                             ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.253 ; accumulator:phaseacc|accum[24]  ; LUT:ROM1PORT|altsyncram:altsyncram_component|altsyncram_c691:auto_generated|ram_block1a0~porta_address_reg0 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.586      ;
; 0.270 ; buttons:detector|btn_up_sync[1] ; buttons:detector|btn_up_sync[2]                                                                             ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.395      ;
; 0.271 ; buttons:detector|cntClk[14]     ; buttons:detector|cntClk[14]                                                                                 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.395      ;
; 0.282 ; buttons:detector|btn_dn_sync[1] ; buttons:detector|btn_dn_sync[2]                                                                             ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.407      ;
; 0.287 ; accumulator:phaseacc|accum[13]  ; accumulator:phaseacc|accum[13]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.412      ;
; 0.288 ; accumulator:phaseacc|accum[11]  ; accumulator:phaseacc|accum[11]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; accumulator:phaseacc|accum[9]   ; accumulator:phaseacc|accum[9]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; accumulator:phaseacc|accum[4]   ; accumulator:phaseacc|accum[4]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.289 ; accumulator:phaseacc|accum[19]  ; accumulator:phaseacc|accum[19]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; accumulator:phaseacc|accum[17]  ; accumulator:phaseacc|accum[17]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; accumulator:phaseacc|accum[15]  ; accumulator:phaseacc|accum[15]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; accumulator:phaseacc|accum[14]  ; accumulator:phaseacc|accum[14]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; accumulator:phaseacc|accum[6]   ; accumulator:phaseacc|accum[6]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; accumulator:phaseacc|accum[3]   ; accumulator:phaseacc|accum[3]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; accumulator:phaseacc|accum[2]   ; accumulator:phaseacc|accum[2]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; accumulator:phaseacc|accum[1]   ; accumulator:phaseacc|accum[1]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; accumulator:phaseacc|accum[16]  ; accumulator:phaseacc|accum[16]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; accumulator:phaseacc|accum[12]  ; accumulator:phaseacc|accum[12]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; accumulator:phaseacc|accum[10]  ; accumulator:phaseacc|accum[10]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; accumulator:phaseacc|accum[7]   ; accumulator:phaseacc|accum[7]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; accumulator:phaseacc|accum[18]  ; accumulator:phaseacc|accum[18]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; accumulator:phaseacc|accum[8]   ; accumulator:phaseacc|accum[8]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.300 ; accumulator:phaseacc|accum[27]  ; accumulator:phaseacc|accum[27]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; accumulator:phaseacc|accum[25]  ; accumulator:phaseacc|accum[25]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; buttons:detector|cntClk[3]      ; buttons:detector|cntClk[3]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; accumulator:phaseacc|accum[21]  ; accumulator:phaseacc|accum[21]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; accumulator:phaseacc|accum[20]  ; accumulator:phaseacc|accum[20]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; buttons:detector|phinc[7]       ; buttons:detector|phinc[7]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; buttons:detector|cntClk[11]     ; buttons:detector|cntClk[11]                                                                                 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; buttons:detector|cntClk[5]      ; buttons:detector|cntClk[5]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; buttons:detector|cntClk[1]      ; buttons:detector|cntClk[1]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; accumulator:phaseacc|accum[23]  ; accumulator:phaseacc|accum[23]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; accumulator:phaseacc|accum[22]  ; accumulator:phaseacc|accum[22]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; buttons:detector|phinc[5]       ; buttons:detector|phinc[5]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; buttons:detector|phinc[3]       ; buttons:detector|phinc[3]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; buttons:detector|cntClk[7]      ; buttons:detector|cntClk[7]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; buttons:detector|cntClk[6]      ; buttons:detector|cntClk[6]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; buttons:detector|cntClk[2]      ; buttons:detector|cntClk[2]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; accumulator:phaseacc|accum[26]  ; accumulator:phaseacc|accum[26]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; accumulator:phaseacc|accum[24]  ; accumulator:phaseacc|accum[24]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; buttons:detector|cntClk[12]     ; buttons:detector|cntClk[12]                                                                                 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.314 ; buttons:detector|phinc[0]       ; buttons:detector|phinc[0]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.438      ;
; 0.357 ; accumulator:phaseacc|accum[5]   ; accumulator:phaseacc|accum[5]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.482      ;
; 0.362 ; buttons:detector|phinc[4]       ; buttons:detector|phinc[4]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.486      ;
; 0.362 ; accumulator:phaseacc|accum[0]   ; accumulator:phaseacc|accum[0]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.487      ;
; 0.363 ; buttons:detector|phinc[1]       ; buttons:detector|phinc[1]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.487      ;
; 0.369 ; buttons:detector|phinc[6]       ; buttons:detector|phinc[6]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.493      ;
; 0.369 ; buttons:detector|phinc[2]       ; buttons:detector|phinc[2]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.493      ;
; 0.384 ; buttons:detector|phinc[7]       ; accumulator:phaseacc|accum[7]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.514      ;
; 0.431 ; accumulator:phaseacc|accum[13]  ; accumulator:phaseacc|accum[14]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.561      ;
; 0.437 ; accumulator:phaseacc|accum[3]   ; accumulator:phaseacc|accum[4]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.562      ;
; 0.437 ; accumulator:phaseacc|accum[1]   ; accumulator:phaseacc|accum[2]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.562      ;
; 0.437 ; accumulator:phaseacc|accum[11]  ; accumulator:phaseacc|accum[12]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.562      ;
; 0.437 ; accumulator:phaseacc|accum[9]   ; accumulator:phaseacc|accum[10]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.562      ;
; 0.438 ; accumulator:phaseacc|accum[15]  ; accumulator:phaseacc|accum[16]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; accumulator:phaseacc|accum[17]  ; accumulator:phaseacc|accum[18]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; accumulator:phaseacc|accum[7]   ; accumulator:phaseacc|accum[8]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; accumulator:phaseacc|accum[19]  ; accumulator:phaseacc|accum[20]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.446 ; accumulator:phaseacc|accum[12]  ; accumulator:phaseacc|accum[14]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.576      ;
; 0.447 ; accumulator:phaseacc|accum[14]  ; accumulator:phaseacc|accum[15]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.572      ;
; 0.447 ; accumulator:phaseacc|accum[4]   ; accumulator:phaseacc|accum[5]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.572      ;
; 0.448 ; accumulator:phaseacc|accum[12]  ; accumulator:phaseacc|accum[13]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; accumulator:phaseacc|accum[10]  ; accumulator:phaseacc|accum[11]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; accumulator:phaseacc|accum[16]  ; accumulator:phaseacc|accum[17]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; accumulator:phaseacc|accum[2]   ; accumulator:phaseacc|accum[3]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; accumulator:phaseacc|accum[6]   ; accumulator:phaseacc|accum[7]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; accumulator:phaseacc|accum[8]   ; accumulator:phaseacc|accum[9]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; accumulator:phaseacc|accum[18]  ; accumulator:phaseacc|accum[19]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; accumulator:phaseacc|accum[25]  ; accumulator:phaseacc|accum[26]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; accumulator:phaseacc|accum[4]   ; accumulator:phaseacc|accum[6]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; accumulator:phaseacc|accum[21]  ; accumulator:phaseacc|accum[22]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; buttons:detector|cntClk[5]      ; buttons:detector|cntClk[6]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; buttons:detector|cntClk[1]      ; buttons:detector|cntClk[2]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; buttons:detector|cntClk[11]     ; buttons:detector|cntClk[12]                                                                                 ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; buttons:detector|phinc[3]       ; buttons:detector|phinc[4]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; buttons:detector|phinc[5]       ; buttons:detector|phinc[6]                                                                                   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; accumulator:phaseacc|accum[14]  ; accumulator:phaseacc|accum[16]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; accumulator:phaseacc|accum[23]  ; accumulator:phaseacc|accum[24]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; accumulator:phaseacc|accum[2]   ; accumulator:phaseacc|accum[4]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; accumulator:phaseacc|accum[10]  ; accumulator:phaseacc|accum[12]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; accumulator:phaseacc|accum[16]  ; accumulator:phaseacc|accum[18]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; accumulator:phaseacc|accum[6]   ; accumulator:phaseacc|accum[8]                                                                               ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; accumulator:phaseacc|accum[8]   ; accumulator:phaseacc|accum[10]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; accumulator:phaseacc|accum[18]  ; accumulator:phaseacc|accum[20]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; ds_DAC:deltasigma|latched[0]    ; ds_DAC:deltasigma|latched[0]                                                                                ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.578      ;
; 0.459 ; accumulator:phaseacc|accum[20]  ; accumulator:phaseacc|accum[21]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; buttons:detector|cntClk[2]      ; buttons:detector|cntClk[3]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; accumulator:phaseacc|accum[22]  ; accumulator:phaseacc|accum[23]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; buttons:detector|cntClk[6]      ; buttons:detector|cntClk[7]                                                                                  ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; accumulator:phaseacc|accum[26]  ; accumulator:phaseacc|accum[27]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; accumulator:phaseacc|accum[24]  ; accumulator:phaseacc|accum[25]                                                                              ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.586      ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                           ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+
; 0.770 ; ds_DAC:deltasigma|latched[8] ; fouta   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 0.266      ; 3.046      ;
; 0.774 ; ds_DAC:deltasigma|latched[8] ; foutd   ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 0.266      ; 3.050      ;
+-------+------------------------------+---------+----------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 397.260 ns




+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                               ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; 3.622   ; 0.144 ; N/A      ; N/A     ; 9.400               ;
;  clk                                                ; 3.622   ; 0.770 ; N/A      ; N/A     ; 9.400               ;
;  oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 194.760 ; 0.144 ; N/A      ; N/A     ; 99.707              ;
; Design-wide TNS                                     ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; fouta         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; foutd         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; inclk                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; phase_dn                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; phase_up                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fouta         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; foutd         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fouta         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; foutd         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fouta         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; foutd         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk                                                ; 2        ; 0        ; 0        ; 0        ;
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 1342     ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; clk                                                ; 2        ; 0        ; 0        ; 0        ;
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; 1342     ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; inclk                                              ; clk                                                ; Base      ; Constrained ;
; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; oscdiv|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Apr 27 13:59:22 2016
Info: Command: quartus_sta sinus -c sinus
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'sinus.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {oscdiv|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {oscdiv|altpll_component|auto_generated|pll1|clk[0]} {oscdiv|altpll_component|auto_generated|pll1|clk[0]}
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.622               0.000 clk 
    Info (332119):   194.760               0.000 oscdiv|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 oscdiv|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.396               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 clk 
    Info (332119):    99.707               0.000 oscdiv|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 394.609 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.202               0.000 clk 
    Info (332119):   195.248               0.000 oscdiv|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 oscdiv|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.934               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 clk 
    Info (332119):    99.710               0.000 oscdiv|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 395.074 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.601
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.601               0.000 clk 
    Info (332119):   197.540               0.000 oscdiv|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 oscdiv|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.770               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 clk 
    Info (332119):    99.754               0.000 oscdiv|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 397.260 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 856 megabytes
    Info: Processing ended: Wed Apr 27 13:59:30 2016
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


