
*** Running vivado
    with args -log ulp_atax_0_0_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_atax_0_0_1_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ulp_atax_0_0_1_0.tcl -notrace
INFO: Dispatch client connection id - 43863
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2100.465 ; gain = 129.047 ; free physical = 6172 ; free virtual = 17639
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/xo/ip_repo/xilinx_com_hls_atax_0_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0' will take precedence over the same IP in location /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_atax_0_0_1_0
Command: synth_design -top ulp_atax_0_0_1_0 -part xcu250-figd2104-2L-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2045384
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 3720.160 ; gain = 371.734 ; free physical = 266 ; free virtual = 8944
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_atax_0_0_1_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_atax_0_0_1_0/synth/ulp_atax_0_0_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_control_s_axi' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_control_s_axi.v:238]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_control_s_axi' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_store' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_fifo' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_srl' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_srl' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_fifo' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_mem' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_mem' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_srl__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_srl__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized2' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_srl__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_srl__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized2' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_store' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_load' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized3' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_mem__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_mem__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized3' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_load' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_write' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_burst_converter' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_reg_slice' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_reg_slice' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_burst_converter' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized4' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_srl__parameterized2' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_srl__parameterized2' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized4' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_throttle' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_reg_slice__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized5' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_srl__parameterized3' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_srl__parameterized3' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized5' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized6' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_srl__parameterized4' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_srl__parameterized4' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_fifo__parameterized6' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_throttle' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_reg_slice__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_reg_slice__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_write' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_read' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem0_m_axi_reg_slice__parameterized2' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_reg_slice__parameterized2' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi_read' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem0_m_axi' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_store' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_fifo' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_srl' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_srl' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_fifo' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_mem' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_mem' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_srl__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_srl__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized2' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_srl__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_srl__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized2' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_store' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_load' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized3' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_mem__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_mem__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized3' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_load' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_write' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_burst_converter' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_reg_slice' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_reg_slice' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_burst_converter' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized4' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_srl__parameterized2' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_srl__parameterized2' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized4' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_throttle' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_reg_slice__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized5' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_srl__parameterized3' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_srl__parameterized3' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized5' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized6' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_srl__parameterized4' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_srl__parameterized4' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_fifo__parameterized6' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_throttle' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_reg_slice__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_reg_slice__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_write' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_read' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem1_m_axi_reg_slice__parameterized2' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_reg_slice__parameterized2' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi_read' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem1_m_axi' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_store' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_fifo' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_srl' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_srl' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_fifo' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_mem' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_mem' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_srl__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_srl__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized2' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_srl__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_srl__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized2' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_store' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_load' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized3' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_mem__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_mem__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized3' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_load' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_write' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_burst_converter' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_reg_slice' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_reg_slice' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_burst_converter' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized4' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_srl__parameterized2' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_srl__parameterized2' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized4' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_throttle' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_reg_slice__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_reg_slice__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized5' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_srl__parameterized3' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_srl__parameterized3' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized5' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized6' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_srl__parameterized4' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_srl__parameterized4' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_fifo__parameterized6' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_throttle' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_reg_slice__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_reg_slice__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_write' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_read' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem2_m_axi_reg_slice__parameterized2' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_reg_slice__parameterized2' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi_read' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem2_m_axi' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_store' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_fifo' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_srl' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_srl' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_fifo' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_fifo__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_mem' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_mem' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_fifo__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_fifo__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_srl__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_srl__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_fifo__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_fifo__parameterized2' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_srl__parameterized1' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_srl__parameterized1' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_fifo__parameterized2' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_store' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_load' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_fifo__parameterized3' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_mem__parameterized0' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_mem__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_fifo__parameterized3' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_load' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_write' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_burst_converter' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'atax_0_0_gmem3_m_axi_reg_slice' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2366]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_reg_slice' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_burst_converter' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:1867]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_srl__parameterized2' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_fifo__parameterized4' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_reg_slice__parameterized0' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'atax_0_0_gmem3_m_axi_srl__parameterized3' (0#1) [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:2646]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_gmem3_m_axi.v:1539]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:54]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:54]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_fifoout.v:90]
WARNING: [Synth 8-7071] port 'empty' of module 'atax_0_0_frp_fifoout' is unconnected for instance 'pf_gmem0_U' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_147_5.v:232]
WARNING: [Synth 8-7023] instance 'pf_gmem0_U' of module 'atax_0_0_frp_fifoout' has 16 connections declared, but only 15 given [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_147_5.v:232]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_fifoout.v:90]
WARNING: [Synth 8-7071] port 'empty' of module 'atax_0_0_frp_fifoout' is unconnected for instance 'pf_gmem2_U' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_305_5.v:229]
WARNING: [Synth 8-7023] instance 'pf_gmem2_U' of module 'atax_0_0_frp_fifoout' has 16 connections declared, but only 15 given [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_305_5.v:229]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_control_s_axi.v:324]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:112]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln25_reg_197_pp0_iter1_reg_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_25_1.v:280]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[16].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[17].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[18].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[19].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[20].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[21].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[22].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[23].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[24].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[25].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[26].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[27].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[28].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[29].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[30].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[31].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[32].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[33].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[34].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[35].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[36].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[37].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[38].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[39].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[40].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[41].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[42].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[43].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[44].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[45].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[46].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[47].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[48].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[49].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[50].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[51].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[52].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[53].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[54].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[55].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[56].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[57].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[58].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[59].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[60].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[61].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[62].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[63].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[64].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[65].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[66].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[67].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[68].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[69].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[70].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[71].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[72].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[73].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[74].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[75].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[76].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[77].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[78].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[79].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[80].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[81].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[82].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[83].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[84].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[85].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[86].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[87].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[88].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[89].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[90].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[91].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[92].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[93].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[94].v1_reg was removed.  [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_frp_pipeline_valid.v:69]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[18] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized152 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized152 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized152 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized112 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized112 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized112 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized150 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized150 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized150 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized150 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized150 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[38] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[37] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[36] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[35] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[34] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[33] in module flt_mult_round is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 4038.082 ; gain = 689.656 ; free physical = 505 ; free virtual = 4038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 4038.082 ; gain = 689.656 ; free physical = 360 ; free virtual = 3957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 4038.082 ; gain = 689.656 ; free physical = 352 ; free virtual = 3956
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4038.082 ; gain = 0.000 ; free physical = 339 ; free virtual = 3665
INFO: [Netlist 29-17] Analyzing 1480 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_atax_0_0_1_0/constraints/atax_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4385.750 ; gain = 27.750 ; free physical = 329 ; free virtual = 3329
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_atax_0_0_1_0/constraints/atax_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_atax_0_0_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_atax_0_0_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4385.750 ; gain = 0.000 ; free physical = 320 ; free virtual = 3323
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 13 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances
  FDE => FDRE: 90 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4415.750 ; gain = 30.000 ; free physical = 316 ; free virtual = 3243
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:35 . Memory (MB): peak = 4415.750 ; gain = 1067.324 ; free physical = 390 ; free virtual = 2876
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'atax_0_0_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'atax_0_0_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atax_0_0_gmem3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'atax_0_0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'atax_0_0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem0_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem1_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem2_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'atax_0_0_gmem3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-6904] The RAM "atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0_y_local_RAM_AUTO_1R1W:/ram_reg" of size (depth=70 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0_x_local_RAM_AUTO_1R1W:/ram_reg" of size (depth=60 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:32 ; elapsed = 00:02:02 . Memory (MB): peak = 4427.672 ; gain = 1079.246 ; free physical = 346 ; free virtual = 1730
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1:/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1:/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1:/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1:/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dadd_64ns_64ns_64_6_no_dsp_1_U42/atax_0_0_dadd_64ns_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dadd_64ns_64ns_64_6_no_dsp_1_U42/atax_0_0_dadd_64ns_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dadd_64ns_64ns_64_6_no_dsp_1_U42/atax_0_0_dadd_64ns_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized13) to 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dadd_64ns_64ns_64_6_no_dsp_1_U42/atax_0_0_dadd_64ns_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dadd_64ns_64ns_64_6_no_dsp_1_U42/atax_0_0_dadd_64ns_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dadd_64ns_64ns_64_6_no_dsp_1_U42/atax_0_0_dadd_64ns_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dadd_64ns_64ns_64_6_no_dsp_1_U42/atax_0_0_dadd_64ns_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dadd_64ns_64ns_64_6_no_dsp_1_U42/atax_0_0_dadd_64ns_64ns_64_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dmul_64ns_64ns_64_8_max_dsp_1_U46/atax_0_0_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dmul_64ns_64ns_64_8_max_dsp_1_U46/atax_0_0_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dmul_64ns_64ns_64_8_max_dsp_1_U46/atax_0_0_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dmul_64ns_64ns_64_8_max_dsp_1_U46/atax_0_0_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dmul_64ns_64ns_64_8_max_dsp_1_U46/atax_0_0_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/module_MatMult_gemv_4_MatMult_gemvt_5_0_U0/dmul_64ns_64ns_64_8_max_dsp_1_U46/atax_0_0_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_147_5_fu_172/ap_CS_fsm_reg[0:0]' into 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_25_1_fu_155/ap_CS_fsm_reg[0:0]' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_147_5.v:252]
INFO: [Synth 8-4471] merging register 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_183_1_fu_180/ap_CS_fsm_reg[0:0]' into 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_25_1_fu_155/ap_CS_fsm_reg[0:0]' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_183_1.v:229]
INFO: [Synth 8-4471] merging register 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_305_5_fu_198/ap_CS_fsm_reg[0:0]' into 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_25_1_fu_155/ap_CS_fsm_reg[0:0]' [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_305_5.v:249]
INFO: [Synth 8-6904] The RAM "atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0/x_local_U/ram_reg" of size (depth=60 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0/x_local_1_U/ram_reg" of size (depth=70 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0/y_local_U/ram_reg" of size (depth=70 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_147_5_fu_172_m_axi_gmem0_AWVALID driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWID[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWSIZE[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWSIZE[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWSIZE[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWBURST[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWBURST[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLOCK[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLOCK[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWCACHE[3] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWCACHE[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWCACHE[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWCACHE[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWPROT[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWPROT[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWPROT[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_147_5_fu_172_m_axi_gmem0_BREADY driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_183_1_fu_180_m_axi_gmem0_ARVALID driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARID[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARSIZE[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARSIZE[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARSIZE[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARBURST[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARBURST[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARLOCK[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARLOCK[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARCACHE[3] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARCACHE[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARCACHE[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARCACHE[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARPROT[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARPROT[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARPROT[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_ARUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_305_5_fu_198_m_axi_gmem2_AWVALID driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWID[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWSIZE[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWSIZE[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWSIZE[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWBURST[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWBURST[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWLOCK[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWLOCK[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWCACHE[3] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWCACHE[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWCACHE[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWCACHE[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWPROT[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWPROT[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWPROT[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem2_AWQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[31] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[30] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[29] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[28] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[27] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[26] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[25] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[24] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[23] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[22] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[21] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[20] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[19] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[18] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[17] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[16] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[15] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[14] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[13] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[12] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[11] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[10] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[9] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[8] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[7] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[6] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[5] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem0_AWLEN[4] driven by constant 0
WARNING: [Synth 8-3917] design atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0 has port m_axi_gmem3_ARLEN[31] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0/x_local_U/ram_reg" of size (depth=60 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0/x_local_1_U/ram_reg" of size (depth=70 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB0/y_local_U/ram_reg" of size (depth=70 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U43/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U43/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U43/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U43/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U43/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U43/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U43/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U43/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/empty_37_reg_824_reg[0]' (FDE) to 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/trunc_ln49_reg_815_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/empty_37_reg_824_reg[1]' (FDE) to 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/select_ln43_reg_809_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/empty_37_reg_824_reg[2]' (FDE) to 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/select_ln43_reg_809_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/empty_37_reg_824_reg[3]' (FDE) to 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/select_ln43_reg_809_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/\ap_phi_reg_pp0_iter0_empty_reg_225_reg[127] )
INFO: [Synth 8-3886] merging instance 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/select_ln43_reg_809_reg[0]' (FDE) to 'grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_49_fu_163/trunc_ln49_reg_815_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U43/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U43/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_8_full_dsp_1_U43/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_8_full_dsp_1_U43/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dadd_64ns_64ns_64_8_full_dsp_1_U43/atax_0_0_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'gmem0_addr_reg_330_reg[58]' (FDE) to 'gmem0_addr_reg_330_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem0_addr_reg_330_reg[59]' (FDE) to 'gmem0_addr_reg_330_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem0_addr_reg_330_reg[60]' (FDE) to 'gmem0_addr_reg_330_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem0_addr_reg_330_reg[61]' (FDE) to 'gmem0_addr_reg_330_reg[63]'
INFO: [Synth 8-3886] merging instance 'gmem0_addr_reg_330_reg[62]' (FDE) to 'gmem0_addr_reg_330_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_183_1_fu_180/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_25_1_fu_155/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_module_MatMult_gemv_4_MatMult_gemvt_5_0_Pipeline_VITIS_LOOP_25_1_fu_155/ap_done_reg_reg )
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '13' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '13' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '13' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/36f0/hdl/verilog/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1.v:33]
DSP Report: Generating DSP mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x46)')')'.
DSP Report: register mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_6ns_7ns_7ns_13_4_1_U30/atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB1/y_local_1_U/ram_reg" of size (depth=60 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "atax_0_0_module_MatMult_gemv_4_MatMult_gemvt_5_0__GB1/y_local_1_U/ram_reg" of size (depth=60 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5784] Optimized 144 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 144 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem2_m_axi_U/\load_unit/fifo_rreq/full_n_reg )
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/store_unit/tmp_addr_reg[0]' (FDRE) to 'gmem3_m_axi_U/store_unit/tmp_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/store_unit/tmp_len_reg[0]' (FDRE) to 'gmem3_m_axi_U/store_unit/tmp_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/store_unit/tmp_addr_reg[1]' (FDRE) to 'gmem3_m_axi_U/store_unit/tmp_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/store_unit/tmp_len_reg[1]' (FDRE) to 'gmem3_m_axi_U/store_unit/tmp_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/store_unit/tmp_addr_reg[2]' (FDRE) to 'gmem3_m_axi_U/store_unit/tmp_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/store_unit/tmp_len_reg[2]' (FDRE) to 'gmem3_m_axi_U/store_unit/tmp_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[3]' (FDE) to 'gmem3_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\store_unit/tmp_addr_reg[3] )
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[67]' (FDE) to 'gmem3_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[0]' (FDRE) to 'gmem2_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]' (FDRE) to 'gmem2_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[2]' (FDRE) to 'gmem2_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[3] )
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[0]' (FDRE) to 'gmem0_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]' (FDRE) to 'gmem0_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[2]' (FDRE) to 'gmem0_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[3]' (FDRE) to 'gmem0_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_burst_conv/start_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem3_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[0]' (FDRE) to 'gmem3_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]' (FDRE) to 'gmem3_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[2]' (FDRE) to 'gmem3_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[3] )
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/store_unit/tmp_addr_reg[0]' (FDRE) to 'gmem2_m_axi_U/store_unit/tmp_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/store_unit/tmp_len_reg[0]' (FDRE) to 'gmem2_m_axi_U/store_unit/tmp_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/store_unit/tmp_addr_reg[1]' (FDRE) to 'gmem2_m_axi_U/store_unit/tmp_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/store_unit/tmp_len_reg[1]' (FDRE) to 'gmem2_m_axi_U/store_unit/tmp_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/store_unit/tmp_addr_reg[2]' (FDRE) to 'gmem2_m_axi_U/store_unit/tmp_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/store_unit/tmp_len_reg[2]' (FDRE) to 'gmem2_m_axi_U/store_unit/tmp_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[3]' (FDE) to 'gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\store_unit/tmp_addr_reg[3] )
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[67]' (FDE) to 'gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/load_unit/tmp_addr_reg[0]' (FDRE) to 'gmem2_m_axi_U/load_unit/tmp_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/load_unit/tmp_len_reg[0]' (FDRE) to 'gmem2_m_axi_U/load_unit/tmp_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/load_unit/tmp_addr_reg[1]' (FDRE) to 'gmem2_m_axi_U/load_unit/tmp_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/load_unit/tmp_len_reg[1]' (FDRE) to 'gmem2_m_axi_U/load_unit/tmp_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/load_unit/tmp_addr_reg[2]' (FDRE) to 'gmem2_m_axi_U/load_unit/tmp_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/load_unit/tmp_len_reg[2]' (FDRE) to 'gmem2_m_axi_U/load_unit/tmp_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[3]' (FDE) to 'gmem2_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\load_unit/tmp_addr_reg[3] )
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[67]' (FDE) to 'gmem2_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[66]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/store_unit/tmp_addr_reg[0]' (FDRE) to 'gmem0_m_axi_U/store_unit/tmp_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/store_unit/tmp_len_reg[0]' (FDRE) to 'gmem0_m_axi_U/store_unit/tmp_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/store_unit/tmp_addr_reg[1]' (FDRE) to 'gmem0_m_axi_U/store_unit/tmp_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/store_unit/tmp_len_reg[1]' (FDRE) to 'gmem0_m_axi_U/store_unit/tmp_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/store_unit/tmp_addr_reg[2]' (FDRE) to 'gmem0_m_axi_U/store_unit/tmp_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/store_unit/tmp_len_reg[2]' (FDRE) to 'gmem0_m_axi_U/store_unit/tmp_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/store_unit/tmp_addr_reg[3]' (FDRE) to 'gmem0_m_axi_U/store_unit/tmp_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/store_unit/tmp_len_reg[3]' (FDRE) to 'gmem0_m_axi_U/store_unit/tmp_len_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\tmp_addr_reg[4] )
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/load_unit/tmp_addr_reg[0]' (FDRE) to 'gmem0_m_axi_U/load_unit/tmp_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/load_unit/tmp_len_reg[0]' (FDRE) to 'gmem0_m_axi_U/load_unit/tmp_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/load_unit/tmp_addr_reg[1]' (FDRE) to 'gmem0_m_axi_U/load_unit/tmp_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/load_unit/tmp_len_reg[1]' (FDRE) to 'gmem0_m_axi_U/load_unit/tmp_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/load_unit/tmp_addr_reg[2]' (FDRE) to 'gmem0_m_axi_U/load_unit/tmp_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/load_unit/tmp_len_reg[2]' (FDRE) to 'gmem0_m_axi_U/load_unit/tmp_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/load_unit/tmp_addr_reg[3]' (FDRE) to 'gmem0_m_axi_U/load_unit/tmp_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/load_unit/tmp_len_reg[3]' (FDRE) to 'gmem0_m_axi_U/load_unit/tmp_len_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/load_unit/\tmp_addr_reg[4] )
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/load_unit/tmp_addr_reg[0]' (FDRE) to 'gmem3_m_axi_U/load_unit/tmp_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/load_unit/tmp_len_reg[0]' (FDRE) to 'gmem3_m_axi_U/load_unit/tmp_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/load_unit/tmp_addr_reg[1]' (FDRE) to 'gmem3_m_axi_U/load_unit/tmp_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/load_unit/tmp_len_reg[1]' (FDRE) to 'gmem3_m_axi_U/load_unit/tmp_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/load_unit/tmp_addr_reg[2]' (FDRE) to 'gmem3_m_axi_U/load_unit/tmp_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/load_unit/tmp_len_reg[2]' (FDRE) to 'gmem3_m_axi_U/load_unit/tmp_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[3]' (FDE) to 'gmem3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\load_unit/tmp_addr_reg[3] )
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[67]' (FDE) to 'gmem3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[66]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem3_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[5]' (FDRE) to 'gmem2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[6]' (FDRE) to 'gmem2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[5]' (FDRE) to 'gmem0_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[6]' (FDRE) to 'gmem0_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[5]' (FDRE) to 'gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[6]' (FDRE) to 'gmem3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[0]' (FDRE) to 'gmem2_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[1]' (FDRE) to 'gmem2_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmem2_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[2]' (FDRE) to 'gmem2_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\load_unit/ready_for_outstanding_reg )
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[0]' (FDRE) to 'gmem0_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[1]' (FDRE) to 'gmem0_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[2]' (FDRE) to 'gmem0_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[3]' (FDRE) to 'gmem0_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\rreq_burst_conv/start_addr_reg[4] )
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[0]' (FDRE) to 'gmem3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[1]' (FDRE) to 'gmem3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[2]' (FDRE) to 'gmem3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[3] )
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/strb_buf_reg[0]' (FDE) to 'gmem3_m_axi_U/bus_write/strb_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/strb_buf_reg[1]' (FDE) to 'gmem3_m_axi_U/bus_write/strb_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/strb_buf_reg[2]' (FDE) to 'gmem3_m_axi_U/bus_write/strb_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/strb_buf_reg[3]' (FDE) to 'gmem3_m_axi_U/bus_write/strb_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/strb_buf_reg[4]' (FDE) to 'gmem3_m_axi_U/bus_write/strb_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/strb_buf_reg[5]' (FDE) to 'gmem3_m_axi_U/bus_write/strb_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/strb_buf_reg[6]' (FDE) to 'gmem3_m_axi_U/bus_write/strb_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/strb_buf_reg[7]' (FDE) to 'gmem3_m_axi_U/bus_write/strb_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/strb_buf_reg[8]' (FDE) to 'gmem3_m_axi_U/bus_write/strb_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'gmem3_m_axi_U/bus_write/strb_buf_reg[9]' (FDE) to 'gmem3_m_axi_U/bus_write/strb_buf_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_write/data_buf_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module atax_0_0_gmem3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module atax_0_0_gmem3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module atax_0_0_gmem3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module atax_0_0_gmem3_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module atax_0_0_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module atax_0_0_gmem2_m_axi.
INFO: [Synth 8-5784] Optimized 144 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 144 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module atax_0_0_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module atax_0_0_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module atax_0_0_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module atax_0_0_gmem1_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:18:31 . Memory (MB): peak = 4443.684 ; gain = 1095.258 ; free physical = 363 ; free virtual = 1159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:09 ; elapsed = 00:19:40 . Memory (MB): peak = 4479.340 ; gain = 1130.914 ; free physical = 1331 ; free virtual = 4219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
# Minor page faults: 1179403.000 Major page faults: 118984.000
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 1179427.000 Major page faults: 118988.000
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 1208319.000 Major page faults: 120127.000
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 1208319.000 Major page faults: 120127.000
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 1208319.000 Major page faults: 120127.000
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:24 ; elapsed = 00:21:01 . Memory (MB): peak = 4648.746 ; gain = 1300.320 ; free physical = 293 ; free virtual = 9265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_3/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:47 ; elapsed = 00:22:43 . Memory (MB): peak = 4660.672 ; gain = 1312.246 ; free physical = 282 ; free virtual = 3721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:08 ; elapsed = 00:23:22 . Memory (MB): peak = 4660.672 ; gain = 1312.246 ; free physical = 291 ; free virtual = 6637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:08 ; elapsed = 00:23:23 . Memory (MB): peak = 4660.672 ; gain = 1312.246 ; free physical = 314 ; free virtual = 6639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:14 ; elapsed = 00:23:31 . Memory (MB): peak = 4660.672 ; gain = 1312.246 ; free physical = 1413 ; free virtual = 7120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:14 ; elapsed = 00:23:31 . Memory (MB): peak = 4660.672 ; gain = 1312.246 ; free physical = 1388 ; free virtual = 7117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:16 ; elapsed = 00:23:33 . Memory (MB): peak = 4660.672 ; gain = 1312.246 ; free physical = 4834 ; free virtual = 13243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:16 ; elapsed = 00:23:34 . Memory (MB): peak = 4660.672 ; gain = 1312.246 ; free physical = 5574 ; free virtual = 15048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized0_469            | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_470                            | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_373            | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_339            | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_340                            | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_243            | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_209            | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_210                            | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_113            | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0                | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper                                | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1                | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper                                | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0                | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2                | (PCIN>>17+C'+A'*B')'  | 0      | 17     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3                | (C+A''*B'')'          | 26     | 17     | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4                | PCIN>>17+C'+(A*B'')'  | 0      | 17     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5                | (PCIN>>17+C'+A'*B'')' | 0      | 17     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1                | A:B+C                 | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2                | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|atax_0_0_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_0 | (C+(A'*B)')'          | 6      | 7      | 7      | -      | 13     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
+-----------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   215|
|2     |DSP48E1         |    13|
|3     |DSP_ALU         |     8|
|8     |DSP_A_B_DATA    |     8|
|15    |DSP_C_DATA      |     8|
|17    |DSP_MULTIPLIER  |     8|
|19    |DSP_M_DATA      |     8|
|21    |DSP_OUTPUT      |     8|
|26    |DSP_PREADD      |     8|
|27    |DSP_PREADD_DATA |     8|
|30    |LUT1            |   276|
|31    |LUT2            |   951|
|32    |LUT3            |  3431|
|33    |LUT4            |  2847|
|34    |LUT5            |  2209|
|35    |LUT6            |  5128|
|36    |MUXCY           |   803|
|37    |MUXF7           |   860|
|38    |MUXF8           |   133|
|39    |RAM16X1S        |   384|
|40    |RAM32X1S        |   128|
|41    |RAM64X1S        |   128|
|42    |RAMB36E2        |    14|
|45    |SRL16E          |  2404|
|46    |SRLC32E         |  1907|
|47    |XORCY           |   342|
|48    |FDE             |    90|
|49    |FDRE            | 18474|
|50    |FDSE            |   190|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:16 ; elapsed = 00:23:34 . Memory (MB): peak = 4660.672 ; gain = 1312.246 ; free physical = 5565 ; free virtual = 15046
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 215 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:47 ; elapsed = 00:23:56 . Memory (MB): peak = 4660.672 ; gain = 934.578 ; free physical = 1873 ; free virtual = 13229
Synthesis Optimization Complete : Time (s): cpu = 00:05:22 ; elapsed = 00:24:33 . Memory (MB): peak = 4660.672 ; gain = 1312.246 ; free physical = 1835 ; free virtual = 13208
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.66 . Memory (MB): peak = 4660.672 ; gain = 0.000 ; free physical = 351 ; free virtual = 12464
INFO: [Netlist 29-17] Analyzing 3104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4675.562 ; gain = 0.000 ; free physical = 282 ; free virtual = 11266
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 884 instances were transformed.
  (CARRY4) => CARRY8: 133 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 13 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  FDE => FDRE: 90 instances
  RAM16X1S => RAM32X1S (RAMS32): 384 instances
  RAM32X1S => RAM32X1S (RAMS32): 128 instances
  RAM64X1S => RAM64X1S (RAMS64E): 128 instances

Synth Design complete | Checksum: fd9570e1
INFO: [Common 17-83] Releasing license: Synthesis
627 Infos, 341 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:53 ; elapsed = 00:25:47 . Memory (MB): peak = 4675.562 ; gain = 2467.535 ; free physical = 315 ; free virtual = 10930
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3137.379; main = 2324.325; forked = 2314.203
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10010.586; main = 4675.566; forked = 5353.832
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_atax_0_0_1_0_synth_1/ulp_atax_0_0_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4707.578 ; gain = 32.016 ; free physical = 2232 ; free virtual = 15003
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_atax_0_0_1_0, cache-ID = d6f7231344015c4c
INFO: [Coretcl 2-1174] Renamed 822 cell refs.
INFO: [Common 17-1381] The checkpoint '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/prj/prj.runs/ulp_atax_0_0_1_0_synth_1/ulp_atax_0_0_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4707.578 ; gain = 0.000 ; free physical = 2068 ; free virtual = 15887
INFO: [runtcl-4] Executing : report_utilization -file ulp_atax_0_0_1_0_utilization_synth.rpt -pb ulp_atax_0_0_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 16:49:47 2024...
