// Seed: 1383901493
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  assign id_3[1-1-:1] = id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_7 = 32'd8
) (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri _id_7,
    output wor id_8,
    input wor id_9
    , id_14,
    input uwire id_10,
    output wire id_11,
    input tri id_12
);
  assign id_11 = -1;
  logic [id_7 : 1] id_15;
  module_0 modCall_1 (
      id_15,
      id_14
  );
  wire [-1 : 1] id_16;
  wire id_17;
endmodule
