$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-2.msim.vcd -direction
$end
$date
	Thu Sep 28 20:06:24 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pbl_vlg_vec_tst $end
$var reg 1 ! button_clk $end
$var reg 1 " button_clr $end
$var reg 1 # clk $end
$var reg 2 $ hh1 [1:0] $end
$var reg 6 % hh2 [5:0] $end
$var wire 1 & m_col [4] $end
$var wire 1 ' m_col [3] $end
$var wire 1 ( m_col [2] $end
$var wire 1 ) m_col [1] $end
$var wire 1 * m_col [0] $end
$var wire 1 + m_line [6] $end
$var wire 1 , m_line [5] $end
$var wire 1 - m_line [4] $end
$var wire 1 . m_line [3] $end
$var wire 1 / m_line [2] $end
$var wire 1 0 m_line [1] $end
$var wire 1 1 m_line [0] $end
$var wire 1 2 out_7seg [7] $end
$var wire 1 3 out_7seg [6] $end
$var wire 1 4 out_7seg [5] $end
$var wire 1 5 out_7seg [4] $end
$var wire 1 6 out_7seg [3] $end
$var wire 1 7 out_7seg [2] $end
$var wire 1 8 out_7seg [1] $end
$var wire 1 9 out_7seg [0] $end
$var wire 1 : out_7seg_ac [3] $end
$var wire 1 ; out_7seg_ac [2] $end
$var wire 1 < out_7seg_ac [1] $end
$var wire 1 = out_7seg_ac [0] $end

$scope module i1 $end
$var wire 1 > gnd $end
$var wire 1 ? vcc $end
$var wire 1 @ unknown $end
$var tri1 1 A devclrn $end
$var tri1 1 B devpor $end
$var tri1 1 C devoe $end
$var wire 1 D clk~combout $end
$var wire 1 E div_1|ff_1|q~regout $end
$var wire 1 F div_1|ff_2|q~regout $end
$var wire 1 G div_1|ff_3|q~regout $end
$var wire 1 H div_1|ff_4|q~regout $end
$var wire 1 I div_1|ff_5|q~regout $end
$var wire 1 J div_1|ff_6|q~regout $end
$var wire 1 K div_1|ff_7|q~regout $end
$var wire 1 L div_1|ff_8|q~regout $end
$var wire 1 M div_1|ff_9|q~regout $end
$var wire 1 N div_1|ff_10|q~regout $end
$var wire 1 O div_1|ff_11|q~regout $end
$var wire 1 P div_1|ff_12|q~regout $end
$var wire 1 Q div_1|ff_13|q~regout $end
$var wire 1 R div_1|ff_14|q~regout $end
$var wire 1 S div_1|ff_15|q~regout $end
$var wire 1 T div_1|ff_16|q~regout $end
$var wire 1 U div_1|ff_17|q~regout $end
$var wire 1 V div_1|ff_18|q~regout $end
$var wire 1 W div_1|ff_19|q~regout $end
$var wire 1 X div_1|ff_20|q~regout $end
$var wire 1 Y count_2_bits_1|ff_2|q~regout $end
$var wire 1 Z count_2_bits_1|ff_1|q~regout $end
$var wire 1 [ mux_3|gate_5|WideOr0~1_combout $end
$var wire 1 \ mux_3|gate_5|WideOr0~0_combout $end
$var wire 1 ] mux_3|gate_5|WideOr0~2_combout $end
$var wire 1 ^ mux_1|gate_5|WideOr0~0_combout $end
$var wire 1 _ mux_2|gate_5|WideOr0~0_combout $end
$var wire 1 ` mux_2|gate_5|WideOr0~1_combout $end
$var wire 1 a mux_4|gate_5|WideOr0~0_combout $end
$var wire 1 b mux_4|gate_5|WideOr0~1_combout $end
$var wire 1 c decodificador_bcd_ex_1|gate_34|WideOr0~0_combout $end
$var wire 1 d decodificador_bcd_ex_1|gate_29|WideOr0~2_combout $end
$var wire 1 e decodificador_bcd_ex_1|gate_24|WideOr0~1_combout $end
$var wire 1 f decodificador_bcd_ex_1|gate_24|WideOr0~0_combout $end
$var wire 1 g decodificador_bcd_ex_1|gate_24|WideOr0~2_combout $end
$var wire 1 h decodificador_bcd_ex_1|gate_19|WideOr0~0_combout $end
$var wire 1 i decodificador_bcd_ex_1|gate_13|WideOr0~0_combout $end
$var wire 1 j decodificador_bcd_ex_1|gate_8|WideOr0~0_combout $end
$var wire 1 k decodificador_bcd_ex_1|gate_4|WideOr0~0_combout $end
$var wire 1 l decodificador_bcd_ex_1|gate_29|WideOr0~3_combout $end
$var wire 1 m count_3_bits_1|ff_2|q~regout $end
$var wire 1 n count_3_bits_1|ff_3|q~regout $end
$var wire 1 o count_3_bits_1|ff_1|q~regout $end
$var wire 1 p demux_col|gate_5|WideAnd0~0_combout $end
$var wire 1 q demux_col|gate_5|WideAnd0~1_combout $end
$var wire 1 r demux_col|gate_5|WideAnd0~2_combout $end
$var wire 1 s demux_col|gate_5|WideAnd0~3_combout $end
$var wire 1 t mux_5|gate_4|WideAnd0~0_combout $end
$var wire 1 u button_clk~combout $end
$var wire 1 v button_clr~combout $end
$var wire 1 w reg_matriz_po_1|ff_31|q~regout $end
$var wire 1 x mux_11|gate_5|WideAnd0~0_combout $end
$var wire 1 y reg_matriz_po_1|ff_10|q~regout $end
$var wire 1 z mux_37|gate_5|WideOr0~0_combout $end
$var wire 1 { sel_matriz_1|gate_4|S~0_combout $end
$var wire 1 | mux_37|gate_5|WideOr0~1_combout $end
$var wire 1 } reg_matriz_po_1|ff_15|q~regout $end
$var wire 1 ~ reg_matriz_po_1|ff_30|q~regout $end
$var wire 1 !! mux_36|gate_5|WideOr0~0_combout $end
$var wire 1 "! mux_36|gate_5|WideOr0~1 $end
$var wire 1 #! reg_matriz_po_1|ff_26|q~regout $end
$var wire 1 $! mux_36|gate_5|WideOr0~2_combout $end
$var wire 1 %! reg_matriz_po_1|ff_1|q~regout $end
$var wire 1 &! reg_matriz_po_1|ff_19|q~regout $end
$var wire 1 '! mux_35|gate_5|WideOr0~0_combout $end
$var wire 1 (! mux_35|gate_5|WideOr0~1_combout $end
$var wire 1 )! reg_matriz_po_1|ff_29|q~regout $end
$var wire 1 *! mux_35|gate_5|WideOr0~2_combout $end
$var wire 1 +! reg_matriz_po_1|ff_11|q~regout $end
$var wire 1 ,! mux_34|gate_5|WideOr0~0_combout $end
$var wire 1 -! mux_34|gate_5|WideOr0~1_combout $end
$var wire 1 .! mux_34|gate_5|WideOr0~2_combout $end
$var wire 1 /! mux_34|gate_5|WideOr0~3_combout $end
$var wire 1 0! demux_col|gate_5|WideAnd0~4_combout $end
$var wire 1 1! mux_33|gate_5|WideOr0~0_combout $end
$var wire 1 2! reg_matriz_po_1|ff_14|q~regout $end
$var wire 1 3! mux_33|gate_5|WideOr0~1_combout $end
$var wire 1 4! mux_33|gate_5|WideOr0~2_combout $end
$var wire 1 5! mux_32|gate_5|WideOr0~0_combout $end
$var wire 1 6! mux_32|gate_5|WideOr0~1_combout $end
$var wire 1 7! mux_32|gate_5|WideOr0~2_combout $end
$var wire 1 8! mux_32|gate_5|WideOr0~3_combout $end
$var wire 1 9! mux_31|gate_5|WideOr0~0_combout $end
$var wire 1 :! mux_31|gate_5|WideOr0~1_combout $end
$var wire 1 ;! mux_31|gate_5|WideOr0~2_combout $end
$var wire 1 <! hh2~combout [5] $end
$var wire 1 =! hh2~combout [4] $end
$var wire 1 >! hh2~combout [3] $end
$var wire 1 ?! hh2~combout [2] $end
$var wire 1 @! hh2~combout [1] $end
$var wire 1 A! hh2~combout [0] $end
$var wire 1 B! hh1~combout [1] $end
$var wire 1 C! hh1~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
b0 $
b0 %
0*
0)
0(
0'
0&
01
00
0/
0.
0-
0,
0+
19
08
17
06
05
04
03
12
1=
1<
1;
0:
0>
1?
x@
1A
1B
1C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
0_
1`
0a
0b
0c
1d
0e
0f
0g
0h
0i
0j
1k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0A!
0@!
0?!
0>!
0=!
0<!
0C!
0B!
$end
#10000
b1 $
1C!
1a
0`
1]
1l
1b
0k
1h
0d
0<
1i
1:
02
15
07
0;
0=
14
#20000
b11 $
b10 $
0C!
1B!
0.!
1{
0a
18!
1/!
1;!
14!
1*!
1$!
1|
0b
0i
1,
1.
1+
1-
1/
10
11
1;
1=
04
#30000
b11 $
1C!
1.!
0{
1a
1`
0]
08!
0/!
0;!
04!
0*!
0$!
0|
1b
1k
0h
1d
1<
0k
1i
1h
0d
1c
0,
0.
0+
0-
0/
00
01
12
05
17
0;
0=
02
14
15
07
18
#40000
b1 $
b0 $
0C!
0B!
0a
0l
0b
1k
0i
0h
1d
0c
0:
1;
1=
12
04
05
17
08
#1000000
