(footprint "CAP-EIA-7360" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0) (tstamp 6407b73e23ce4d48870c7eb4)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 68b7dd4b-209b-4cbf-a2af-fd12af29d5c8)
  )
  (fp_text value "CAP-EIA-7360" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 69852fb7-c18b-48a9-999a-8073a319a8a9)
  )
  (fp_poly (pts
      (xy -4.56 -3.4)
      (xy 4.56 -3.4)
      (xy 4.56 3.4)
      (xy -4.56 3.4)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 667d7b43-6544-42f3-b58f-f3f0df29998b))
  (fp_text reference ">Name" (at -2.54 -5.08 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 272c987f-2ccb-419c-b013-7e0266001785)
  )
  (fp_text value ">Value" (at -2.54 -3.81 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp eb5ce83a-df92-4440-b8fa-919a682e4f91)
  )
  (fp_line (start 4.56 -2.165) (end 4.56 2.165) (layer "F.SilkS") (width 0.2) (tstamp e91c7334-5495-4df2-8ce1-0ada46c3ef23))
  (fp_line (start -3.65 -3) (end 3.65 -3) (layer "F.SilkS") (width 0.127) (tstamp 73ee4578-03cf-4bb0-8fe5-160143472895))
  (fp_line (start -3.65 3) (end 3.65 3) (layer "F.SilkS") (width 0.127) (tstamp 54b06929-d443-4f78-8a5f-309bb361f8a7))
  (fp_line (start -3.65 -3) (end -3.65 -2.2515) (layer "F.SilkS") (width 0.127) (tstamp 68f37677-ff8a-49b3-96b9-60840f221624))
  (fp_line (start 3.65 -3) (end 3.65 -2.2515) (layer "F.SilkS") (width 0.127) (tstamp 3992079b-89ba-4197-a045-085e0f0654c7))
  (fp_line (start -3.65 2.2515) (end -3.65 3) (layer "F.SilkS") (width 0.127) (tstamp cdcde151-ff64-4200-a86b-9a8af700f65c))
  (fp_line (start 3.65 2.2515) (end 3.65 3) (layer "F.SilkS") (width 0.127) (tstamp c3acf23c-f9f7-4e50-bf58-dcf862d102c6))
  (pad "CATHODE_-" smd rect (at -3.12 0) (size 2.37 4.13) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 50f68f05-8f95-4dc0-bb38-5f5cb604e223))
  (pad "ANODE_+" smd rect (at 3.12 0) (size 2.37 4.13) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 410aea49-96c6-4f6e-954b-5a698a1aa5d4))
)
