# VerilogDump
Dumping up my practice verilog miniprojects
