// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MPSQ_delete_patch_patches_parameters (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        index,
        p_read,
        p_read1,
        patches_parameters2_read,
        p_read6,
        p_read7,
        patches_parameters15_read,
        p_read12,
        p_read13,
        patches_parameters127_read,
        p_read17,
        p_read18,
        patches_parameters131025_read,
        p_read22,
        p_read23,
        patches_parameters213_read,
        p_read27,
        p_read28,
        patches_parameters2415_read,
        p_read32,
        p_read33,
        patches_parameters317_read,
        p_read37,
        p_read38,
        patches_parameters3519_read,
        p_read42,
        p_read43,
        patches_parameters1422_read,
        p_read47,
        p_read48,
        patches_parameters14624_read,
        p_read52,
        p_read53,
        patches_parameters1527_read,
        p_read57,
        p_read58,
        patches_parameters15729_read,
        p_read62,
        p_read63,
        patches_parameters1631_read,
        p_read67,
        p_read68,
        patches_parameters16833_read,
        p_read72,
        p_read73,
        patches_parameters1735_read,
        p_read77,
        p_read78,
        patches_parameters17937_read,
        p_read82,
        p_read83,
        patches_parameters2839_read,
        p_read87,
        p_read88,
        patches_parameters281041_read,
        p_read92,
        p_read93,
        patches_parameters2943_read,
        p_read97,
        p_read98,
        patches_parameters291145_read,
        p_read102,
        p_read103,
        patches_parameters21047_read,
        p_read107,
        p_read108,
        patches_parameters2101249_read,
        p_read112,
        p_read113,
        patches_parameters21152_read,
        p_read117,
        p_read118,
        patches_parameters2111354_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1:0] index;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] patches_parameters2_read;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] patches_parameters15_read;
input  [31:0] p_read12;
input  [31:0] p_read13;
input  [31:0] patches_parameters127_read;
input  [31:0] p_read17;
input  [31:0] p_read18;
input  [31:0] patches_parameters131025_read;
input  [31:0] p_read22;
input  [31:0] p_read23;
input  [31:0] patches_parameters213_read;
input  [31:0] p_read27;
input  [31:0] p_read28;
input  [31:0] patches_parameters2415_read;
input  [31:0] p_read32;
input  [31:0] p_read33;
input  [31:0] patches_parameters317_read;
input  [31:0] p_read37;
input  [31:0] p_read38;
input  [31:0] patches_parameters3519_read;
input  [31:0] p_read42;
input  [31:0] p_read43;
input  [31:0] patches_parameters1422_read;
input  [31:0] p_read47;
input  [31:0] p_read48;
input  [31:0] patches_parameters14624_read;
input  [31:0] p_read52;
input  [31:0] p_read53;
input  [31:0] patches_parameters1527_read;
input  [31:0] p_read57;
input  [31:0] p_read58;
input  [31:0] patches_parameters15729_read;
input  [31:0] p_read62;
input  [31:0] p_read63;
input  [31:0] patches_parameters1631_read;
input  [31:0] p_read67;
input  [31:0] p_read68;
input  [31:0] patches_parameters16833_read;
input  [31:0] p_read72;
input  [31:0] p_read73;
input  [31:0] patches_parameters1735_read;
input  [31:0] p_read77;
input  [31:0] p_read78;
input  [31:0] patches_parameters17937_read;
input  [31:0] p_read82;
input  [31:0] p_read83;
input  [31:0] patches_parameters2839_read;
input  [31:0] p_read87;
input  [31:0] p_read88;
input  [31:0] patches_parameters281041_read;
input  [31:0] p_read92;
input  [31:0] p_read93;
input  [31:0] patches_parameters2943_read;
input  [31:0] p_read97;
input  [31:0] p_read98;
input  [31:0] patches_parameters291145_read;
input  [31:0] p_read102;
input  [31:0] p_read103;
input  [31:0] patches_parameters21047_read;
input  [31:0] p_read107;
input  [31:0] p_read108;
input  [31:0] patches_parameters2101249_read;
input  [31:0] p_read112;
input  [31:0] p_read113;
input  [31:0] patches_parameters21152_read;
input  [31:0] p_read117;
input  [31:0] p_read118;
input  [31:0] patches_parameters2111354_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;
output  [31:0] ap_return_32;
output  [31:0] ap_return_33;
output  [31:0] ap_return_34;
output  [31:0] ap_return_35;
output  [31:0] ap_return_36;
output  [31:0] ap_return_37;
output  [31:0] ap_return_38;
output  [31:0] ap_return_39;
output  [31:0] ap_return_40;
output  [31:0] ap_return_41;
output  [31:0] ap_return_42;
output  [31:0] ap_return_43;
output  [31:0] ap_return_44;
output  [31:0] ap_return_45;
output  [31:0] ap_return_46;
output  [31:0] ap_return_47;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] select_ln441_fu_1329_p3;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_1317_p3;
wire   [0:0] or_ln441_fu_1350_p2;
wire   [31:0] select_ln441_2_fu_1356_p3;
wire   [0:0] or_ln441_1_fu_1371_p2;
wire   [31:0] select_ln441_4_fu_1377_p3;
wire   [0:0] or_ln441_2_fu_1392_p2;
wire   [31:0] select_ln441_6_fu_1398_p3;
wire   [0:0] or_ln441_3_fu_1413_p2;
wire   [31:0] select_ln441_8_fu_1419_p3;
wire   [0:0] or_ln441_4_fu_1434_p2;
wire   [31:0] select_ln441_10_fu_1440_p3;
wire   [0:0] or_ln441_5_fu_1455_p2;
wire   [31:0] select_ln441_12_fu_1461_p3;
wire   [0:0] or_ln441_6_fu_1476_p2;
wire   [0:0] or_ln441_7_fu_1482_p2;
wire   [31:0] select_ln441_15_fu_1496_p3;
wire   [0:0] or_ln441_8_fu_1503_p2;
wire   [31:0] select_ln441_17_fu_1517_p3;
wire   [0:0] or_ln441_9_fu_1524_p2;
wire   [31:0] select_ln441_19_fu_1538_p3;
wire   [0:0] or_ln441_10_fu_1545_p2;
wire   [31:0] select_ln441_21_fu_1559_p3;
wire   [0:0] or_ln441_11_fu_1566_p2;
wire   [31:0] select_ln441_23_fu_1580_p3;
wire   [0:0] or_ln441_12_fu_1587_p2;
wire   [31:0] select_ln441_25_fu_1601_p3;
wire   [0:0] or_ln441_13_fu_1608_p2;
wire   [31:0] select_ln441_27_fu_1622_p3;
wire   [0:0] or_ln441_14_fu_1629_p2;
wire   [31:0] select_ln441_29_fu_1643_p3;
wire   [0:0] or_ln441_15_fu_1650_p2;
wire   [31:0] select_ln441_31_fu_1664_p3;
wire   [0:0] or_ln441_16_fu_1671_p2;
wire   [31:0] select_ln441_33_fu_1685_p3;
wire   [0:0] or_ln441_17_fu_1692_p2;
wire   [31:0] select_ln441_35_fu_1706_p3;
wire   [0:0] or_ln441_18_fu_1713_p2;
wire   [31:0] select_ln441_36_fu_1719_p3;
wire   [31:0] select_ln441_38_fu_1734_p3;
wire   [0:0] or_ln441_19_fu_1749_p2;
wire   [31:0] select_ln441_40_fu_1755_p3;
wire   [0:0] or_ln441_20_fu_1770_p2;
wire   [31:0] select_ln441_42_fu_1776_p3;
wire   [0:0] or_ln441_21_fu_1791_p2;
wire   [31:0] select_ln441_44_fu_1797_p3;
wire   [0:0] or_ln441_22_fu_1812_p2;
wire   [31:0] select_ln441_46_fu_1818_p3;
wire   [0:0] or_ln441_23_fu_1833_p2;
wire   [1:0] i_1_fu_1839_p2;
reg   [0:0] write_flag43_0_reg_708;
reg   [31:0] patches_parameters3518_0_reg_720;
reg   [31:0] patches_parameters316_0_reg_730;
reg   [0:0] write_flag48_0_reg_740;
reg   [31:0] patches_parameters1421_0_reg_752;
reg   [0:0] write_flag38_0_reg_762;
reg   [0:0] write_flag53_0_reg_774;
reg   [31:0] patches_parameters2414_0_reg_786;
reg   [31:0] patches_parameters14623_0_reg_796;
reg   [0:0] write_flag58_0_reg_806;
reg   [0:0] write_flag33_0_reg_818;
reg   [31:0] patches_parameters1526_0_reg_830;
reg   [31:0] patches_parameters212_0_reg_840;
reg   [0:0] write_flag63_0_reg_850;
reg   [31:0] patches_parameters15728_0_reg_862;
reg   [0:0] write_flag28_0_reg_872;
reg   [0:0] write_flag68_0_reg_884;
reg   [31:0] patches_parameters139_0_reg_896;
reg   [31:0] patches_parameters1630_0_reg_906;
reg   [0:0] write_flag73_0_reg_916;
reg   [0:0] write_flag22_0_reg_928;
reg   [31:0] patches_parameters16832_0_reg_940;
reg   [31:0] patches_parameters126_0_reg_950;
reg   [0:0] write_flag78_0_reg_960;
reg   [31:0] patches_parameters1734_0_reg_972;
reg   [0:0] write_flag17_0_reg_982;
reg   [0:0] write_flag83_0_reg_994;
reg   [31:0] patches_parameters1413_0_reg_1006;
reg   [31:0] patches_parameters17936_0_reg_1016;
reg   [0:0] write_flag88_0_reg_1026;
reg   [0:0] write_flag9_0_reg_1038;
reg   [31:0] patches_parameters2838_0_reg_1050;
reg   [31:0] patches_parameters13_0_reg_1060;
reg   [0:0] write_flag93_0_reg_1070;
reg   [31:0] patches_parameters281040_0_reg_1082;
reg   [0:0] write_flag_0_reg_1092;
reg   [0:0] write_flag98_0_reg_1104;
reg   [31:0] patches_parameters2111353_0_reg_1116;
reg   [0:0] write_flag123_0_reg_1126;
reg   [31:0] patches_parameters21151_0_reg_1138;
reg   [0:0] write_flag118_0_reg_1148;
reg   [31:0] patches_parameters2101248_0_reg_1160;
reg   [0:0] write_flag113_0_reg_1170;
reg   [31:0] patches_parameters21046_0_reg_1182;
reg   [0:0] write_flag108_0_reg_1192;
reg   [31:0] patches_parameters291144_0_reg_1204;
reg   [0:0] write_flag103_0_reg_1214;
reg   [31:0] patches_parameters2942_0_reg_1226;
reg   [1:0] i_reg_1236;
reg   [31:0] patches_parameters29_040_fu_174;
wire   [31:0] select_ln441_37_fu_1726_p3;
wire    ap_CS_fsm_state3;
reg   [31:0] patches_parameters2911_041_fu_178;
wire   [31:0] select_ln441_39_fu_1741_p3;
reg   [31:0] patches_parameters210_042_fu_182;
wire   [31:0] select_ln441_41_fu_1762_p3;
reg   [31:0] patches_parameters21012_043_fu_186;
wire   [31:0] select_ln441_43_fu_1783_p3;
reg   [31:0] patches_parameters21150_044_fu_190;
wire   [31:0] select_ln441_45_fu_1804_p3;
reg   [31:0] patches_parameters21113_045_fu_194;
wire   [31:0] select_ln441_47_fu_1825_p3;
reg   [31:0] patches_parameters2810_046_fu_198;
wire   [31:0] select_ln441_34_fu_1698_p3;
reg   [31:0] patches_parameters_047_fu_202;
wire   [31:0] select_ln441_1_fu_1336_p3;
reg   [31:0] patches_parameters28_048_fu_206;
wire   [31:0] select_ln441_32_fu_1677_p3;
reg   [31:0] patches_parameters1311_049_fu_210;
wire   [31:0] select_ln441_3_fu_1363_p3;
reg   [31:0] patches_parameters179_050_fu_214;
wire   [31:0] select_ln441_30_fu_1656_p3;
reg   [31:0] patches_parameters17_051_fu_218;
wire   [31:0] select_ln441_28_fu_1635_p3;
reg   [31:0] patches_parameters12_052_fu_222;
wire   [31:0] select_ln441_5_fu_1384_p3;
reg   [31:0] patches_parameters168_053_fu_226;
wire   [31:0] select_ln441_26_fu_1614_p3;
reg   [31:0] patches_parameters138_054_fu_230;
wire   [31:0] select_ln441_7_fu_1405_p3;
reg   [31:0] patches_parameters16_055_fu_234;
wire   [31:0] select_ln441_24_fu_1593_p3;
reg   [31:0] patches_parameters157_056_fu_238;
wire   [31:0] select_ln441_22_fu_1572_p3;
reg   [31:0] patches_parameters211_057_fu_242;
wire   [31:0] select_ln441_9_fu_1426_p3;
reg   [31:0] patches_parameters1525_058_fu_246;
wire   [31:0] select_ln441_20_fu_1551_p3;
reg   [31:0] patches_parameters24_059_fu_250;
wire   [31:0] select_ln441_11_fu_1447_p3;
reg   [31:0] patches_parameters146_060_fu_254;
wire   [31:0] select_ln441_18_fu_1530_p3;
reg   [31:0] patches_parameters1420_061_fu_258;
wire   [31:0] select_ln441_16_fu_1509_p3;
reg   [31:0] patches_parameters3_062_fu_262;
wire   [31:0] select_ln441_13_fu_1468_p3;
reg   [31:0] patches_parameters35_063_fu_266;
wire   [31:0] select_ln441_14_fu_1488_p3;
wire   [0:0] empty_fu_1325_p1;
wire   [0:0] xor_ln441_fu_1344_p2;
wire   [31:0] select_ln469_fu_1965_p3;
wire   [31:0] select_ln469_1_fu_1972_p3;
wire   [31:0] select_ln469_2_fu_1979_p3;
wire   [31:0] select_ln469_3_fu_1986_p3;
wire   [31:0] select_ln469_4_fu_1993_p3;
wire   [31:0] select_ln469_5_fu_2000_p3;
wire   [31:0] select_ln469_6_fu_2007_p3;
wire   [31:0] select_ln469_7_fu_2014_p3;
wire   [31:0] select_ln469_8_fu_2021_p3;
wire   [31:0] select_ln469_9_fu_2028_p3;
wire   [31:0] select_ln469_10_fu_2035_p3;
wire   [31:0] select_ln469_11_fu_2042_p3;
wire   [31:0] select_ln469_12_fu_2049_p3;
wire   [31:0] select_ln469_13_fu_2056_p3;
wire   [31:0] select_ln469_14_fu_2063_p3;
wire   [31:0] select_ln469_15_fu_2070_p3;
wire   [31:0] select_ln469_16_fu_2077_p3;
wire   [31:0] select_ln469_17_fu_2084_p3;
wire   [31:0] select_ln469_18_fu_2091_p3;
wire   [31:0] select_ln469_19_fu_2098_p3;
wire   [31:0] select_ln469_20_fu_2105_p3;
wire   [31:0] select_ln469_21_fu_2112_p3;
wire   [31:0] select_ln469_22_fu_2119_p3;
wire   [31:0] select_ln469_23_fu_2126_p3;
reg   [2:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_1236 <= i_1_fu_1839_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_1236 <= index;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters126_0_reg_950 <= select_ln441_4_fu_1377_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters126_0_reg_950 <= p_read13;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters139_0_reg_896 <= select_ln441_6_fu_1398_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters139_0_reg_896 <= p_read18;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters13_0_reg_1060 <= select_ln441_fu_1329_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters13_0_reg_1060 <= p_read1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters1413_0_reg_1006 <= select_ln441_2_fu_1356_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters1413_0_reg_1006 <= p_read7;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters1421_0_reg_752 <= select_ln441_17_fu_1517_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters1421_0_reg_752 <= p_read43;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters14623_0_reg_796 <= select_ln441_19_fu_1538_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters14623_0_reg_796 <= p_read48;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters1526_0_reg_830 <= select_ln441_21_fu_1559_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters1526_0_reg_830 <= p_read53;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters15728_0_reg_862 <= select_ln441_23_fu_1580_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters15728_0_reg_862 <= p_read58;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters1630_0_reg_906 <= select_ln441_25_fu_1601_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters1630_0_reg_906 <= p_read63;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters16832_0_reg_940 <= select_ln441_27_fu_1622_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters16832_0_reg_940 <= p_read68;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters1734_0_reg_972 <= select_ln441_29_fu_1643_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters1734_0_reg_972 <= p_read73;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters17936_0_reg_1016 <= select_ln441_31_fu_1664_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters17936_0_reg_1016 <= p_read78;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters2101248_0_reg_1160 <= select_ln441_42_fu_1776_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters2101248_0_reg_1160 <= p_read108;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters21046_0_reg_1182 <= select_ln441_40_fu_1755_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters21046_0_reg_1182 <= p_read103;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters2111353_0_reg_1116 <= select_ln441_46_fu_1818_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters2111353_0_reg_1116 <= p_read118;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters21151_0_reg_1138 <= select_ln441_44_fu_1797_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters21151_0_reg_1138 <= p_read113;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters212_0_reg_840 <= select_ln441_8_fu_1419_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters212_0_reg_840 <= p_read23;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters2414_0_reg_786 <= select_ln441_10_fu_1440_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters2414_0_reg_786 <= p_read28;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters281040_0_reg_1082 <= select_ln441_35_fu_1706_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters281040_0_reg_1082 <= p_read88;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters2838_0_reg_1050 <= select_ln441_33_fu_1685_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters2838_0_reg_1050 <= p_read83;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters291144_0_reg_1204 <= select_ln441_38_fu_1734_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters291144_0_reg_1204 <= p_read98;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters2942_0_reg_1226 <= select_ln441_36_fu_1719_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters2942_0_reg_1226 <= p_read93;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters316_0_reg_730 <= select_ln441_12_fu_1461_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters316_0_reg_730 <= p_read33;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters3518_0_reg_720 <= select_ln441_15_fu_1496_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        patches_parameters3518_0_reg_720 <= p_read38;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag103_0_reg_1214 <= or_ln441_19_fu_1749_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag103_0_reg_1214 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag108_0_reg_1192 <= or_ln441_20_fu_1770_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag108_0_reg_1192 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag113_0_reg_1170 <= or_ln441_21_fu_1791_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag113_0_reg_1170 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag118_0_reg_1148 <= or_ln441_22_fu_1812_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag118_0_reg_1148 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag123_0_reg_1126 <= or_ln441_23_fu_1833_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag123_0_reg_1126 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag17_0_reg_982 <= or_ln441_2_fu_1392_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag17_0_reg_982 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag22_0_reg_928 <= or_ln441_3_fu_1413_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag22_0_reg_928 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag28_0_reg_872 <= or_ln441_4_fu_1434_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag28_0_reg_872 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag33_0_reg_818 <= or_ln441_5_fu_1455_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag33_0_reg_818 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag38_0_reg_762 <= or_ln441_6_fu_1476_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag38_0_reg_762 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag43_0_reg_708 <= or_ln441_7_fu_1482_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag43_0_reg_708 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag48_0_reg_740 <= or_ln441_8_fu_1503_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag48_0_reg_740 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag53_0_reg_774 <= or_ln441_9_fu_1524_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag53_0_reg_774 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag58_0_reg_806 <= or_ln441_10_fu_1545_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag58_0_reg_806 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag63_0_reg_850 <= or_ln441_11_fu_1566_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag63_0_reg_850 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag68_0_reg_884 <= or_ln441_12_fu_1587_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag68_0_reg_884 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag73_0_reg_916 <= or_ln441_13_fu_1608_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag73_0_reg_916 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag78_0_reg_960 <= or_ln441_14_fu_1629_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag78_0_reg_960 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag83_0_reg_994 <= or_ln441_15_fu_1650_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag83_0_reg_994 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag88_0_reg_1026 <= or_ln441_16_fu_1671_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag88_0_reg_1026 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag93_0_reg_1070 <= or_ln441_17_fu_1692_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag93_0_reg_1070 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag98_0_reg_1104 <= or_ln441_18_fu_1713_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag98_0_reg_1104 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag9_0_reg_1038 <= or_ln441_1_fu_1371_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag9_0_reg_1038 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        write_flag_0_reg_1092 <= or_ln441_fu_1350_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag_0_reg_1092 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        patches_parameters12_052_fu_222 <= select_ln441_5_fu_1384_p3;
        patches_parameters1311_049_fu_210 <= select_ln441_3_fu_1363_p3;
        patches_parameters138_054_fu_230 <= select_ln441_7_fu_1405_p3;
        patches_parameters1420_061_fu_258 <= select_ln441_16_fu_1509_p3;
        patches_parameters146_060_fu_254 <= select_ln441_18_fu_1530_p3;
        patches_parameters1525_058_fu_246 <= select_ln441_20_fu_1551_p3;
        patches_parameters157_056_fu_238 <= select_ln441_22_fu_1572_p3;
        patches_parameters168_053_fu_226 <= select_ln441_26_fu_1614_p3;
        patches_parameters16_055_fu_234 <= select_ln441_24_fu_1593_p3;
        patches_parameters179_050_fu_214 <= select_ln441_30_fu_1656_p3;
        patches_parameters17_051_fu_218 <= select_ln441_28_fu_1635_p3;
        patches_parameters21012_043_fu_186 <= select_ln441_43_fu_1783_p3;
        patches_parameters210_042_fu_182 <= select_ln441_41_fu_1762_p3;
        patches_parameters21113_045_fu_194 <= select_ln441_47_fu_1825_p3;
        patches_parameters21150_044_fu_190 <= select_ln441_45_fu_1804_p3;
        patches_parameters211_057_fu_242 <= select_ln441_9_fu_1426_p3;
        patches_parameters24_059_fu_250 <= select_ln441_11_fu_1447_p3;
        patches_parameters2810_046_fu_198 <= select_ln441_34_fu_1698_p3;
        patches_parameters28_048_fu_206 <= select_ln441_32_fu_1677_p3;
        patches_parameters2911_041_fu_178 <= select_ln441_39_fu_1741_p3;
        patches_parameters29_040_fu_174 <= select_ln441_37_fu_1726_p3;
        patches_parameters35_063_fu_266 <= select_ln441_14_fu_1488_p3;
        patches_parameters3_062_fu_262 <= select_ln441_13_fu_1468_p3;
        patches_parameters_047_fu_202 <= select_ln441_1_fu_1336_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_fu_1317_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_return_0 = select_ln469_fu_1965_p3;

assign ap_return_1 = patches_parameters13_0_reg_1060;

assign ap_return_10 = select_ln469_5_fu_2000_p3;

assign ap_return_11 = patches_parameters2414_0_reg_786;

assign ap_return_12 = select_ln469_6_fu_2007_p3;

assign ap_return_13 = patches_parameters316_0_reg_730;

assign ap_return_14 = select_ln469_7_fu_2014_p3;

assign ap_return_15 = patches_parameters3518_0_reg_720;

assign ap_return_16 = select_ln469_8_fu_2021_p3;

assign ap_return_17 = patches_parameters1421_0_reg_752;

assign ap_return_18 = select_ln469_9_fu_2028_p3;

assign ap_return_19 = patches_parameters14623_0_reg_796;

assign ap_return_2 = select_ln469_1_fu_1972_p3;

assign ap_return_20 = select_ln469_10_fu_2035_p3;

assign ap_return_21 = patches_parameters1526_0_reg_830;

assign ap_return_22 = select_ln469_11_fu_2042_p3;

assign ap_return_23 = patches_parameters15728_0_reg_862;

assign ap_return_24 = select_ln469_12_fu_2049_p3;

assign ap_return_25 = patches_parameters1630_0_reg_906;

assign ap_return_26 = select_ln469_13_fu_2056_p3;

assign ap_return_27 = patches_parameters16832_0_reg_940;

assign ap_return_28 = select_ln469_14_fu_2063_p3;

assign ap_return_29 = patches_parameters1734_0_reg_972;

assign ap_return_3 = patches_parameters1413_0_reg_1006;

assign ap_return_30 = select_ln469_15_fu_2070_p3;

assign ap_return_31 = patches_parameters17936_0_reg_1016;

assign ap_return_32 = select_ln469_16_fu_2077_p3;

assign ap_return_33 = patches_parameters2838_0_reg_1050;

assign ap_return_34 = select_ln469_17_fu_2084_p3;

assign ap_return_35 = patches_parameters281040_0_reg_1082;

assign ap_return_36 = select_ln469_18_fu_2091_p3;

assign ap_return_37 = patches_parameters2942_0_reg_1226;

assign ap_return_38 = select_ln469_19_fu_2098_p3;

assign ap_return_39 = patches_parameters291144_0_reg_1204;

assign ap_return_4 = select_ln469_2_fu_1979_p3;

assign ap_return_40 = select_ln469_20_fu_2105_p3;

assign ap_return_41 = patches_parameters21046_0_reg_1182;

assign ap_return_42 = select_ln469_21_fu_2112_p3;

assign ap_return_43 = patches_parameters2101248_0_reg_1160;

assign ap_return_44 = select_ln469_22_fu_2119_p3;

assign ap_return_45 = patches_parameters21151_0_reg_1138;

assign ap_return_46 = select_ln469_23_fu_2126_p3;

assign ap_return_47 = patches_parameters2111353_0_reg_1116;

assign ap_return_5 = patches_parameters126_0_reg_950;

assign ap_return_6 = select_ln469_3_fu_1986_p3;

assign ap_return_7 = patches_parameters139_0_reg_896;

assign ap_return_8 = select_ln469_4_fu_1993_p3;

assign ap_return_9 = patches_parameters212_0_reg_840;

assign empty_fu_1325_p1 = i_reg_1236[0:0];

assign i_1_fu_1839_p2 = (i_reg_1236 + 2'd1);

assign or_ln441_10_fu_1545_p2 = (xor_ln441_fu_1344_p2 | write_flag58_0_reg_806);

assign or_ln441_11_fu_1566_p2 = (xor_ln441_fu_1344_p2 | write_flag63_0_reg_850);

assign or_ln441_12_fu_1587_p2 = (xor_ln441_fu_1344_p2 | write_flag68_0_reg_884);

assign or_ln441_13_fu_1608_p2 = (xor_ln441_fu_1344_p2 | write_flag73_0_reg_916);

assign or_ln441_14_fu_1629_p2 = (xor_ln441_fu_1344_p2 | write_flag78_0_reg_960);

assign or_ln441_15_fu_1650_p2 = (xor_ln441_fu_1344_p2 | write_flag83_0_reg_994);

assign or_ln441_16_fu_1671_p2 = (xor_ln441_fu_1344_p2 | write_flag88_0_reg_1026);

assign or_ln441_17_fu_1692_p2 = (xor_ln441_fu_1344_p2 | write_flag93_0_reg_1070);

assign or_ln441_18_fu_1713_p2 = (xor_ln441_fu_1344_p2 | write_flag98_0_reg_1104);

assign or_ln441_19_fu_1749_p2 = (xor_ln441_fu_1344_p2 | write_flag103_0_reg_1214);

assign or_ln441_1_fu_1371_p2 = (xor_ln441_fu_1344_p2 | write_flag9_0_reg_1038);

assign or_ln441_20_fu_1770_p2 = (xor_ln441_fu_1344_p2 | write_flag108_0_reg_1192);

assign or_ln441_21_fu_1791_p2 = (xor_ln441_fu_1344_p2 | write_flag113_0_reg_1170);

assign or_ln441_22_fu_1812_p2 = (xor_ln441_fu_1344_p2 | write_flag118_0_reg_1148);

assign or_ln441_23_fu_1833_p2 = (xor_ln441_fu_1344_p2 | write_flag123_0_reg_1126);

assign or_ln441_2_fu_1392_p2 = (xor_ln441_fu_1344_p2 | write_flag17_0_reg_982);

assign or_ln441_3_fu_1413_p2 = (xor_ln441_fu_1344_p2 | write_flag22_0_reg_928);

assign or_ln441_4_fu_1434_p2 = (xor_ln441_fu_1344_p2 | write_flag28_0_reg_872);

assign or_ln441_5_fu_1455_p2 = (xor_ln441_fu_1344_p2 | write_flag33_0_reg_818);

assign or_ln441_6_fu_1476_p2 = (xor_ln441_fu_1344_p2 | write_flag38_0_reg_762);

assign or_ln441_7_fu_1482_p2 = (xor_ln441_fu_1344_p2 | write_flag43_0_reg_708);

assign or_ln441_8_fu_1503_p2 = (xor_ln441_fu_1344_p2 | write_flag48_0_reg_740);

assign or_ln441_9_fu_1524_p2 = (xor_ln441_fu_1344_p2 | write_flag53_0_reg_774);

assign or_ln441_fu_1350_p2 = (xor_ln441_fu_1344_p2 | write_flag_0_reg_1092);

assign select_ln441_10_fu_1440_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters2415_read : patches_parameters2414_0_reg_786);

assign select_ln441_11_fu_1447_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters24_059_fu_250 : patches_parameters2414_0_reg_786);

assign select_ln441_12_fu_1461_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters317_read : patches_parameters316_0_reg_730);

assign select_ln441_13_fu_1468_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters3_062_fu_262 : patches_parameters316_0_reg_730);

assign select_ln441_14_fu_1488_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters35_063_fu_266 : patches_parameters3518_0_reg_720);

assign select_ln441_15_fu_1496_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters3519_read : patches_parameters3518_0_reg_720);

assign select_ln441_16_fu_1509_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters1420_061_fu_258 : patches_parameters1421_0_reg_752);

assign select_ln441_17_fu_1517_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters1422_read : patches_parameters1421_0_reg_752);

assign select_ln441_18_fu_1530_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters146_060_fu_254 : patches_parameters14623_0_reg_796);

assign select_ln441_19_fu_1538_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters14624_read : patches_parameters14623_0_reg_796);

assign select_ln441_1_fu_1336_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters_047_fu_202 : patches_parameters13_0_reg_1060);

assign select_ln441_20_fu_1551_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters1525_058_fu_246 : patches_parameters1526_0_reg_830);

assign select_ln441_21_fu_1559_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters1527_read : patches_parameters1526_0_reg_830);

assign select_ln441_22_fu_1572_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters157_056_fu_238 : patches_parameters15728_0_reg_862);

assign select_ln441_23_fu_1580_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters15729_read : patches_parameters15728_0_reg_862);

assign select_ln441_24_fu_1593_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters16_055_fu_234 : patches_parameters1630_0_reg_906);

assign select_ln441_25_fu_1601_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters1631_read : patches_parameters1630_0_reg_906);

assign select_ln441_26_fu_1614_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters168_053_fu_226 : patches_parameters16832_0_reg_940);

assign select_ln441_27_fu_1622_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters16833_read : patches_parameters16832_0_reg_940);

assign select_ln441_28_fu_1635_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters17_051_fu_218 : patches_parameters1734_0_reg_972);

assign select_ln441_29_fu_1643_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters1735_read : patches_parameters1734_0_reg_972);

assign select_ln441_2_fu_1356_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters15_read : patches_parameters1413_0_reg_1006);

assign select_ln441_30_fu_1656_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters179_050_fu_214 : patches_parameters17936_0_reg_1016);

assign select_ln441_31_fu_1664_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters17937_read : patches_parameters17936_0_reg_1016);

assign select_ln441_32_fu_1677_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters28_048_fu_206 : patches_parameters2838_0_reg_1050);

assign select_ln441_33_fu_1685_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters2839_read : patches_parameters2838_0_reg_1050);

assign select_ln441_34_fu_1698_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters2810_046_fu_198 : patches_parameters281040_0_reg_1082);

assign select_ln441_35_fu_1706_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters281041_read : patches_parameters281040_0_reg_1082);

assign select_ln441_36_fu_1719_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters2943_read : patches_parameters2942_0_reg_1226);

assign select_ln441_37_fu_1726_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters29_040_fu_174 : patches_parameters2942_0_reg_1226);

assign select_ln441_38_fu_1734_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters291145_read : patches_parameters291144_0_reg_1204);

assign select_ln441_39_fu_1741_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters2911_041_fu_178 : patches_parameters291144_0_reg_1204);

assign select_ln441_3_fu_1363_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters1311_049_fu_210 : patches_parameters1413_0_reg_1006);

assign select_ln441_40_fu_1755_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters21047_read : patches_parameters21046_0_reg_1182);

assign select_ln441_41_fu_1762_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters210_042_fu_182 : patches_parameters21046_0_reg_1182);

assign select_ln441_42_fu_1776_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters2101249_read : patches_parameters2101248_0_reg_1160);

assign select_ln441_43_fu_1783_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters21012_043_fu_186 : patches_parameters2101248_0_reg_1160);

assign select_ln441_44_fu_1797_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters21152_read : patches_parameters21151_0_reg_1138);

assign select_ln441_45_fu_1804_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters21150_044_fu_190 : patches_parameters21151_0_reg_1138);

assign select_ln441_46_fu_1818_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters2111354_read : patches_parameters2111353_0_reg_1116);

assign select_ln441_47_fu_1825_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters21113_045_fu_194 : patches_parameters2111353_0_reg_1116);

assign select_ln441_4_fu_1377_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters127_read : patches_parameters126_0_reg_950);

assign select_ln441_5_fu_1384_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters12_052_fu_222 : patches_parameters126_0_reg_950);

assign select_ln441_6_fu_1398_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters131025_read : patches_parameters139_0_reg_896);

assign select_ln441_7_fu_1405_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters138_054_fu_230 : patches_parameters139_0_reg_896);

assign select_ln441_8_fu_1419_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters213_read : patches_parameters212_0_reg_840);

assign select_ln441_9_fu_1426_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters211_057_fu_242 : patches_parameters212_0_reg_840);

assign select_ln441_fu_1329_p3 = ((empty_fu_1325_p1[0:0] == 1'b1) ? patches_parameters2_read : patches_parameters13_0_reg_1060);

assign select_ln469_10_fu_2035_p3 = ((write_flag58_0_reg_806[0:0] == 1'b1) ? patches_parameters1525_058_fu_246 : p_read52);

assign select_ln469_11_fu_2042_p3 = ((write_flag63_0_reg_850[0:0] == 1'b1) ? patches_parameters157_056_fu_238 : p_read57);

assign select_ln469_12_fu_2049_p3 = ((write_flag68_0_reg_884[0:0] == 1'b1) ? patches_parameters16_055_fu_234 : p_read62);

assign select_ln469_13_fu_2056_p3 = ((write_flag73_0_reg_916[0:0] == 1'b1) ? patches_parameters168_053_fu_226 : p_read67);

assign select_ln469_14_fu_2063_p3 = ((write_flag78_0_reg_960[0:0] == 1'b1) ? patches_parameters17_051_fu_218 : p_read72);

assign select_ln469_15_fu_2070_p3 = ((write_flag83_0_reg_994[0:0] == 1'b1) ? patches_parameters179_050_fu_214 : p_read77);

assign select_ln469_16_fu_2077_p3 = ((write_flag88_0_reg_1026[0:0] == 1'b1) ? patches_parameters28_048_fu_206 : p_read82);

assign select_ln469_17_fu_2084_p3 = ((write_flag93_0_reg_1070[0:0] == 1'b1) ? patches_parameters2810_046_fu_198 : p_read87);

assign select_ln469_18_fu_2091_p3 = ((write_flag98_0_reg_1104[0:0] == 1'b1) ? patches_parameters29_040_fu_174 : p_read92);

assign select_ln469_19_fu_2098_p3 = ((write_flag103_0_reg_1214[0:0] == 1'b1) ? patches_parameters2911_041_fu_178 : p_read97);

assign select_ln469_1_fu_1972_p3 = ((write_flag9_0_reg_1038[0:0] == 1'b1) ? patches_parameters1311_049_fu_210 : p_read6);

assign select_ln469_20_fu_2105_p3 = ((write_flag108_0_reg_1192[0:0] == 1'b1) ? patches_parameters210_042_fu_182 : p_read102);

assign select_ln469_21_fu_2112_p3 = ((write_flag113_0_reg_1170[0:0] == 1'b1) ? patches_parameters21012_043_fu_186 : p_read107);

assign select_ln469_22_fu_2119_p3 = ((write_flag118_0_reg_1148[0:0] == 1'b1) ? patches_parameters21150_044_fu_190 : p_read112);

assign select_ln469_23_fu_2126_p3 = ((write_flag123_0_reg_1126[0:0] == 1'b1) ? patches_parameters21113_045_fu_194 : p_read117);

assign select_ln469_2_fu_1979_p3 = ((write_flag17_0_reg_982[0:0] == 1'b1) ? patches_parameters12_052_fu_222 : p_read12);

assign select_ln469_3_fu_1986_p3 = ((write_flag22_0_reg_928[0:0] == 1'b1) ? patches_parameters138_054_fu_230 : p_read17);

assign select_ln469_4_fu_1993_p3 = ((write_flag28_0_reg_872[0:0] == 1'b1) ? patches_parameters211_057_fu_242 : p_read22);

assign select_ln469_5_fu_2000_p3 = ((write_flag33_0_reg_818[0:0] == 1'b1) ? patches_parameters24_059_fu_250 : p_read27);

assign select_ln469_6_fu_2007_p3 = ((write_flag38_0_reg_762[0:0] == 1'b1) ? patches_parameters3_062_fu_262 : p_read32);

assign select_ln469_7_fu_2014_p3 = ((write_flag43_0_reg_708[0:0] == 1'b1) ? patches_parameters35_063_fu_266 : p_read37);

assign select_ln469_8_fu_2021_p3 = ((write_flag48_0_reg_740[0:0] == 1'b1) ? patches_parameters1420_061_fu_258 : p_read42);

assign select_ln469_9_fu_2028_p3 = ((write_flag53_0_reg_774[0:0] == 1'b1) ? patches_parameters146_060_fu_254 : p_read47);

assign select_ln469_fu_1965_p3 = ((write_flag_0_reg_1092[0:0] == 1'b1) ? patches_parameters_047_fu_202 : p_read);

assign tmp_fu_1317_p3 = i_reg_1236[32'd1];

assign xor_ln441_fu_1344_p2 = (empty_fu_1325_p1 ^ 1'd1);

endmodule //MPSQ_delete_patch_patches_parameters
