{
  "Top": "process_features",
  "RtlTop": "process_features",
  "RtlPrefix": "",
  "RtlSubPrefix": "process_features_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "weights": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "biases": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "biases_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "biases_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_csim -code_analyzer=1",
      "config_export -format=xo"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "process_features"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "14754813",
    "Latency": "14754812"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "process_features",
    "Version": "1.0",
    "DisplayName": "Process_features",
    "Revision": "2113747353",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_process_features_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/constants.h",
      "..\/..\/PrimaryCaps.cpp",
      "..\/..\/PrimaryCaps.h",
      "..\/..\/testing_suite.h"
    ],
    "TestBench": ["..\/..\/PrimaryCapsTestbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/process_features_biases_buffer_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_features_calculate_single_value.vhd",
      "impl\/vhdl\/process_features_calculate_single_value_Pipeline_1.vhd",
      "impl\/vhdl\/process_features_calculate_single_value_Pipeline_conv_kernel_depth_256.vhd",
      "impl\/vhdl\/process_features_calculate_single_value_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_157_2.vhd",
      "impl\/vhdl\/process_features_control_s_axi.vhd",
      "impl\/vhdl\/process_features_feature_collection_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_features_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/process_features_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/process_features_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/process_features_fsqrt_32ns_32ns_32_8_no_dsp_1.vhd",
      "impl\/vhdl\/process_features_gmem0_m_axi.vhd",
      "impl\/vhdl\/process_features_gmem1_m_axi.vhd",
      "impl\/vhdl\/process_features_gmem2_m_axi.vhd",
      "impl\/vhdl\/process_features_gmem3_m_axi.vhd",
      "impl\/vhdl\/process_features_input_buffer_4_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_features_input_buffer_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_features_mul_8ns_10ns_17_1_1.vhd",
      "impl\/vhdl\/process_features_mul_32s_32s_48_1_1.vhd",
      "impl\/vhdl\/process_features_output_buffer_4_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_features_process_features_Pipeline_2.vhd",
      "impl\/vhdl\/process_features_process_features_Pipeline_3.vhd",
      "impl\/vhdl\/process_features_process_features_Pipeline_5.vhd",
      "impl\/vhdl\/process_features_process_features_Pipeline_6.vhd",
      "impl\/vhdl\/process_features_process_features_Pipeline_8.vhd",
      "impl\/vhdl\/process_features_process_features_Pipeline_conv_weights.vhd",
      "impl\/vhdl\/process_features_process_features_Pipeline_VITIS_LOOP_189_1.vhd",
      "impl\/vhdl\/process_features_process_features_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VIT.vhd",
      "impl\/vhdl\/process_features_sdiv_49s_33s_49_53_1.vhd",
      "impl\/vhdl\/process_features_sdiv_65ns_32s_32_69_1.vhd",
      "impl\/vhdl\/process_features_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/process_features_sparsemux_9_3_32_1_1.vhd",
      "impl\/vhdl\/process_features_sparsemux_33_5_32_1_1.vhd",
      "impl\/vhdl\/process_features_sparsemux_163_7_32_1_1.vhd",
      "impl\/vhdl\/process_features_squash.vhd",
      "impl\/vhdl\/process_features_squash_input_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_features_squash_output_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_features_squash_Pipeline_1.vhd",
      "impl\/vhdl\/process_features_squash_Pipeline_2.vhd",
      "impl\/vhdl\/process_features_squash_Pipeline_6.vhd",
      "impl\/vhdl\/process_features_squash_Pipeline_VITIS_LOOP_272_1.vhd",
      "impl\/vhdl\/process_features_squash_Pipeline_VITIS_LOOP_283_3.vhd",
      "impl\/vhdl\/process_features_squash_Pipeline_VITIS_LOOP_296_5.vhd",
      "impl\/vhdl\/process_features_squash_scale_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_features_squash_squared_input_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_features_squash_squared_norm_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_features_weight_buffer_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/process_features.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/process_features_biases_buffer_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/process_features_calculate_single_value.v",
      "impl\/verilog\/process_features_calculate_single_value_Pipeline_1.v",
      "impl\/verilog\/process_features_calculate_single_value_Pipeline_conv_kernel_depth_256.v",
      "impl\/verilog\/process_features_calculate_single_value_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_157_2.v",
      "impl\/verilog\/process_features_control_s_axi.v",
      "impl\/verilog\/process_features_feature_collection_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_features_fifo_w32_d2_S.v",
      "impl\/verilog\/process_features_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/process_features_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/process_features_fsqrt_32ns_32ns_32_8_no_dsp_1.v",
      "impl\/verilog\/process_features_gmem0_m_axi.v",
      "impl\/verilog\/process_features_gmem1_m_axi.v",
      "impl\/verilog\/process_features_gmem2_m_axi.v",
      "impl\/verilog\/process_features_gmem3_m_axi.v",
      "impl\/verilog\/process_features_input_buffer_4_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/process_features_input_buffer_4_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/process_features_input_buffer_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/process_features_input_buffer_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/process_features_mul_8ns_10ns_17_1_1.v",
      "impl\/verilog\/process_features_mul_32s_32s_48_1_1.v",
      "impl\/verilog\/process_features_output_buffer_4_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/process_features_process_features_Pipeline_2.v",
      "impl\/verilog\/process_features_process_features_Pipeline_3.v",
      "impl\/verilog\/process_features_process_features_Pipeline_5.v",
      "impl\/verilog\/process_features_process_features_Pipeline_6.v",
      "impl\/verilog\/process_features_process_features_Pipeline_8.v",
      "impl\/verilog\/process_features_process_features_Pipeline_conv_weights.v",
      "impl\/verilog\/process_features_process_features_Pipeline_VITIS_LOOP_189_1.v",
      "impl\/verilog\/process_features_process_features_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VIT.v",
      "impl\/verilog\/process_features_sdiv_49s_33s_49_53_1.v",
      "impl\/verilog\/process_features_sdiv_65ns_32s_32_69_1.v",
      "impl\/verilog\/process_features_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/process_features_sparsemux_9_3_32_1_1.v",
      "impl\/verilog\/process_features_sparsemux_33_5_32_1_1.v",
      "impl\/verilog\/process_features_sparsemux_163_7_32_1_1.v",
      "impl\/verilog\/process_features_squash.v",
      "impl\/verilog\/process_features_squash_input_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_features_squash_output_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_features_squash_Pipeline_1.v",
      "impl\/verilog\/process_features_squash_Pipeline_2.v",
      "impl\/verilog\/process_features_squash_Pipeline_6.v",
      "impl\/verilog\/process_features_squash_Pipeline_VITIS_LOOP_272_1.v",
      "impl\/verilog\/process_features_squash_Pipeline_VITIS_LOOP_283_3.v",
      "impl\/verilog\/process_features_squash_Pipeline_VITIS_LOOP_296_5.v",
      "impl\/verilog\/process_features_squash_scale_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_features_squash_squared_input_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_features_squash_squared_norm_RAM_AUTO_1R1W.v",
      "impl\/verilog\/process_features_weight_buffer_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/process_features.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/process_features_v1_0\/data\/process_features.mdd",
      "impl\/misc\/drivers\/process_features_v1_0\/data\/process_features.tcl",
      "impl\/misc\/drivers\/process_features_v1_0\/data\/process_features.yaml",
      "impl\/misc\/drivers\/process_features_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/process_features_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/process_features_v1_0\/src\/xprocess_features.c",
      "impl\/misc\/drivers\/process_features_v1_0\/src\/xprocess_features.h",
      "impl\/misc\/drivers\/process_features_v1_0\/src\/xprocess_features_hw.h",
      "impl\/misc\/drivers\/process_features_v1_0\/src\/xprocess_features_linux.c",
      "impl\/misc\/drivers\/process_features_v1_0\/src\/xprocess_features_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/process_features_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "..\/process_features.xo",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/process_features.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "process_features_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name process_features_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name process_features_fsqrt_32ns_32ns_32_8_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_r_1",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 31 to 0 of input_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_r_2",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 63 to 32 of input_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "weights_1",
          "access": "W",
          "description": "Data signal of weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights",
              "access": "W",
              "description": "Bit 31 to 0 of weights"
            }]
        },
        {
          "offset": "0x20",
          "name": "weights_2",
          "access": "W",
          "description": "Data signal of weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights",
              "access": "W",
              "description": "Bit 63 to 32 of weights"
            }]
        },
        {
          "offset": "0x28",
          "name": "biases_1",
          "access": "W",
          "description": "Data signal of biases",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "biases",
              "access": "W",
              "description": "Bit 31 to 0 of biases"
            }]
        },
        {
          "offset": "0x2c",
          "name": "biases_2",
          "access": "W",
          "description": "Data signal of biases",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "biases",
              "access": "W",
              "description": "Bit 63 to 32 of biases"
            }]
        },
        {
          "offset": "0x34",
          "name": "output_r_1",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x38",
          "name": "output_r_2",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "biases"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "input"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "2",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "2",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "weights"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "biases"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "biases"
        }
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "process_features",
      "BindInstances": "weights_stream_fifo_U feature_collection_U output_buffer_U input_buffer_U input_buffer_4_U input_buffer_5_U input_buffer_6_U input_buffer_7_U input_buffer_8_U input_buffer_9_U input_buffer_10_U input_buffer_11_U input_buffer_12_U input_buffer_13_U input_buffer_14_U input_buffer_15_U input_buffer_16_U input_buffer_17_U input_buffer_18_U input_buffer_19_U input_buffer_20_U input_buffer_21_U input_buffer_22_U input_buffer_23_U input_buffer_24_U input_buffer_25_U input_buffer_26_U input_buffer_27_U input_buffer_28_U input_buffer_29_U input_buffer_30_U input_buffer_31_U input_buffer_32_U input_buffer_33_U input_buffer_34_U output_buffer_4_U weight_buffer_U biases_buffer_U conv_output_U reshape_output_U icmp_ln99_fu_633_p2 add_ln99_fu_639_p2 add_ln109_1_fu_668_p2 icmp_ln109_fu_674_p2 add_ln109_fu_680_p2 empty_87_fu_706_p2 icmp_ln111_fu_720_p2 add_ln111_fu_726_p2 add_ln115_fu_746_p2 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U",
      "Instances": [
        {
          "ModuleName": "process_features_Pipeline_VITIS_LOOP_189_1",
          "InstanceName": "grp_process_features_Pipeline_VITIS_LOOP_189_1_fu_431",
          "BindInstances": "icmp_ln189_fu_120_p2 add_ln189_fu_126_p2 icmp_ln192_fu_136_p2"
        },
        {
          "ModuleName": "process_features_Pipeline_2",
          "InstanceName": "grp_process_features_Pipeline_2_fu_439",
          "BindInstances": "exitcond23_i15_fu_657_p2 empty_fu_663_p2 empty_79_fu_687_p2"
        },
        {
          "ModuleName": "process_features_Pipeline_3",
          "InstanceName": "grp_process_features_Pipeline_3_fu_478",
          "BindInstances": "exitcond22_i14_fu_124_p2 empty_fu_130_p2 empty_74_fu_140_p2"
        },
        {
          "ModuleName": "process_features_Pipeline_conv_weights",
          "InstanceName": "grp_process_features_Pipeline_conv_weights_fu_486",
          "BindInstances": "icmp_ln104_fu_118_p2 add_ln104_fu_124_p2 add_ln106_fu_141_p2 icmp_ln106_fu_147_p2 select_ln106_fu_153_p3 add_ln104_1_fu_161_p2 shl_ln107_fu_202_p2 shl_ln107_1_fu_221_p2"
        },
        {
          "ModuleName": "process_features_Pipeline_5",
          "InstanceName": "grp_process_features_Pipeline_5_fu_492",
          "BindInstances": "exitcond_i9_fu_73_p2 empty_fu_79_p2"
        },
        {
          "ModuleName": "calculate_single_value",
          "InstanceName": "grp_calculate_single_value_fu_498",
          "BindInstances": "mul12_fu_1542_p2 add14_2_fu_1558_p2 add14_3_fu_1565_p2 add14_4_fu_1572_p2 add14_5_fu_1579_p2 add14_6_fu_1586_p2 add14_7_fu_1593_p2 add14_8_fu_1600_p2",
          "Instances": [
            {
              "ModuleName": "calculate_single_value_Pipeline_1",
              "InstanceName": "grp_calculate_single_value_Pipeline_1_fu_778",
              "BindInstances": "add_ln124_fu_1228_p2 icmp_ln124_fu_1634_p2"
            },
            {
              "ModuleName": "calculate_single_value_Pipeline_conv_kernel_depth_256",
              "InstanceName": "grp_calculate_single_value_Pipeline_conv_kernel_depth_256_fu_862",
              "BindInstances": "icmp_ln126_fu_14635_p2 add_ln126_fu_14641_p2 mul_8ns_10ns_17_1_1_U204 add13_fu_14666_p2 add_ln137_fu_14672_p2 sparsemux_33_5_32_1_1_U205 mul_32s_32s_48_1_1_U123 add_ln139_fu_18723_p2 add_ln137_1_fu_14720_p2 sparsemux_33_5_32_1_1_U206 mul_32s_32s_48_1_1_U124 add_ln139_1_fu_18827_p2 add_ln137_2_fu_14764_p2 sparsemux_33_5_32_1_1_U207 mul_32s_32s_48_1_1_U125 add_ln139_2_fu_18931_p2 add_ln137_3_fu_14808_p2 sparsemux_33_5_32_1_1_U208 mul_32s_32s_48_1_1_U126 add_ln139_3_fu_19035_p2 add_ln137_4_fu_14852_p2 sparsemux_33_5_32_1_1_U209 mul_32s_32s_48_1_1_U127 add_ln139_4_fu_19139_p2 add_ln137_5_fu_14896_p2 sparsemux_33_5_32_1_1_U210 mul_32s_32s_48_1_1_U128 add_ln139_5_fu_19243_p2 add_ln137_6_fu_14940_p2 sparsemux_33_5_32_1_1_U211 mul_32s_32s_48_1_1_U129 add_ln139_6_fu_19347_p2 add_ln137_7_fu_14984_p2 sparsemux_33_5_32_1_1_U212 mul_32s_32s_48_1_1_U130 add_ln139_7_fu_19451_p2 add_ln137_8_fu_15028_p2 sparsemux_33_5_32_1_1_U213 mul_32s_32s_48_1_1_U131 add_ln139_8_fu_19555_p2 add_ln137_9_fu_15082_p2 sparsemux_33_5_32_1_1_U214 mul_32s_32s_48_1_1_U132 add_ln139_9_fu_19659_p2 add_ln137_10_fu_15127_p2 sparsemux_33_5_32_1_1_U215 mul_32s_32s_48_1_1_U133 add_ln139_10_fu_19763_p2 add_ln137_11_fu_15172_p2 sparsemux_33_5_32_1_1_U216 mul_32s_32s_48_1_1_U134 add_ln139_11_fu_19867_p2 add_ln137_12_fu_15217_p2 sparsemux_33_5_32_1_1_U217 mul_32s_32s_48_1_1_U135 add_ln139_12_fu_19971_p2 add_ln137_13_fu_15262_p2 sparsemux_33_5_32_1_1_U218 mul_32s_32s_48_1_1_U136 add_ln139_13_fu_20075_p2 add_ln137_14_fu_15307_p2 sparsemux_33_5_32_1_1_U219 mul_32s_32s_48_1_1_U137 add_ln139_14_fu_20179_p2 add_ln137_15_fu_15352_p2 sparsemux_33_5_32_1_1_U220 mul_32s_32s_48_1_1_U138 add_ln139_15_fu_20283_p2 add_ln137_16_fu_15397_p2 sparsemux_33_5_32_1_1_U221 mul_32s_32s_48_1_1_U139 add_ln139_16_fu_20387_p2 add_ln137_17_fu_15442_p2 sparsemux_33_5_32_1_1_U222 mul_32s_32s_48_1_1_U140 add_ln139_17_fu_20491_p2 add_ln137_18_fu_15497_p2 sparsemux_33_5_32_1_1_U223 mul_32s_32s_48_1_1_U141 add_ln139_18_fu_20595_p2 add_ln137_19_fu_15542_p2 sparsemux_33_5_32_1_1_U224 mul_32s_32s_48_1_1_U142 add_ln139_19_fu_20699_p2 add_ln137_20_fu_15587_p2 sparsemux_33_5_32_1_1_U225 mul_32s_32s_48_1_1_U143 add_ln139_20_fu_20803_p2 add_ln137_21_fu_15632_p2 sparsemux_33_5_32_1_1_U226 mul_32s_32s_48_1_1_U144 add_ln139_21_fu_20907_p2 add_ln137_22_fu_15677_p2 sparsemux_33_5_32_1_1_U227 mul_32s_32s_48_1_1_U145 add_ln139_22_fu_21011_p2 add_ln137_23_fu_15722_p2 sparsemux_33_5_32_1_1_U228 mul_32s_32s_48_1_1_U146 add_ln139_23_fu_21115_p2 add_ln137_24_fu_15767_p2 sparsemux_33_5_32_1_1_U229 mul_32s_32s_48_1_1_U147 add_ln139_24_fu_21219_p2 add_ln137_25_fu_15812_p2 sparsemux_33_5_32_1_1_U230 mul_32s_32s_48_1_1_U148 add_ln139_25_fu_21323_p2 add_ln137_26_fu_15857_p2 sparsemux_33_5_32_1_1_U231 mul_32s_32s_48_1_1_U149 add_ln139_26_fu_21427_p2 add_ln137_27_fu_15912_p2 sparsemux_33_5_32_1_1_U232 mul_32s_32s_48_1_1_U150 add_ln139_27_fu_21531_p2 add_ln137_28_fu_15957_p2 sparsemux_33_5_32_1_1_U233 mul_32s_32s_48_1_1_U151 add_ln139_28_fu_21635_p2 add_ln137_29_fu_16002_p2 sparsemux_33_5_32_1_1_U234 mul_32s_32s_48_1_1_U152 add_ln139_29_fu_21739_p2 add_ln137_30_fu_16047_p2 sparsemux_33_5_32_1_1_U235 mul_32s_32s_48_1_1_U153 add_ln139_30_fu_21843_p2 add_ln137_31_fu_16092_p2 sparsemux_33_5_32_1_1_U236 mul_32s_32s_48_1_1_U154 add_ln139_31_fu_21947_p2 add_ln137_32_fu_16137_p2 sparsemux_33_5_32_1_1_U237 mul_32s_32s_48_1_1_U155 add_ln139_32_fu_22051_p2 add_ln137_33_fu_16182_p2 sparsemux_33_5_32_1_1_U238 mul_32s_32s_48_1_1_U156 add_ln139_33_fu_22155_p2 add_ln137_34_fu_16227_p2 sparsemux_33_5_32_1_1_U239 mul_32s_32s_48_1_1_U157 add_ln139_34_fu_22259_p2 add_ln137_35_fu_16272_p2 sparsemux_33_5_32_1_1_U240 mul_32s_32s_48_1_1_U158 add_ln139_35_fu_22363_p2 add_ln137_36_fu_16327_p2 sparsemux_33_5_32_1_1_U241 mul_32s_32s_48_1_1_U159 add_ln139_36_fu_22467_p2 add_ln137_37_fu_16372_p2 sparsemux_33_5_32_1_1_U242 mul_32s_32s_48_1_1_U160 add_ln139_37_fu_22571_p2 add_ln137_38_fu_16417_p2 sparsemux_33_5_32_1_1_U243 mul_32s_32s_48_1_1_U161 add_ln139_38_fu_22675_p2 add_ln137_39_fu_16462_p2 sparsemux_33_5_32_1_1_U244 mul_32s_32s_48_1_1_U162 add_ln139_39_fu_22779_p2 add_ln137_40_fu_16507_p2 sparsemux_33_5_32_1_1_U245 mul_32s_32s_48_1_1_U163 add_ln139_40_fu_22883_p2 add_ln137_41_fu_16552_p2 sparsemux_33_5_32_1_1_U246 mul_32s_32s_48_1_1_U164 add_ln139_41_fu_22987_p2 add_ln137_42_fu_16597_p2 sparsemux_33_5_32_1_1_U247 mul_32s_32s_48_1_1_U165 add_ln139_42_fu_23091_p2 add_ln137_43_fu_16642_p2 sparsemux_33_5_32_1_1_U248 mul_32s_32s_48_1_1_U166 add_ln139_43_fu_23195_p2 add_ln137_44_fu_16687_p2 sparsemux_33_5_32_1_1_U249 mul_32s_32s_48_1_1_U167 add_ln139_44_fu_23299_p2 add_ln137_45_fu_16742_p2 sparsemux_33_5_32_1_1_U250 mul_32s_32s_48_1_1_U168 add_ln139_45_fu_23403_p2 add_ln137_46_fu_16787_p2 sparsemux_33_5_32_1_1_U251 mul_32s_32s_48_1_1_U169 add_ln139_46_fu_23507_p2 add_ln137_47_fu_16832_p2 sparsemux_33_5_32_1_1_U252 mul_32s_32s_48_1_1_U170 add_ln139_47_fu_23611_p2 add_ln137_48_fu_16877_p2 sparsemux_33_5_32_1_1_U253 mul_32s_32s_48_1_1_U171 add_ln139_48_fu_23715_p2 add_ln137_49_fu_16922_p2 sparsemux_33_5_32_1_1_U254 mul_32s_32s_48_1_1_U172 add_ln139_49_fu_23819_p2 add_ln137_50_fu_16967_p2 sparsemux_33_5_32_1_1_U255 mul_32s_32s_48_1_1_U173 add_ln139_50_fu_23923_p2 add_ln137_51_fu_17012_p2 sparsemux_33_5_32_1_1_U256 mul_32s_32s_48_1_1_U174 add_ln139_51_fu_24027_p2 add_ln137_52_fu_17057_p2 sparsemux_33_5_32_1_1_U257 mul_32s_32s_48_1_1_U175 add_ln139_52_fu_24131_p2 add_ln137_53_fu_17102_p2 sparsemux_33_5_32_1_1_U258 mul_32s_32s_48_1_1_U176 add_ln139_53_fu_24235_p2 add_ln137_54_fu_17157_p2 sparsemux_33_5_32_1_1_U259 mul_32s_32s_48_1_1_U177 add_ln139_54_fu_24339_p2 add_ln137_55_fu_17202_p2 sparsemux_33_5_32_1_1_U260 mul_32s_32s_48_1_1_U178 add_ln139_55_fu_24443_p2 add_ln137_56_fu_17247_p2 sparsemux_33_5_32_1_1_U261 mul_32s_32s_48_1_1_U179 add_ln139_56_fu_24547_p2 add_ln137_57_fu_17292_p2 sparsemux_33_5_32_1_1_U262 mul_32s_32s_48_1_1_U180 add_ln139_57_fu_24651_p2 add_ln137_58_fu_17337_p2 sparsemux_33_5_32_1_1_U263 mul_32s_32s_48_1_1_U181 add_ln139_58_fu_24755_p2 add_ln137_59_fu_17382_p2 sparsemux_33_5_32_1_1_U264 mul_32s_32s_48_1_1_U182 add_ln139_59_fu_24859_p2 add_ln137_60_fu_17427_p2 sparsemux_33_5_32_1_1_U265 mul_32s_32s_48_1_1_U183 add_ln139_60_fu_24963_p2 add_ln137_61_fu_17472_p2 sparsemux_33_5_32_1_1_U266 mul_32s_32s_48_1_1_U184 add_ln139_61_fu_25067_p2 add_ln137_62_fu_17517_p2 sparsemux_33_5_32_1_1_U267 mul_32s_32s_48_1_1_U185 add_ln139_62_fu_25171_p2 add_ln137_63_fu_17572_p2 sparsemux_33_5_32_1_1_U268 mul_32s_32s_48_1_1_U186 add_ln139_63_fu_25275_p2 add_ln137_64_fu_17617_p2 sparsemux_33_5_32_1_1_U269 mul_32s_32s_48_1_1_U187 add_ln139_64_fu_25379_p2 add_ln137_65_fu_17662_p2 sparsemux_33_5_32_1_1_U270 mul_32s_32s_48_1_1_U188 add_ln139_65_fu_25483_p2 add_ln137_66_fu_17707_p2 sparsemux_33_5_32_1_1_U271 mul_32s_32s_48_1_1_U189 add_ln139_66_fu_25587_p2 add_ln137_67_fu_17752_p2 sparsemux_33_5_32_1_1_U272 mul_32s_32s_48_1_1_U190 add_ln139_67_fu_25691_p2 add_ln137_68_fu_17797_p2 sparsemux_33_5_32_1_1_U273 mul_32s_32s_48_1_1_U191 add_ln139_68_fu_25795_p2 add_ln137_69_fu_17842_p2 sparsemux_33_5_32_1_1_U274 mul_32s_32s_48_1_1_U192 add_ln139_69_fu_25899_p2 add_ln137_70_fu_17887_p2 sparsemux_33_5_32_1_1_U275 mul_32s_32s_48_1_1_U193 add_ln139_70_fu_26003_p2 add_ln137_71_fu_17932_p2 sparsemux_33_5_32_1_1_U276 mul_32s_32s_48_1_1_U194 add_ln139_71_fu_26107_p2 add_ln137_72_fu_17987_p2 sparsemux_33_5_32_1_1_U277 mul_32s_32s_48_1_1_U195 add_ln139_72_fu_26211_p2 add_ln137_73_fu_18032_p2 sparsemux_33_5_32_1_1_U278 mul_32s_32s_48_1_1_U196 add_ln139_73_fu_26315_p2 add_ln137_74_fu_18077_p2 sparsemux_33_5_32_1_1_U279 mul_32s_32s_48_1_1_U197 add_ln139_74_fu_26419_p2 add_ln137_75_fu_18122_p2 sparsemux_33_5_32_1_1_U280 mul_32s_32s_48_1_1_U198 add_ln139_75_fu_26523_p2 add_ln137_76_fu_18167_p2 sparsemux_33_5_32_1_1_U281 mul_32s_32s_48_1_1_U199 add_ln139_76_fu_26627_p2 add_ln137_77_fu_18212_p2 sparsemux_33_5_32_1_1_U282 mul_32s_32s_48_1_1_U200 add_ln139_77_fu_26731_p2 add_ln137_78_fu_18257_p2 sparsemux_33_5_32_1_1_U283 mul_32s_32s_48_1_1_U201 add_ln139_78_fu_26835_p2 add_ln137_79_fu_18302_p2 sparsemux_33_5_32_1_1_U284 mul_32s_32s_48_1_1_U202 add_ln139_79_fu_26939_p2 add_ln137_80_fu_18347_p2 sparsemux_33_5_32_1_1_U285 mul_32s_32s_48_1_1_U203 add_ln139_80_fu_27043_p2"
            },
            {
              "ModuleName": "calculate_single_value_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_157_2",
              "InstanceName": "grp_calculate_single_value_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_157_2_fu_1103",
              "BindInstances": "icmp_ln154_fu_891_p2 add_ln154_fu_897_p2 icmp_ln157_fu_912_p2 select_ln153_fu_918_p3 add_ln154_1_fu_926_p2 select_ln154_fu_932_p3 sparsemux_163_7_32_1_1_U508 result_fu_1300_p2 add_ln157_fu_1306_p2"
            }
          ]
        },
        {
          "ModuleName": "process_features_Pipeline_6",
          "InstanceName": "grp_process_features_Pipeline_6_fu_539",
          "BindInstances": "exitcond24_i8_fu_73_p2 empty_fu_79_p2"
        },
        {
          "ModuleName": "process_features_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VIT",
          "InstanceName": "grp_process_features_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VIT_fu_545",
          "BindInstances": "icmp_ln234_fu_178_p2 add_ln234_fu_184_p2 icmp_ln236_fu_208_p2 select_ln234_fu_214_p3 xor_ln234_fu_222_p2 icmp_ln240_fu_228_p2 icmp_ln238_fu_234_p2 and_ln234_1_fu_240_p2 add_ln234_1_fu_246_p2 select_ln234_1_fu_252_p3 add_ln236_fu_260_p2 empty_fu_266_p2 current_kernel_mid26_fu_272_p3 exitcond_flatten_not_fu_280_p2 not_exitcond_flatten_mid239_fu_286_p2 and_ln234_fu_292_p2 icmp_ln240_mid213_fu_298_p2 select_ln236_fu_304_p3 add_ln238_fu_312_p2 empty_68_fu_318_p2 empty_69_fu_324_p2 current_dim_mid2_fu_330_p3 select_ln238_fu_338_p3 empty_70_fu_366_p2 add_ln242_fu_384_p2 add_ln242_4_fu_410_p2 icmp_ln243_fu_437_p2 add_ln244_fu_531_p2 out_vector_fu_537_p3 add_ln240_fu_443_p2 add_ln238_1_fu_449_p2 select_ln238_1_fu_455_p3 add_ln236_1_fu_463_p2 select_ln236_1_fu_469_p3"
        },
        {
          "ModuleName": "process_features_Pipeline_8",
          "InstanceName": "grp_process_features_Pipeline_8_fu_551",
          "BindInstances": "exitcond_i103_fu_73_p2 empty_fu_79_p2"
        },
        {
          "ModuleName": "squash",
          "InstanceName": "grp_squash_fu_557",
          "BindInstances": "input_buffer_U input_buffer_1_U input_buffer_2_U input_buffer_3_U output_buffer_U output_buffer_1_U output_buffer_2_U output_buffer_3_U squared_input_U squared_input_1_U squared_input_2_U squared_input_3_U squared_norm_U scale_U",
          "Instances": [
            {
              "ModuleName": "squash_Pipeline_1",
              "InstanceName": "grp_squash_Pipeline_1_fu_149",
              "BindInstances": "add_ln264_fu_53_p2 icmp_ln264_fu_59_p2"
            },
            {
              "ModuleName": "squash_Pipeline_2",
              "InstanceName": "grp_squash_Pipeline_2_fu_154",
              "BindInstances": "exitcond515_fu_133_p2 empty_fu_139_p2"
            },
            {
              "ModuleName": "squash_Pipeline_VITIS_LOOP_272_1",
              "InstanceName": "grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164",
              "BindInstances": "icmp_ln272_fu_298_p2 add_ln272_fu_304_p2 mul_32s_32s_48_1_1_U641 mul_32s_32s_48_1_1_U642 mul_32s_32s_48_1_1_U643 mul_32s_32s_48_1_1_U644 mul_32s_32s_48_1_1_U645 mul_32s_32s_48_1_1_U646 mul_32s_32s_48_1_1_U647 mul_32s_32s_48_1_1_U648"
            },
            {
              "ModuleName": "squash_Pipeline_VITIS_LOOP_283_3",
              "InstanceName": "grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176",
              "BindInstances": "icmp_ln283_fu_302_p2 add_ln283_fu_308_p2 add_ln288_fu_356_p2 add_ln288_1_fu_362_p2 add_ln291_fu_409_p2 sdiv_49s_33s_49_53_1_U659 icmp_ln291_fu_437_p2 sub_ln291_fu_451_p2 select_ln291_fu_457_p3 tmp_3_fu_490_p3 sub_ln291_1_fu_506_p2 add_ln291_1_fu_512_p2 icmp_ln291_1_fu_528_p2 sub_ln291_7_fu_538_p2 lshr_ln291_2_fu_548_p2 and_ln291_3_fu_558_p2 icmp_ln291_2_fu_563_p2 phi_ln291_fu_569_p2 xor_ln291_2_fu_583_p2 and_ln291_fu_597_p2 or_ln291_fu_603_p2 icmp_ln291_3_fu_617_p2 add_ln291_2_fu_623_p2 lshr_ln291_fu_633_p2 sub_ln291_2_fu_639_p2 shl_ln291_fu_649_p2 cond49_i_i_in_fu_655_p3 add_ln291_3_fu_671_p2 select_ln291_1_fu_699_p3 retval_0_i_i_fu_745_p3 fsqrt_32ns_32ns_32_8_no_dsp_1_U658 fpext_32ns_64_2_no_dsp_1_U657 sub_ln291_3_fu_798_p2 select_ln291_2_fu_804_p3 icmp_ln291_4_fu_812_p2 sub_ln291_4_fu_818_p2 icmp_ln291_5_fu_828_p2 add_ln291_5_fu_834_p2 sub_ln291_5_fu_840_p2 select_ln291_3_fu_846_p3 icmp_ln291_6_fu_858_p2 icmp_ln291_7_fu_868_p2 ashr_ln291_fu_878_p2 select_ln291_6_fu_888_p3 ref_tmp_i_i_4_fu_974_p6 icmp_ln291_8_fu_914_p2 shl_ln291_1_fu_920_p2 ref_tmp_i_i_4_fu_974_p8 xor_ln291_fu_934_p2 and_ln291_1_fu_940_p2 or_ln291_1_fu_946_p2 xor_ln291_1_fu_952_p2 and_ln291_2_fu_958_p2 sparsemux_9_3_32_1_1_U660 sdiv_65ns_32s_32_69_1_U661"
            },
            {
              "ModuleName": "squash_Pipeline_VITIS_LOOP_296_5",
              "InstanceName": "grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186",
              "BindInstances": "icmp_ln296_fu_313_p2 add_ln296_fu_319_p2 mul_32s_32s_48_1_1_U673 mul_32s_32s_48_1_1_U674 mul_32s_32s_48_1_1_U675 mul_32s_32s_48_1_1_U676 mul_32s_32s_48_1_1_U677 mul_32s_32s_48_1_1_U678 mul_32s_32s_48_1_1_U679 mul_32s_32s_48_1_1_U680"
            },
            {
              "ModuleName": "squash_Pipeline_6",
              "InstanceName": "grp_squash_Pipeline_6_fu_199",
              "BindInstances": "exitcond1_fu_177_p2 empty_fu_183_p2 sparsemux_9_2_32_1_1_U690 empty_64_fu_215_p2 empty_61_fu_286_p3"
            }
          ]
        }
      ]
    },
    "Info": {
      "process_features_Pipeline_VITIS_LOOP_189_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_features_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_features_Pipeline_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_features_Pipeline_conv_weights": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculate_single_value_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculate_single_value_Pipeline_conv_kernel_depth_256": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculate_single_value_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_157_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculate_single_value": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_features_Pipeline_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_features_Pipeline_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_features_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VIT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_features_Pipeline_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "squash_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "squash_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "squash_Pipeline_VITIS_LOOP_272_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "squash_Pipeline_VITIS_LOOP_283_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "squash_Pipeline_VITIS_LOOP_296_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "squash_Pipeline_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "squash": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_features": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "process_features_Pipeline_VITIS_LOOP_189_1": {
        "Latency": {
          "LatencyBest": "5308419",
          "LatencyAvg": "5308419",
          "LatencyWorst": "5308419",
          "PipelineII": "5308417",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_189_1",
            "TripCount": "5308416",
            "Latency": "5308417",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1024",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "157",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_features_Pipeline_2": {
        "Latency": {
          "LatencyBest": "102403",
          "LatencyAvg": "102403",
          "LatencyWorst": "102403",
          "PipelineII": "102401",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "102400",
            "Latency": "102401",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1079",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "136",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_features_Pipeline_3": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1028",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "121",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_features_Pipeline_conv_weights": {
        "Latency": {
          "LatencyBest": "20738",
          "LatencyAvg": "20738",
          "LatencyWorst": "20738",
          "PipelineII": "20737",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.463"
        },
        "Loops": [{
            "Name": "conv_weights",
            "TripCount": "20736",
            "Latency": "20736",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "64",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "3662",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculate_single_value_Pipeline_1": {
        "Latency": {
          "LatencyBest": "81",
          "LatencyAvg": "81",
          "LatencyWorst": "81",
          "PipelineII": "80",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.627"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "80",
            "Latency": "79",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "55",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculate_single_value_Pipeline_conv_kernel_depth_256": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.663"
        },
        "Loops": [{
            "Name": "conv_kernel_depth_256",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "324",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "12",
          "FF": "7862",
          "AVAIL_FF": "548160",
          "UTIL_FF": "1",
          "LUT": "22028",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculate_single_value_Pipeline_VITIS_LOOP_154_1_VITIS_LOOP_157_2": {
        "Latency": {
          "LatencyBest": "83",
          "LatencyAvg": "83",
          "LatencyWorst": "83",
          "PipelineII": "82",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.840"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_154_1_VITIS_LOOP_157_2",
            "TripCount": "81",
            "Latency": "81",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "49",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "633",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calculate_single_value": {
        "Latency": {
          "LatencyBest": "429",
          "LatencyAvg": "429",
          "LatencyWorst": "429",
          "PipelineII": "429",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.663"
        },
        "Area": {
          "DSP": "324",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "12",
          "FF": "7965",
          "AVAIL_FF": "548160",
          "UTIL_FF": "1",
          "LUT": "22858",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_features_Pipeline_5": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9217",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "80",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_features_Pipeline_6": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9217",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "80",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_features_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VIT": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9217",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.864"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_234_1_VITIS_LOOP_236_2_VITIS_LOOP_238_3_VITIS_LOOP_240_4",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "95",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "510",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_features_Pipeline_8": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9217",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "80",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "squash_Pipeline_1": {
        "Latency": {
          "LatencyBest": "1152",
          "LatencyAvg": "1152",
          "LatencyWorst": "1152",
          "PipelineII": "1151",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.664"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1151",
            "Latency": "1150",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "63",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "squash_Pipeline_2": {
        "Latency": {
          "LatencyBest": "9218",
          "LatencyAvg": "9218",
          "LatencyWorst": "9218",
          "PipelineII": "9217",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "9216",
            "Latency": "9216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "80",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "squash_Pipeline_VITIS_LOOP_272_1": {
        "Latency": {
          "LatencyBest": "1154",
          "LatencyAvg": "1154",
          "LatencyWorst": "1154",
          "PipelineII": "1153",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.894"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_272_1",
            "TripCount": "1152",
            "Latency": "1152",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "1",
          "FF": "36",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "234",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "squash_Pipeline_VITIS_LOOP_283_3": {
        "Latency": {
          "LatencyBest": "1274",
          "LatencyAvg": "1274",
          "LatencyWorst": "1274",
          "PipelineII": "1153",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.876"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_283_3",
            "TripCount": "1152",
            "Latency": "1272",
            "PipelineII": "1",
            "PipelineDepth": "122"
          }],
        "Area": {
          "FF": "14392",
          "AVAIL_FF": "548160",
          "UTIL_FF": "2",
          "LUT": "12666",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "squash_Pipeline_VITIS_LOOP_296_5": {
        "Latency": {
          "LatencyBest": "1154",
          "LatencyAvg": "1154",
          "LatencyWorst": "1154",
          "PipelineII": "1153",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.894"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_296_5",
            "TripCount": "1152",
            "Latency": "1152",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "1",
          "FF": "36",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "234",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "squash_Pipeline_6": {
        "Latency": {
          "LatencyBest": "9219",
          "LatencyAvg": "9219",
          "LatencyWorst": "9219",
          "PipelineII": "9217",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "9216",
            "Latency": "9217",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "535",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "607",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "squash": {
        "Latency": {
          "LatencyBest": "22098",
          "LatencyAvg": "22098",
          "LatencyWorst": "22098",
          "PipelineII": "22098",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "104",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "5",
          "DSP": "64",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "2",
          "FF": "15187",
          "AVAIL_FF": "548160",
          "UTIL_FF": "2",
          "LUT": "15403",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_features": {
        "Latency": {
          "LatencyBest": "14754812",
          "LatencyAvg": "14754812",
          "LatencyWorst": "14754812",
          "PipelineII": "14754813",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_99_1",
            "TripCount": "256",
            "Latency": "9284864",
            "PipelineII": "",
            "PipelineDepth": "36269",
            "Loops": [{
                "Name": "conv_kernel_length_6",
                "TripCount": "6",
                "Latency": "15528",
                "PipelineII": "",
                "PipelineDepth": "2588",
                "Loops": [{
                    "Name": "conv_kernel_width_6",
                    "TripCount": "6",
                    "Latency": "2586",
                    "PipelineII": "",
                    "PipelineDepth": "431"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "1298",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "71",
          "DSP": "388",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "15",
          "FF": "33766",
          "AVAIL_FF": "548160",
          "UTIL_FF": "6",
          "LUT": "53723",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "19",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-23 11:33:39 NZST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
