
---------- Begin Simulation Statistics ----------
final_tick                                 2104664500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131617                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725096                       # Number of bytes of host memory used
host_op_rate                                   242116                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.08                       # Real time elapsed on the host
host_tick_rate                               72384070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826930                       # Number of instructions simulated
sim_ops                                       7039842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002105                       # Number of seconds simulated
sim_ticks                                  2104664500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5092454                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3577389                       # number of cc regfile writes
system.cpu.committedInsts                     3826930                       # Number of Instructions Simulated
system.cpu.committedOps                       7039842                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.099923                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.099923                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    216844                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142740                       # number of floating regfile writes
system.cpu.idleCycles                          146659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84233                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   980460                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.181567                       # Inst execution rate
system.cpu.iew.exec_refs                      1565273                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     486153                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  457394                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1218367                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                236                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8374                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               621000                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10345329                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1079120                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            172249                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9182935                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4908                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                122828                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80528                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                129190                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            345                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        47049                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37184                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12942867                       # num instructions consuming a value
system.cpu.iew.wb_count                       9071641                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532054                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6886307                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.155127                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9130733                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15176539                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8744326                       # number of integer regfile writes
system.cpu.ipc                               0.909154                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.909154                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182235      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6855503     73.28%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20546      0.22%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632009      6.76%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1290      0.01%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31210      0.33%     82.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12008      0.13%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8711      0.09%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             552      0.01%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             274      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1028040     10.99%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              448368      4.79%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77341      0.83%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          53403      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9355184                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  227748                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              437587                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       195537                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             355508                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      139948                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014959                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  111641     79.77%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    428      0.31%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     40      0.03%     80.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    66      0.05%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4005      2.86%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5018      3.59%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12756      9.11%     95.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5994      4.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9085149                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22493311                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8876104                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13295613                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10342629                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9355184                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2700                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3305481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17911                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2485                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4204380                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4062671                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.302718                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.374038                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1570300     38.65%     38.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              322019      7.93%     46.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              464739     11.44%     58.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              447599     11.02%     69.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              402122      9.90%     78.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              308710      7.60%     86.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              294068      7.24%     93.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              180468      4.44%     98.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               72646      1.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4062671                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.222488                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            222155                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           151640                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1218367                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              621000                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3404128                       # number of misc regfile reads
system.cpu.numCycles                          4209330                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12356                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25861                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1683                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        52747                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1683                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3633                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2947                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2043                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3733                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3733                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3633                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        19722                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        19722                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  19722                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       660032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       660032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  660032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7366                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7366    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7366                       # Request fanout histogram
system.membus.reqLayer2.occupancy            25793500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39035750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             17962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20329                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3826                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8267                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8923                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8923                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13624                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        12503                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        67129                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 79632                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       522496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2555392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3077888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6561                       # Total snoops (count)
system.tol2bus.snoopTraffic                    188672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            33447                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050468                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.218912                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31759     94.95%     94.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1688      5.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33447                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           47580500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          33821498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6507499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2423                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17095                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19518                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2423                       # number of overall hits
system.l2.overall_hits::.cpu.data               17095                       # number of overall hits
system.l2.overall_hits::total                   19518                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1916                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5452                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1916                       # number of overall misses
system.l2.overall_misses::.cpu.data              5452                       # number of overall misses
system.l2.overall_misses::total                  7368                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    157658000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    429050500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        586708500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    157658000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    429050500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       586708500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            22547                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26886                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           22547                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26886                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.441576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.241806                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.274046                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.441576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.241806                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.274046                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82284.968685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78695.983125                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79629.275244                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82284.968685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78695.983125                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79629.275244                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2948                       # number of writebacks
system.l2.writebacks::total                      2948                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7367                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    138508000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    374446000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    512954000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    138508000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    374446000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    512954000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.441576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.241762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.274009                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.441576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.241762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.274009                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72290.187891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68693.083838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69628.614090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72290.187891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68693.083838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69628.614090                       # average overall mshr miss latency
system.l2.replacements                           6561                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17381                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17381                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17381                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17381                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3823                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3823                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3823                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3823                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          113                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           113                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              5190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5190                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3733                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3733                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    288549500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     288549500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.418357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.418357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77296.946156                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77296.946156                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    251219500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    251219500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.418357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.418357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67296.946156                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67296.946156                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1916                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1916                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    157658000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    157658000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.441576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.441576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82284.968685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82284.968685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1916                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1916                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    138508000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    138508000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.441576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.441576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72290.187891                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72290.187891                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    140501000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    140501000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.126174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.126174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81734.147760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81734.147760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    123226500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    123226500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.126101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.126101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71726.717113                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71726.717113                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1928.618798                       # Cycle average of tags in use
system.l2.tags.total_refs                       52627                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8609                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.113021                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     188.011573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       303.098406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1437.508820                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.091803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.147997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.701909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.941708                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1464                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    219577                       # Number of tag accesses
system.l2.tags.data_accesses                   219577                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001042904750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          174                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          174                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               17582                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2737                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7366                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2947                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7366                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2947                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     92                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7366                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2947                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.689655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.219672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    215.097414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           173     99.43%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           174                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.718391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.678044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.205002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              121     69.54%     69.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      3.45%     72.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30     17.24%     90.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      6.32%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      2.87%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           174                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  471424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               188608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    223.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2104559000                       # Total gap between requests
system.mem_ctrls.avgGap                     204068.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       122560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       342976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       186176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 58232559.156103022397                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 162959939.695851743221                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 88458754.352534562349                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1915                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5451                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2947                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59646500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    151562750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  37343951000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31147.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27804.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12671853.07                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       122560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       348864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        471424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       122560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       122560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       188608                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       188608                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1915                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5451                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7366                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2947                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2947                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     58232559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    165757535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        223990094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     58232559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     58232559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     89614283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        89614283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     89614283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     58232559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    165757535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       313604377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7274                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2909                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          204                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           69                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          104                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                74821750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              36370000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          211209250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10286.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29036.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5787                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2350                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2038                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   319.152110                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   198.352115                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   313.119606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          657     32.24%     32.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          485     23.80%     56.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          255     12.51%     68.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          168      8.24%     76.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          113      5.54%     82.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           66      3.24%     85.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           55      2.70%     88.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           37      1.82%     90.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          202      9.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2038                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                465536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             186176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              221.192499                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               88.458754                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         6640200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3510375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       23233560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6373620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 165952800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    530562270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    361402080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1097674905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.543887                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    934273750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     70200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1100190750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         7968240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4223835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       28702800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8811360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 165952800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    488522490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    396804000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1100985525                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   523.116879                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1026751500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     70200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1007713000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80528                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1011537                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  648999                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1351                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1529646                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                790610                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10930412                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1196                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 231050                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  59851                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 399178                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31446                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14800950                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29476686                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18428838                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254296                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9882908                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4918036                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1213027                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       913060                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           913060                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       913060                       # number of overall hits
system.cpu.icache.overall_hits::total          913060                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5504                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5504                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5504                       # number of overall misses
system.cpu.icache.overall_misses::total          5504                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    250390499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    250390499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    250390499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    250390499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       918564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       918564                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       918564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       918564                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005992                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005992                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005992                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005992                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45492.459847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45492.459847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45492.459847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45492.459847                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          662                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          190                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.181818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          190                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3826                       # number of writebacks
system.cpu.icache.writebacks::total              3826                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1165                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1165                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1165                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1165                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4339                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4339                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4339                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4339                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    189932999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    189932999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    189932999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    189932999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004724                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43773.449873                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43773.449873                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43773.449873                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43773.449873                       # average overall mshr miss latency
system.cpu.icache.replacements                   3826                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       913060                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          913060                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5504                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5504                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    250390499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    250390499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       918564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       918564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005992                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005992                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45492.459847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45492.459847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1165                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1165                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    189932999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    189932999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43773.449873                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43773.449873                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.431636                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              917398                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4338                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            211.479484                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.431636                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989124                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989124                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7352850                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7352850                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82875                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  425375                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1069                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 345                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 257820                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  604                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    236                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1081813                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      486873                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           342                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           248                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      919304                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           900                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   884741                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1416405                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1388392                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                292605                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80528                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               695078                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4079                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11238710                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 18338                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13438222                       # The number of ROB reads
system.cpu.rob.writes                        20981239                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1280961                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1280961                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1288708                       # number of overall hits
system.cpu.dcache.overall_hits::total         1288708                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        72408                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          72408                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        73051                       # number of overall misses
system.cpu.dcache.overall_misses::total         73051                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1516848996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1516848996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1516848996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1516848996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1353369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1353369                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1361759                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1361759                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053502                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053502                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053645                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053645                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20948.638217                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20948.638217                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20764.246841                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20764.246841                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7207                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           67                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               289                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.937716                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17381                       # number of writebacks
system.cpu.dcache.writebacks::total             17381                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        50296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        50296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        50296                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        50296                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22547                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22547                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    632032997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    632032997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    643719497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    643719497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016338                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016338                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016557                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016557                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28583.257824                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28583.257824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28550.117399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28550.117399                       # average overall mshr miss latency
system.cpu.dcache.replacements                  22035                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       926005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          926005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        63480                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63480                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1150741000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1150741000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       989485                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       989485                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.064155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.064155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18127.614997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18127.614997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        50291                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        50291                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    275033000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    275033000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20853.211009                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20853.211009                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       354956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         354956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         8928                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8928                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    366107996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    366107996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363884                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363884                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41006.719982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41006.719982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    356999997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    356999997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024522                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024522                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40008.965258                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40008.965258                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7747                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7747                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          643                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          643                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8390                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8390                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.076639                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.076639                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          435                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          435                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11686500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11686500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.051847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.051847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26865.517241                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26865.517241                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.955181                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1311255                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22547                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.156517                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.955181                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10916619                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10916619                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2104664500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2104664500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1378415                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1204111                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80752                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               745477                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  739069                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.140416                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41070                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15530                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11092                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4438                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          765                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3224113                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77480                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3611432                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.949321                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.635488                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1609234     44.56%     44.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          649820     17.99%     62.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          306404      8.48%     71.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          325320      9.01%     80.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          152558      4.22%     84.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68781      1.90%     86.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           49152      1.36%     87.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49099      1.36%     88.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          401064     11.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3611432                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826930                       # Number of instructions committed
system.cpu.commit.opsCommitted                7039842                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156172                       # Number of memory references committed
system.cpu.commit.loads                        792992                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810898                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6820126                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29686                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138423      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5100142     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20128      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765234     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343583      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7039842                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        401064                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826930                       # Number of Instructions committed
system.cpu.thread0.numOps                     7039842                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1064049                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6658079                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1378415                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             791231                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2908955                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  168948                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  701                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4422                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    918564                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29594                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4062671                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.919014                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.442750                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2112952     52.01%     52.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    85328      2.10%     54.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   150609      3.71%     57.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   165637      4.08%     61.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122346      3.01%     64.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151674      3.73%     68.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   137931      3.40%     72.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   189357      4.66%     76.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   946837     23.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4062671                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.327467                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.581743                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
