---
tags: 計算機組織
aliase: 
created: 2023-02-17 11:25
modified: 星期五 17日 二月 2023 11:25:40
cssclass: TD
---

# 01-1 表現
***
## Eight Great ideal
- Design for Moore’s Law
- Use abstraction to simplify design
- Make the common case fast
- Performance via <u>parallelism</u>
- Performance via <u>pipelining</u>
- Performance via <u>prediction</u>
- Hierarchy of memories
- Dependability via redundancy(冗餘)

## 程式
### below your program 程式範圍
- application
	- HLL: high level language
- system
	- compiler: HLL -> machine code
	- os: 處理I/O，記憶體、存儲、排程、資源分享
- hardware
	- processor、memory、I/O controller
	- assembly language
	- hardware language (bit)
## Abstraction 相關介紹
- deal with complexity 隱藏細節 --> oop封裝
- Instruction set architecture (ISA) 指令集架構
	- 軟/硬體的交互介面
- Application binary interface 應用二進位介面
	- ABI 一種類似於API的東西
	- The ISA plus system software interface
- Implementation
	- 底層細節 -> 執行ISA描述指令
	- ex: CPU 搭載 X86架構 這個動作稱為<u>implementaion</u>
## performance 
### 影響表現的因素
- algorithm
>決定複雜度-->做多少次運算
- programming language, compiler, architecture
>決定每次運算需要花多少機器指令
- processor and memory system
>決定指令的處理速度
- I/O system (including os)
>決定接收/輸出資料的速度

### cpu performance
- C.C: combinational circuit 組合電路
- F.F: flip-flops 翻轉鎖存器 (正反器)

- response time: 響應時間 = how long it do a task 
	- 個人電腦非常在意response time
- Throughput: 單位時間內做多少工作 = 任務量(tasks)/時間
	- 伺服器會專注throughput `同時服務多少人` `每小時做多少任務`

>[!col]+
>```mermaid
>graph TD;
>a[F.F] --> b[C.C]
>b --> a
>```
>>[!col]+
>>cpu 要等 C.C 組合電路的延遲(最慢的一條) 
>>clock cycle越小 -> clock rate 越快 -> C.C延遲小

performace:
1. 提升 clock rate
2. 提升 multi processor

- single user(Desktop) 增加processor:
	- 並不能reduce response time
	- 如果能平行執行那Throughput會增加
- multi user(Server) 增加processor:
	- 可以reduce response time
	- Throughput會增加
> 增加clock rate 所有都會增加

### Measuring excution time
- Elapsed time: total response time 總響應時間
	- processing, I/O, OS overhead, idle time
	- elapsed time = cpu time + wait time
>Determines system performance
- CPU time: 處理tasks的時間
	- time spent processing a given job
	- 不包含I/O time, job's share
	- cpu time + system cpu time

>判斷表現好壞使用 cpu time 不使用 elapsed time 因為每個程式的I/O數目不同

## Performance calulate
### Define clock performance
- define performance = 1 / Excution time
- clock frequency 時脈 -> cycles per second 一秒的工作量 
- clock cycles 工作量(多個)
- clock cycle time 週期 -> second per cycle 一次幾秒
	- clock period: duration of a clock cycle
	- 1 / clock rate 時脈的倒數 

>[!success]+ 公式
>CPU time = clock cycles $\times$ clock cycle time
>= clock cycles / clock rate

>CPU time ≠ Excution time
### instruction count and cpi
- instruction count for a program 程式指令數量
	- determined by program, ISA and compiler
	- different instrucitons have diffenent CPI
- Average cycles per instruction 指令平均工作量
	- Determined by cpu hardware (instruction mix)

>[!success]+ 公式
>clock cycles = instruction Count $\times$ cycles per instruciton
CPU time = instruction Count $\times$ cpi $\times$ clock cycle time
= instruction Count $\times$ cpi $\div$ clock rate

### Weighted average CPI
>[!info]+
>different instruction classes different cycles 
>不同類的指令有數量不同的cycles

Clock Cycles = $\sum_{i=1}^{n}(CPI_{i}\times Instruction\ Count_{i})$
$CPI =\dfrac {Clock\ Cycles}{Instrucyion\ Count}=\sum_{i=1}^{n}(CPI_{i}\times \dfrac{Instruction\ Count_{i}}{Instruction\ Count})$
$=\sum_{i=1}^{n}(\dfrac{Clock\ Cycles_{i}}{Instruction\ Count})$

CPI: [wiki](https://en.wikipedia.org/wiki/Cycles_per_instruction)

### CPI Example
Alternative compiled code sequence using instructions in classes A,B,C

| Class            | A | B | C |
|:-----------------|:--|:--|:--|
| CPI for class    | 1 | 2 | 3 |
| IC in sequence 1 | 2 | 1 | 2 |
| IC in sequence 2 | 4 | 1 | 1 |  

>[!col]+
>Sequence 1: IC=5
>Clock Cycles
>= $2\times1+1\times2+2\times3$
>= 10
>Avg. CPI = 10/5 = 2
>>[!col]+
>>Sequence 2: IC=6
>>Clock Cycles
>>= $4\times1+1\times2+1\times3$
>>= 9
>>Avg. CPI = 9/6 = 1.5
## Performance Summary

$CPU\ Time=\dfrac{Instructions}{Program}\times\dfrac{Clock\ cycles}{instruction}\times\dfrac{Seconds}{Clock\ cycle}$

>program: 程式量

Perforance depends on
- Algorithm: affects IC, possibly CPI
- Programming language: affects IC, CPI
- Compiler: affects IC, CPI
- ISA: IC, CPI, T<sub>c</sub> 

### relative performance 
 

"X is n <u>times</u> faster than y"

$\dfrac{performance_{x}}{performance_{y}}=\dfrac{excution\ time_{y}}{excution\ time_{x}}$  

<u>ex</u>: 10s on A, 15s on B
15/10 = 1.5
A is 1.5 time faster than B




performance improved by
- reducing number of clock cycles 減少工作量
- increasing clock rate 增加每秒工作量
- hardware designer must offen trade off clock rate against cycle count 
	- 增加clock rate可能也會增加clock cycles但通常clock rate增加的幅度會比較大

### Different numbers of cycles for different instructions
- multiplication takes more time than addition
- Floating point operations take longer than integer ones
- Accessing memory takes more time than accesing registers
- important point: changing the cycle time(也指改變時賣) often changes the numbers <u>cycles</u> required for <u>various instructions</u> (more later)


![[Pasted image 20230214162948.png|300]]
綠色的clock rate > 紫色 但執行較慢
因為instruction 中間有間隔必須等cpu idle

>clock rate提高不一定有用 要看instruction set(指令集)裡面需要花多少時間，取一個最佳的clock -> 為cycle time的整數倍，不然instruction將會浪費idle time



## Pitfall: Amdahl's Law
- improving an aspect of computer and expecting a proportional improvement in overall performance

$T_{improved}=\dfrac{T_{affected}}{improvement\ factor}+T_{unaffected}$
- Example: multiply accounts for 80s/100s
	- How much improvement in multiply performance to get 5 times overall?

$20=\dfrac{80}{n}+20$ can't be done!!

- Corollary: make the common case fast

### MIPS as a Performance Metric
MIPS: Millions of instructions Per Second

MIPS = $\dfrac{instruction\ count}{Excution\ time\times 10^6}$

= $\dfrac{instruction\ count}{\frac{instruction\ count\times CPI}{Clock\ rate}\times 10^6}=\dfrac{Clock\ rate}{CPI \times 10^6}$

## Concluding Remarks
- Cost/performance is improving
- Hierarchical layer of abstraction
- instruction set architecture
- Execution time: the best performance mesure
- Power is a limiting factor



***
## 題目
### ## Cpu time 
computer A: 2GHz clock, 10s cpu time
designing computer 
- Aim for 6s cpu time
- Can do faster clock, but cause 1.2 $\times$ clock cycles
How fast must computer B clock be？

clock rate<sub>B</sub> = $\dfrac {clock\ cycles_{B}}{cpu\ time_{B}}=\dfrac {1.2\times clock\ cycles_{A}}{6s}$

clock cycle<sub>A</sub> = cpu time<sub>A</sub> $\times$ clock rate<sub>A</sub>

= 10s $\times$ 2GHz = 20 x 10<sup>9</sup>

clock rate<sub>B</sub> = $\dfrac {1.2\times 20 \times 10^9}{6s}=\dfrac {24\times 10^9}{6s}$

= <u>4GHz</u> 

### CPI Example
Computer A: Cycle Time = 250ps, cpi=2.0
Computer B: Cycle Time = 500ps, cpi=1.2
same ISA
<u>Q</u>: which is faster and how much？

CPU time<sub>A</sub> = Instruction Count $\times$ CPI<sub>A</sub> $\times$ Cycle time<sub>A</sub>
= I $\times$ 2.0 $\times$ 250ps = I $\times$ 500ps <u>A is faster</u>

CPU time<sub>B</sub> = Instruction Count $\times$ CPI<sub>B</sub> $\times$ Cycle time<sub>B</sub>
= I $\times$ 1.2 $\times$ 500ps = I $\times$ 600ps

$\dfrac {CPU\ Time_{B}}{CPU\ Time_{A}}=\dfrac {I\times 600}{I\times 500}=1.2$

### cics rics 對比

把一個program map到rics、cics 做compile，哪個instruction Count比較少？
ans: cisc
>cics instruction比較複雜，一個指令可以解決比較多事
>rics instruction比較簡單，比較快

cics一定比rics好？
不一定，depend on computing situtation

目前已經沒有真正的cics rics，cics的代表intel、AMD裡可以發現一些rics指令，現在反而是綜合起來，不是純cics有從rics移植過來