
*** Running vivado
    with args -log design_1_reg_bank_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_reg_bank_0_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source design_1_reg_bank_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_reg_bank_0_0
Command: synth_design -top design_1_reg_bank_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12294
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3060.090 ; gain = 235.742 ; free physical = 471 ; free virtual = 11269
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.498; parent = 2117.463; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4077.891; parent = 3066.031; children = 1011.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_reg_bank_0_0' [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_reg_bank_0_0/synth/design_1_reg_bank_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'reg_bank' [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/reg_bank.v:2]
INFO: [Synth 8-6155] done synthesizing module 'reg_bank' (0#1) [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/reg_bank.v:2]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg_bank_0_0' (0#1) [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_reg_bank_0_0/synth/design_1_reg_bank_0_0.v:53]
WARNING: [Synth 8-3848] Net jtag_channel_28 in module/entity reg_bank does not have driver. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/reg_bank.v:21]
WARNING: [Synth 8-7129] Port jtag_channel_28 in module reg_bank is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_rw[28] in module reg_bank is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3131.996 ; gain = 307.648 ; free physical = 416 ; free virtual = 10931
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.498; parent = 2117.463; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4143.859; parent = 3132.000; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3149.809 ; gain = 325.461 ; free physical = 391 ; free virtual = 10906
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.498; parent = 2117.463; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4161.672; parent = 3149.812; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3149.809 ; gain = 325.461 ; free physical = 383 ; free virtual = 10898
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.498; parent = 2117.463; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4161.672; parent = 3149.812; children = 1011.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3149.809 ; gain = 0.000 ; free physical = 387 ; free virtual = 10902
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3226.715 ; gain = 0.000 ; free physical = 918 ; free virtual = 11435
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3249.527 ; gain = 22.812 ; free physical = 916 ; free virtual = 11434
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3249.527 ; gain = 425.180 ; free physical = 835 ; free virtual = 11352
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.498; parent = 2117.463; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.375; parent = 3217.516; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3249.527 ; gain = 425.180 ; free physical = 829 ; free virtual = 11347
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.498; parent = 2117.463; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.375; parent = 3217.516; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3249.527 ; gain = 425.180 ; free physical = 823 ; free virtual = 11341
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.498; parent = 2117.463; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.375; parent = 3217.516; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3249.527 ; gain = 425.180 ; free physical = 865 ; free virtual = 11386
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.498; parent = 2117.463; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.375; parent = 3217.516; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port jtag_channel_28 in module design_1_reg_bank_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_rw[28] in module design_1_reg_bank_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3249.527 ; gain = 425.180 ; free physical = 896 ; free virtual = 11430
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.498; parent = 2117.463; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.375; parent = 3217.516; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3681.074 ; gain = 856.727 ; free physical = 260 ; free virtual = 9497
Synthesis current peak Physical Memory [PSS] (MB): peak = 2790.042; parent = 2651.334; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4692.938; parent = 3681.078; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3681.074 ; gain = 856.727 ; free physical = 257 ; free virtual = 9485
Synthesis current peak Physical Memory [PSS] (MB): peak = 2790.042; parent = 2651.334; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4692.938; parent = 3681.078; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3700.105 ; gain = 875.758 ; free physical = 268 ; free virtual = 9460
Synthesis current peak Physical Memory [PSS] (MB): peak = 2790.247; parent = 2651.539; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4711.969; parent = 3700.109; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3706.043 ; gain = 881.695 ; free physical = 299 ; free virtual = 9075
Synthesis current peak Physical Memory [PSS] (MB): peak = 2790.247; parent = 2651.539; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4717.906; parent = 3706.047; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3706.043 ; gain = 881.695 ; free physical = 296 ; free virtual = 9072
Synthesis current peak Physical Memory [PSS] (MB): peak = 2790.247; parent = 2651.539; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4717.906; parent = 3706.047; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3706.043 ; gain = 881.695 ; free physical = 293 ; free virtual = 9069
Synthesis current peak Physical Memory [PSS] (MB): peak = 2790.247; parent = 2651.539; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4717.906; parent = 3706.047; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3706.043 ; gain = 881.695 ; free physical = 289 ; free virtual = 9066
Synthesis current peak Physical Memory [PSS] (MB): peak = 2790.247; parent = 2651.539; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4717.906; parent = 3706.047; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3706.043 ; gain = 881.695 ; free physical = 285 ; free virtual = 9062
Synthesis current peak Physical Memory [PSS] (MB): peak = 2790.247; parent = 2651.539; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4717.906; parent = 3706.047; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3706.043 ; gain = 881.695 ; free physical = 282 ; free virtual = 9058
Synthesis current peak Physical Memory [PSS] (MB): peak = 2790.247; parent = 2651.539; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4717.906; parent = 3706.047; children = 1011.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |FDRE |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3706.043 ; gain = 881.695 ; free physical = 279 ; free virtual = 9055
Synthesis current peak Physical Memory [PSS] (MB): peak = 2790.247; parent = 2651.539; children = 139.035
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4717.906; parent = 3706.047; children = 1011.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3706.043 ; gain = 781.977 ; free physical = 314 ; free virtual = 9090
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3706.051 ; gain = 881.695 ; free physical = 318 ; free virtual = 9094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3720.980 ; gain = 0.000 ; free physical = 412 ; free virtual = 9188
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3739.793 ; gain = 0.000 ; free physical = 310 ; free virtual = 9086
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f5ba1b77
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 3739.793 ; gain = 1828.801 ; free physical = 508 ; free virtual = 9284
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/design_1_reg_bank_0_0_synth_1/design_1_reg_bank_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_reg_bank_0_0, cache-ID = fcb4e10a851274ef
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/design_1_reg_bank_0_0_synth_1/design_1_reg_bank_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_reg_bank_0_0_utilization_synth.rpt -pb design_1_reg_bank_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 18:44:18 2025...
