
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.13-s082_1, built Wed Nov 13 13:42:48 PST 2024
Options:	
Date:		Wed Mar 26 02:58:57 2025
Host:		cadencea16 (x86_64 w/Linux 4.18.0-305.el8.x86_64) (16cores*24cpus*12th Gen Intel(R) Core(TM) i9-12900K 30720KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[02:58:57.447961] Configured Lic search path (23.02-s006): 5280@172.16.201.225

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
Info: Process UID = 52050 / e8470bcf-bf1a-48c5-bbc2-62d155f29a77 / cYH98FmXop

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat adder
#% Begin load design ... (date=03/26 02:59:24, mem=1877.1M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'adder' saved by 'Innovus' '23.13-s082_1' on 'Wed Mar 26 02:40:25 2025'.
% Begin Load MMMC data ... (date=03/26 02:59:25, mem=1880.8M)
% End Load MMMC data ... (date=03/26 02:59:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1882.2M, current mem=1882.2M)
rc_corner

Loading LEF file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/lef/gsclib045_tech.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/lef/gsclib045_macro.lef ...
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/viewDefinition.tcl
Reading slow timing library '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
Read 480 cells in library 'slow_vdd1v0' 
Reading fast timing library '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
Read 480 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=47.5M, fe_cpu=0.27min, fe_real=0.48min, fe_mem=1811.3M) ***
% Begin Load netlist data ... (date=03/26 02:59:26, mem=1905.0M)
*** Begin netlist parsing (mem=1811.3M) ***
Created 480 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.v.bin'

*** Memory Usage v#2 (Current mem = 1817.328M, initial mem = 839.484M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1817.3M) ***
% End Load netlist data ... (date=03/26 02:59:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1919.0M, current mem=1919.0M)
Top level cell is adder.
Hooked 960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell adder ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 1055 modules.
** info: there are 34 stdCell insts.
** info: there are 34 stdCell insts with at least one signal pin.

*** Memory Usage v#2 (Current mem = 1871.742M, initial mem = 839.484M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Set Shrink Factor to 0.90000
Loading preference file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/gui.pref.tcl ...
addRing command will ignore shorts while creating rings.
addRing command will disallow rings to go over rows.
addRing command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
addStripe will allow jog to connect padcore ring and block ring.

Stripes will not extend to closest target.
When breaking rings, the power planner will consider the existence of blocks.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
The entire stripe set will break at the domain if one of the nets is not in the domain.
Stripes will not be created over regions without power planning wires.
Offset for stripe breaking is set to 0.
Stripes will stop at the boundary of the specified area.
The power planner will set stripe antenna targets to none (no trimming allowed).
Change floorplan default-technical-site to 'CoreSite'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading floorplan file - /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.fp.gz (mem = 2121.2M).
% Begin Load floorplan data ... (date=03/26 02:59:26, mem=2234.7M)
*info: reset 60 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 52800 51300)
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
 ... processed partition successfully.
Reading binary special route file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.fp.spr.gz (Created by Innovus v23.13-s082_1 on Wed Mar 26 02:40:25 2025, version: 1)
Convert 0 swires and 0 svias from compressed groups
42 swires and 370 svias were compressed
22 swires and 30 svias were decompressed from small or sparse groups
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2236.5M, current mem=2236.5M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=03/26 02:59:27, total cpu=0:00:00.0, real=0:00:01.0, peak res=2237.5M, current mem=2237.5M)
Reading congestion map file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.route.congmap.gz ...
% Begin Load SymbolTable ... (date=03/26 02:59:27, mem=2237.8M)
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=03/26 02:59:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2238.9M, current mem=2238.9M)
Loading place ...
% Begin Load placement data ... (date=03/26 02:59:27, mem=2238.9M)
Reading placement file - /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v23.13-s082_1 on Wed Mar 26 02:40:25 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2123.2M) ***
Total net length = 5.217e+02 (2.634e+02 2.583e+02) (ext = 3.009e+02)
% End Load placement data ... (date=03/26 02:59:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2239.4M, current mem=2239.4M)
Reading PG file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.pg.gz, version#2, (Created by Innovus v23.13-s082_1 on       Wed Mar 26 02:40:25 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2120.2M) ***
% Begin Load routing data ... (date=03/26 02:59:27, mem=2239.7M)
Reading routing file - /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.route.gz.
Reading Innovus routing data (Created by Innovus v23.13-s082_1 on Wed Mar 26 02:40:25 2025 Format: 23.1) ...
*** Total 60 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2120.2M) ***
% End Load routing data ... (date=03/26 02:59:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2240.9M, current mem=2240.3M)
TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/adder.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2123.2M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started for TopCell adder 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/mmmc/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: setup
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/mmmc/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/mmmc/rc_corner/gpdk045.tch'
 
 Analysis View: hold
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/mmmc/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/mmmc/rc_corner/gpdk045.tch'
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
slow_delay fast_delay
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=03/26 02:59:27, mem=2257.1M)
% End Load power constraints ... (date=03/26 02:59:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2257.2M, current mem=2257.2M)
slow_delay fast_delay
% Begin load AAE data ... (date=03/26 02:59:27, mem=2277.4M)
AAE DB initialization (MEM=2283.773438 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=03/26 02:59:28, total cpu=0:00:00.3, real=0:00:01.0, peak res=2283.8M, current mem=2283.8M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
timing_aocv_enable_gba_combine_launch_capture
timing_enable_backward_compatible_latch_thru_mt_mode
#% End load design ... (date=03/26 02:59:28, total cpu=0:00:04.2, real=0:00:04.0, peak res=2308.0M, current mem=2284.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
*** Message Summary: 9 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> encMessage warning 1
<CMD> encMessage debug 0
<CMD> setDrawView place
<CMD> zoomBox -4.50200 -3.63550 75.26950 36.80200
<CMD> zoomOut
<CMD> zoomBox -32.55950 -10.61050 73.62600 43.21650
<CMD> zoomBox -11.75500 1.66850 43.67550 29.76700
<CMD> zoomBox -15.90250 -0.41400 49.31050 32.64350
<CMD> zoomBox -20.79550 -2.86400 55.92650 36.02750
<CMD> zoomBox -15.77150 -0.86450 49.44250 32.19350
<CMD> timeDesign -preCTS
AAE DB initialization (MEM=2500.558594 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] () : totSession cpu/real = 0:00:21.1/0:01:31.1 (0.2), mem = 2562.8M
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2553.8M)
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2561.820M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2627.34)
Total number of fetched objects 58
End delay calculation. (MEM=2646.61 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2639.8 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:21.5 mem=3285.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.068  |  8.068  |  9.908  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.51 sec
Total Real time: 0.0 sec
Total Memory Usage: 3256.875 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:00.5/0:00:00.7 (0.7), totSession cpu/real = 0:00:21.5/0:01:31.8 (0.2), mem = 3256.9M
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
#% Begin place_opt_design (date=03/26 03:01:42, mem=2654.3M)
**INFO: User settings:
setExtractRCMode -engine                      preRoute
setDelayCalMode -enable_high_fanout           true
setDelayCalMode -enable_ideal_seq_async_pins  false
setDelayCalMode -eng_enablePrePlacedFlow      false
setDelayCalMode -engine                       aae
setDelayCalMode -ignoreNetLoad                false
setDelayCalMode -socv_accuracy_mode           low
setPlaceMode -place_design_floorplan_mode     false
setAnalysisMode -analysisType                 bcwc
setAnalysisMode -checkType                    setup
setAnalysisMode -clkSrcPath                   true
setAnalysisMode -clockPropagation             forcedIdeal
setAnalysisMode -virtualIPO                   false

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:00:24.2/0:02:44.7 (0.1), mem = 3256.9M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
-earlyGlobalBlockTracks {}                # string, default="", private
-earlyGlobalCapacityScreen {}             # string, default="", private
There is no track adjustment
Starting place_opt_design V2 flow
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:24.2/0:02:44.7 (0.1), mem = 3258.9M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:24.2/0:02:44.7 (0.1), mem = 3258.9M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2657.7M, totSessionCpu=0:00:24 **
**WARN: (IMPOPT-576):	1 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:24.2/0:02:44.8 (0.1), mem = 3258.9M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (IMPOPT-665):	cout : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
Info: Using SynthesisEngine executable '/mnt/cadence_tools/DDI23.1/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:09, mem = 2668.0M, totSessionCpu=0:00:25 **
#optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 3.28 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.28 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 712 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 712
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 57 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 57
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.403600e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 75um, number of vias: 75
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           288   194 
[NR-eGR]  Metal3   (3H)           287     2 
[NR-eGR]  Metal4   (4V)             2     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          578   337 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 538um
[NR-eGR] Total length: 578um, number of vias: 337
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.25 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.25 MB )
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3346.242M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2790.06)
Total number of fetched objects 58
End delay calculation. (MEM=2797.49 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2797.49 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:25.9 mem=3422.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.063  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   25    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:10, mem = 2795.1M, totSessionCpu=0:00:26 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:09.8 (0.2), totSession cpu/real = 0:00:26.0/0:02:54.6 (0.1), mem = 3382.7M
** INFO : this run is activating medium effort placeOptDesign flow
*** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.0/0:02:54.6 (0.1), mem = 3382.7M
*** Starting optimizing excluded clock nets MEM= 3382.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3382.7M) ***
*** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:26.0/0:02:54.6 (0.1), mem = 3382.7M
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.0/0:02:54.7 (0.1), mem = 3384.7M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells

	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:26.6/0:02:55.3 (0.2), mem = 3513.5M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.7/0:02:55.3 (0.2), mem = 3401.5M
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:26.8/0:02:55.5 (0.2), mem = 3461.7M
End: GigaOpt high fanout net optimization

Active setup views:
 setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.9/0:02:55.5 (0.2), mem = 3463.8M
*info: 1 clock net excluded
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+--------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
+--------+--------+---------+------------+--------+----------+---------+--------------+
|   0.000|   0.000|   69.78%|   0:00:00.0| 3492.9M|     setup|       NA| NA           |
+--------+--------+---------+------------+--------+----------+---------+--------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3492.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3492.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:27.3/0:02:55.9 (0.2), mem = 3492.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:27.4/0:02:56.0 (0.2), mem = 3477.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.78
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.78%|        -|   0.000|   0.000|   0:00:00.0| 3479.1M|
|   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3480.1M|
|   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3480.1M|
|   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3480.1M|
|   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3480.1M|
|   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3480.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.78
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:27.7/0:02:56.3 (0.2), mem = 3480.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3422.09M, totSessionCpu=0:00:28).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:27.8/0:02:56.4 (0.2), mem = 3422.1M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  setup
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.32 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 712 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 712
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 57 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 57
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.386500e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.32 MB )
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3425.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
SKP will use view:
  setup
Iteration  4: Total net bbox = 4.773e+02 (2.36e+02 2.42e+02)
              Est.  stn bbox = 5.028e+02 (2.52e+02 2.51e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3490.5M
Iteration  5: Total net bbox = 4.971e+02 (2.44e+02 2.53e+02)
              Est.  stn bbox = 5.253e+02 (2.62e+02 2.64e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3474.5M
Iteration  6: Total net bbox = 4.739e+02 (2.22e+02 2.52e+02)
              Est.  stn bbox = 5.030e+02 (2.39e+02 2.64e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3490.5M
Move report: Timing Driven Placement moves 34 insts, mean move: 2.02 um, max move: 4.61 um 
	Max move on inst (g749__5526): (15.00, 13.68) --> (10.39, 13.68)

Finished Incremental Placement (cpu=0:00:00.1, real=0:00:01.0, mem=3474.5M)
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
*** Starting refinePlace (0:00:27.9 mem=3474.5M) ***
Total net bbox length = 5.340e+02 (2.663e+02 2.677e+02) (ext = 2.968e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 34 insts, mean move: 0.05 um, max move: 0.21 um 
	Max move on inst (t1_reg[7]): (9.98, 11.78) --> (10.00, 11.97)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3442.5MB
Summary Report:
Instances move: 34 (out of 34 movable)
Instances flipped: 0
Mean displacement: 0.05 um
Max displacement: 0.21 um (Instance: t1_reg[7]) (9.982, 11.7805) -> (10, 11.97)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.305e+02 (2.666e+02 2.639e+02) (ext = 2.961e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3442.5MB
*** Finished refinePlace (0:00:27.9 mem=3442.5M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 712
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 57 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 57
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.266800e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.34 MB )
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 3442.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 70um, number of vias: 65
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           280   191 
[NR-eGR]  Metal3   (3H)           285     0 
[NR-eGR]  Metal4   (4V)             0     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          565   332 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 530um
[NR-eGR] Total length: 565um, number of vias: 332
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.03 seconds, mem = 3435.0M
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3435.0M)
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3434.992M)
**optDesign ... cpu = 0:00:04, real = 0:00:13, mem = 2814.8M, totSessionCpu=0:00:28 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2849.75)
Total number of fetched objects 58
End delay calculation. (MEM=2851.43 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2851.43 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:28.2 mem=3500.3M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:01.6 (0.3), totSession cpu/real = 0:00:28.2/0:02:57.9 (0.2), mem = 3447.3M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:28.3/0:02:58.0 (0.2), mem = 3523.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.78
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.78%|        -|   0.000|   0.000|   0:00:00.0| 3523.4M|
|   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3523.4M|
|   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3523.4M|
|   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3523.4M|
|   69.78%|        0|   0.000|   0.000|   0:00:00.0| 3523.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.78
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Finished re-routing un-routed nets (3539.4M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3558.5M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:28.4/0:02:58.1 (0.2), mem = 3558.5M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3471.52M, totSessionCpu=0:00:28).
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:28.4/0:02:58.1 (0.2), mem = 3471.5M
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.07|     0.00|       0|       0|       0| 69.78%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.07|     0.00|       0|       0|       0| 69.78%| 0:00:00.0|  3529.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3529.7M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:28.6/0:02:58.3 (0.2), mem = 3529.7M
End: GigaOpt postEco DRV Optimization
**WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
Register exp ratio and priority group on 0 nets on 58 nets : 

Active setup views:
 setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3448.320M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view setup:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2852)
Total number of fetched objects 58
End delay calculation. (MEM=2852.94 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2852.94 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:28.9 mem=3504.6M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:14, mem = 2845.8M, totSessionCpu=0:00:29 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.065  |  8.065  |  9.908  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:00  |        3381 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3402 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3404 |      |     |
| global_opt              |           |    8.063 |           |        0 |       69.78 |            |              | 0:00:01  |        3419 |      |     |
| area_reclaiming         |     0.000 |    8.063 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3422 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        3447 |      |     |
| area_reclaiming_2       |     8.065 |    8.065 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3472 |      |     |
| drv_eco_fixing          |     8.065 |    8.065 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3472 |    0 |   0 |
| final_summary           |     8.065 |    8.065 |           |        0 |       69.78 |            |              | 0:00:01  |        3460 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:05, real = 0:00:15, mem = 2847.4M, totSessionCpu=0:00:29 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 2 CRR processes is 837.65MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:00:05, real = 0:00:22, mem = 3351.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665           1  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
*** Message Summary: 7 warning(s), 0 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:00:04.9/0:00:21.7 (0.2), totSession cpu/real = 0:00:29.1/0:03:06.4 (0.2), mem = 3351.8M
#% End place_opt_design (date=03/26 03:02:04, total cpu=0:00:05.0, real=0:00:22.0, peak res=2853.6M, current mem=2739.3M)
<CMD> report_timing
Path 1: MET Setup Check with Pin sum_reg[7]/CK 
Endpoint:   sum_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: t2_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setup
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.894
- Arrival Time                  1.828
= Slack Time                    8.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |            |              |         |       |  Time   |   Time   | 
     |------------+--------------+---------+-------+---------+----------| 
     | t2_reg[0]  | CK ^         |         |       |   0.000 |    8.065 | 
     | t2_reg[0]  | CK ^ -> Q ^  | DFFQXL  | 0.228 |   0.228 |    8.293 | 
     | g754__1617 | A ^ -> Y ^   | AND2XL  | 0.147 |   0.375 |    8.440 | 
     | g751__6783 | CI ^ -> CO ^ | ADDFX1  | 0.207 |   0.581 |    8.647 | 
     | g749__5526 | CI ^ -> CO ^ | ADDFX1  | 0.200 |   0.781 |    8.846 | 
     | g747__8428 | CI ^ -> CO ^ | ADDFX1  | 0.198 |   0.979 |    9.045 | 
     | g745__4319 | CI ^ -> CO ^ | ADDFX1  | 0.196 |   1.175 |    9.240 | 
     | g743__6260 | CI ^ -> CO ^ | ADDFX1  | 0.195 |   1.371 |    9.436 | 
     | g741__5107 | CI ^ -> CO ^ | ADDFX1  | 0.195 |   1.566 |    9.631 | 
     | g739__2398 | CI ^ -> S ^  | ADDFX1  | 0.263 |   1.828 |    9.894 | 
     | sum_reg[7] | D ^          | DFFHQX1 | 0.000 |   1.828 |    9.894 | 
     +------------------------------------------------------------------+ 

<CMD> timeDesign -preCTS
*** timeDesign #2 [begin] () : totSession cpu/real = 0:00:35.7/0:06:10.0 (0.1), mem = 3362.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3352.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.065  |  8.065  |  9.908  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.05 sec
Total Real time: 0.0 sec
Total Memory Usage: 3352.664062 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:00.1/0:00:00.3 (0.2), totSession cpu/real = 0:00:35.7/0:06:10.3 (0.1), mem = 3352.7M
<CMD> set_ccopt_property buffer_cells {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8}
<CMD> ccopt_design
#% Begin ccopt_design (date=03/26 03:10:32, mem=2739.8M)
Turning off fast DC mode.
**ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
#% End ccopt_design (date=03/26 03:10:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=2739.8M, current mem=2711.1M)

<CMD> set_ccopt_property target_max_trans 0.1
<CMD> ccopt_design
#% Begin ccopt_design (date=03/26 03:11:17, mem=2711.1M)
**ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
#% End ccopt_design (date=03/26 03:11:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=2711.1M, current mem=2711.1M)

<CMD> set_ccopt_property buffer_cells {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8}
<CMD> ccopt_design
#% Begin ccopt_design (date=03/26 03:11:38, mem=2711.1M)
**ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
#% End ccopt_design (date=03/26 03:11:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=2711.1M, current mem=2711.1M)

<CMD> set_ccopt_property buffer_cells {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8}
<CMD> set_ccopt_property target_max_trans 0.1
<CMD> ccopt_design
#% Begin ccopt_design (date=03/26 03:12:00, mem=2711.1M)
**ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
#% End ccopt_design (date=03/26 03:12:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2711.1M, current mem=2711.1M)

**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
<CMD> clock_opt_design
*** clock_opt_design #1 [begin] () : totSession cpu/real = 0:00:52.3/0:13:37.9 (0.1), mem = 3328.1M
**INFO: User's settings:
setOptMode -opt_view_pruning_hold_views_active_list            { hold }
setOptMode -opt_view_pruning_setup_views_active_list           { setup }
setOptMode -opt_view_pruning_setup_views_persistent_list       { setup}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { setup}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_setup_target_slack                             0

Hard fence disabled
*** Starting refinePlace (0:00:52.3 mem=3328.1M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 0.000%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3328.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3312.1MB
Summary Report:
Instances move: 0 (out of 34 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3312.1MB
*** Finished refinePlace (0:00:52.3 mem=3312.1M) ***
ccopt_args: 
Runtime...
(clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(clock_opt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): sdc
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 25 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/sdc was created. It contains 25 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3342.5M, init mem=3342.5M)
*info: Placed = 34            
*info: Unplaced = 0           
Placement Density:69.78%(176/252)
Placement Density (including fixed std cells):69.78%(176/252)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3342.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
No differences between SDC and CTS ideal net status found.
No differences between SDC and CTS transition time annotations found.
No differences between SDC and CTS delay annotations found.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:52.5/0:13:38.2 (0.1), mem = 3343.8M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 25 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 25 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 712 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 712
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 57 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 57
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.266800e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 70um, number of vias: 65
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           280   191 
[NR-eGR]  Metal3   (3H)           285     0 
[NR-eGR]  Metal4   (4V)             0     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          565   332 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 530um
[NR-eGR] Total length: 565um, number of vias: 332
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.21 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.21 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Load db... (mem=3.2M)
[PSP]    Read data from FE... (mem=3.2M)
[PSP]    Done Read data from FE (cpu=0.000s, mem=3.2M)

[PSP]    Done Load db (cpu=0.000s, mem=3.2M)

[PSP]    Constructing placeable region... (mem=3.2M)
[PSP]    Compute region effective width... (mem=3.2M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=3.2M)

[PSP]    Done Constructing placeable region (cpu=0.000s, mem=3.2M)

Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
  No private non-default CCOpt properties
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain auto-default and half-corner slow_delay:setup.late removed 0 of 8 cells
Original list had 8 cells:
CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
Library trimming was not able to trim any cells:
CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
Library trimming inverters in power domain auto-default and half-corner slow_delay:setup.late removed 3 of 7 cells
Original list had 7 cells:
INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
New trimmed list has 4 cells:
INVX3 INVX2 INVX1 INVXL 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2
  Inverters:   INVX3 INVX2 INVX1 INVXL
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2
  Unblocked area available for placement of any clock cells in power_domain auto-default: 252.396um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slow_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.105ns
  Buffer max distance: 280.896um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=280.896um, saturatedSlew=0.090ns, speed=1885.208um per ns, cellArea=29.221um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc:
 Created from constraint modes: {[]}
  Sources:                     pin clk
  Total number of sinks:       25
  Delay constrained sinks:     25
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_delay:setup.late:
  Skew target:                 0.105ns
Primary reporting skew groups are:
skew_group clk/sdc with 25 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

slow_delay:setup.late

Cap constraints are active in the following delay corners:

slow_delay:setup.late

Transition constraint summary:

--------------------------------------------------------------------------------------------
Delay corner                       Target (ns)    Num pins    Target source    Clock tree(s)
--------------------------------------------------------------------------------------------
slow_delay:setup.late (primary)         -            -              -                -
               -                      0.100          27       explicit         all
--------------------------------------------------------------------------------------------

Capacitance constraint summary:

-------------------------------------------------------------------------------------------------------
Delay corner                       Limit (pF)    Num nets    Target source                Clock tree(s)
-------------------------------------------------------------------------------------------------------
slow_delay:setup.late (primary)        -            -                    -                      -
               -                     0.250          1        library_or_sdc_constraint    all
-------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.4 real=0:00:00.4)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Preplacing multi-input logics...
    Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:00:53.0 mem=3397.6M) ***
Total net bbox length = 5.305e+02 (2.666e+02 2.639e+02) (ext = 2.961e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3389.6MB
Summary Report:
Instances move: 0 (out of 34 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.305e+02 (2.666e+02 2.639e+02) (ext = 2.961e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3389.6MB
*** Finished refinePlace (0:00:53.0 mem=3389.6M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for slow_delay:setup.late...
    Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for slow_delay:setup.late...
    Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.990um, total=72.990um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.102, kur=0.375], skew [0.000 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.102, kur=0.375], skew [0.000 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[PSP]    Started Early Global Route ( Curr Mem: 3.21 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.21 MB )
[NR-eGR] Early global route reroute 1 out of 57 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 738 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 738
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 57 nets ( ignored 56 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name:   Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 73um, number of vias: 63
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    26 
[NR-eGR]  Metal2   (2V)            31    34 
[NR-eGR]  Metal3   (3H)            32     3 
[NR-eGR]  Metal4   (4V)            10     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total           73    63 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 32um
[NR-eGR] Total length: 73um, number of vias: 63
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 73um, number of vias: 63
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           278   186 
[NR-eGR]  Metal3   (3H)           280     3 
[NR-eGR]  Metal4   (4V)            10     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          569   330 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 530um
[NR-eGR] Total length: 569um, number of vias: 330
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.22 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.22 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:00:53.1/0:13:38.8 (0.1), mem = 3330.6M
Info: Enable timing driven in postCTS congRepair.

*** Start incrementalPlace ***
Effort level <high> specified for tdgp_reg2reg_default path_group
No Views given, use default active views for adaptive view pruning
Active views:
  setup
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.24 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 712 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 712
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 76
[NR-eGR] Read 57 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.651200e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.24 MB )
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3345.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3359.938M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2764.58)
Total number of fetched objects 58
End delay calculation. (MEM=2766.09 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2766.09 CPU=0:00:00.0 REAL=0:00:00.0)
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
SKP will use view:
  setup
Iteration  4: Total net bbox = 4.763e+02 (2.33e+02 2.43e+02)
              Est.  stn bbox = 5.011e+02 (2.49e+02 2.52e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3398.2M
Iteration  5: Total net bbox = 4.940e+02 (2.40e+02 2.54e+02)
              Est.  stn bbox = 5.228e+02 (2.58e+02 2.65e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3382.2M
Iteration  6: Total net bbox = 4.759e+02 (2.26e+02 2.50e+02)
              Est.  stn bbox = 5.052e+02 (2.43e+02 2.62e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3398.2M
Move report: Timing Driven Placement moves 34 insts, mean move: 1.50 um, max move: 6.94 um 
	Max move on inst (t1_reg[5]): (14.60, 15.39) --> (18.13, 18.80)

Finished Incremental Placement (cpu=0:00:00.3, real=0:00:01.0, mem=3382.2M)
*** Starting refinePlace (0:00:53.5 mem=3382.2M) ***
Total net bbox length = 5.236e+02 (2.599e+02 2.637e+02) (ext = 2.875e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 34 insts, mean move: 0.19 um, max move: 0.99 um 
	Max move on inst (t2_reg[5]): (12.70, 5.22) --> (11.80, 5.13)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3350.2MB
Summary Report:
Instances move: 34 (out of 34 movable)
Instances flipped: 0
Mean displacement: 0.19 um
Max displacement: 0.99 um (Instance: t2_reg[5]) (12.698, 5.2235) -> (11.8, 5.13)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3350.2MB
*** Finished refinePlace (0:00:53.5 mem=3350.2M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 712
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 76
[NR-eGR] Read 57 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.634100e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.25 MB )
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3350.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           268   162 
[NR-eGR]  Metal3   (3H)           275     5 
[NR-eGR]  Metal4   (4V)            19     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          563   308 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 522um
[NR-eGR] Total length: 563um, number of vias: 308
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.03 seconds, mem = 3344.6M

*** Finished incrementalPlace (cpu=0:00:00.4, real=0:00:01.0)***
*** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:53.5/0:13:39.2 (0.1), mem = 3344.6M
    Congestion Repair done. (took cpu=0:00:01.7 real=0:00:00.4)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.8 real=0:00:00.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3344.648M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.8 real=0:00:00.5)
  Stage::Clustering done. (took cpu=0:00:02.0 real=0:00:00.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing delay of long paths': none
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Reducing delay of long paths':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing delay of long paths':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:02.0 real=0:00:00.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Improving subtree skew...
    Clock DAG stats after 'Improving subtree skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving subtree skew': none
    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Improving subtree skew':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving subtree skew':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Offloading subtrees by buffering...
    Clock DAG stats after 'Offloading subtrees by buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Offloading subtrees by buffering': none
    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Offloading subtrees by buffering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Offloading subtrees by buffering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 2 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments bottom up...
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Approximately balancing fragments bottom up': none
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
        
        Virtual Delay Histogram:
        
        ---------------
        Histogram
        ---------------
        {26 <= 0.000ns}
        ---------------
        
        Virtual delay statistics:
        
        ------------------------------------------------------
        Mean     Min      Max      Std. Dev    Count     Total
        ------------------------------------------------------
        0.000    0.000    0.000     0.000      26.000    0.000
        ------------------------------------------------------
        
        Biggest Virtual delays:
        
        ---------------------------------------
        Virtual    Clock Tree    Pin    Pre-CTS
        Delay                           net
        ---------------------------------------
          (empty table)
        ---------------------------------------
        
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Approximately balancing fragments step': none
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after Approximately balancing fragments: none
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after Approximately balancing fragments:
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Improving fragments clock skew...
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Improving fragments clock skew': none
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
      Skew group summary after 'Improving fragments clock skew':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Primary reporting skew groups before polishing:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
  Skew group summary before polishing:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.005pF fall=0.005pF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=73.405um, total=73.405um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.696, kur=-0.146], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.696, kur=-0.146], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.016pF fall=0.015pF), of which (rise=0.010pF fall=0.010pF) is wire, and (rise=0.005pF fall=0.005pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing clock and sink only refine place with checks partially disabled for sinks.
*** Starting refinePlace (0:00:53.6 mem=3395.9M) ***
Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3379.9MB
Summary Report:
Instances move: 0 (out of 34 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3379.9MB
*** Finished refinePlace (0:00:53.7 mem=3379.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[PSP]    Started Early Global Route ( Curr Mem: 3.22 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.22 MB )
[NR-eGR] Early global route reroute 1 out of 57 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 738 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 738
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 57 nets ( ignored 56 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name:   Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 76um, number of vias: 68
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    26 
[NR-eGR]  Metal2   (2V)            23    35 
[NR-eGR]  Metal3   (3H)            40     7 
[NR-eGR]  Metal4   (4V)            12     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total           76    68 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 32um
[NR-eGR] Total length: 76um, number of vias: 68
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 76um, number of vias: 68
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           260   163 
[NR-eGR]  Metal3   (3H)           284     9 
[NR-eGR]  Metal4   (4V)            21     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          565   313 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 522um
[NR-eGR] Total length: 565um, number of vias: 313
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.22 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.22 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3336.859M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Loading clock net RC data...
        Preprocessing clock nets...
        Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
        Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
        ProEngine running disconnected to DB
        Disconnecting...
        Disconnecting Clock Trees
        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_delay:setup.late...
        Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.011pF, total=0.011pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=75.775um, total=75.775um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.558, kur=-0.079], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.558, kur=-0.079], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.011pF, total=0.011pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=75.775um, total=75.775um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Modifying slew-target multiplier from 1 to 0.9
          Artificially removing short and long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
          DoDownSizing Summary : numSized = 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.011pF, total=0.011pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=75.775um, total=75.775um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.011pF, total=0.011pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=75.775um, total=75.775um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.011pF, total=0.011pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=75.775um, total=75.775um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.558, kur=-0.079], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.558, kur=-0.079], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:53.8 mem=3385.0M) ***
Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3377.0MB
Summary Report:
Instances move: 0 (out of 34 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3377.0MB
*** Finished refinePlace (0:00:53.8 mem=3377.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[PSP]    Started Early Global Route ( Curr Mem: 3.22 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.22 MB )
[NR-eGR] Early global route reroute 1 out of 57 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 738 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 738
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 57 nets ( ignored 56 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name:   Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 76um, number of vias: 68
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    26 
[NR-eGR]  Metal2   (2V)            23    35 
[NR-eGR]  Metal3   (3H)            40     7 
[NR-eGR]  Metal4   (4V)            12     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total           76    68 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 32um
[NR-eGR] Total length: 76um, number of vias: 68
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 76um, number of vias: 68
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           260   163 
[NR-eGR]  Metal3   (3H)           284     9 
[NR-eGR]  Metal4   (4V)            21     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          565   313 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 522um
[NR-eGR] Total length: 565um, number of vias: 313
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.22 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.22 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
      Clock detailed routing...
        NanoRoute...
#% Begin globalDetailRoute (date=03/26 03:12:37, mem=2731.8M)

globalDetailRoute

#Start globalDetailRoute on Wed Mar 26 03:12:37 2025
#
#import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.13-s082_1 NR241029-2256/23_13-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |          0|   26|
#  Metal2 ( 2V)  |         23|   35|
#  Metal3 ( 3H)  |         40|    7|
#  Metal4 ( 4V)  |         12|    0|
#  Metal5 ( 5H)  |          0|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |         76|   68|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 33 um.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Mar 26 03:12:37 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2769.96 (MB), peak = 2853.55 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2785.42 (MB), peak = 2853.55 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2              53 ( 88.3%)
#          3               3 (  5.0%)
#  20  -  29               1 (  1.7%)
#     >=2000               0 (  0.0%)
#
#Total: 60 nets, 57 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                  1 ( 1.8%)
#  Clock                                1
#  Extra space                          1
#  Prefer layer range                   1
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#             Metal3           Metal4           1 (  1.8%)
#
#1 net selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
#Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
#Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.40 (MB)
#Total memory = 2795.36 (MB)
#Peak memory = 2853.55 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.8 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |          1|   26|
#  Metal2 ( 2V)  |         21|   23|
#  Metal3 ( 3H)  |         37|    4|
#  Metal4 ( 4V)  |         13|    0|
#  Metal5 ( 5H)  |          0|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |         71|   53|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 33 um.
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 32.84 (MB)
#Total memory = 2793.61 (MB)
#Peak memory = 2853.55 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2801.76 (MB), peak = 2853.55 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |          0|   26|
#  Metal2 ( 2V)  |         13|   20|
#  Metal3 ( 3H)  |         55|    6|
#  Metal4 ( 4V)  |         13|    0|
#  Metal5 ( 5H)  |          0|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |         82|   52|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 33 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.15 (MB)
#Total memory = 2801.76 (MB)
#Peak memory = 2853.55 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.30 (MB)
#Total memory = 2800.92 (MB)
#Peak memory = 2853.55 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 67.86 (MB)
#Total memory = 2799.64 (MB)
#Peak memory = 2853.55 (MB)
#Number of warnings = 14
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 26 03:12:38 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:00|     00:00:01|         1.0|
#  Line Assignment        | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:00:00|     00:00:00|         1.0|
#  Entire Command         | 00:00:01|     00:00:01|         1.0|
#-------------------------+---------+-------------+------------+
#
#% End globalDetailRoute (date=03/26 03:12:38, total cpu=0:00:00.9, real=0:00:01.0, peak res=2799.1M, current mem=2799.1M)
        NanoRoute done. (took cpu=0:00:00.9 real=0:00:00.9)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
[NR-eGR] Started Early Global Route ( Curr Mem: 3.28 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.28 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 712 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 712
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 52
[NR-eGR] Read 57 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.634100e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           250   150 
[NR-eGR]  Metal3   (3H)           298     8 
[NR-eGR]  Metal4   (4V)            22     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          570   299 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 522um
[NR-eGR] Total length: 570um, number of vias: 299
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.28 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.28 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3379.125M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      1
  Preserved Ports            0
  Multiple Clock Inputs      0
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              25
  Enable Latch          0
  Load Capacitance      0
  Antenna Diode         0
  Node Sink             0
  Total                25
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf       81.610
  Total      81.610
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.005    0.010    0.016
  Total    0.005    0.010    0.016
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.005     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.100       1       0.004       0.000      0.004    0.004    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc       0.001     0.001     0.001       0.105         0.001           0.001           0.001        0.000      -1.537      2.830      100% {0.001, 0.001}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc       0.001     0.001     0.001       0.105         0.001           0.001           0.001        0.000      -1.537      2.830      100% {0.001, 0.001}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2838.57)
Total number of fetched objects 58
Total number of fetched objects 58
End delay calculation. (MEM=2849.22 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2849.22 CPU=0:00:00.0 REAL=0:00:00.0)
	Clock: clk, View: setup, Ideal Latency: 0, Propagated Latency: 0.000992
	 Executing: set_clock_latency -source -early -max -rise -0.000992 [get_pins clk]
	Clock: clk, View: setup, Ideal Latency: 0, Propagated Latency: 0.000992
	 Executing: set_clock_latency -source -late -max -rise -0.000992 [get_pins clk]
	Clock: clk, View: setup, Ideal Latency: 0, Propagated Latency: 0.000991974
	 Executing: set_clock_latency -source -early -max -fall -0.000991974 [get_pins clk]
	Clock: clk, View: setup, Ideal Latency: 0, Propagated Latency: 0.000991974
	 Executing: set_clock_latency -source -late -max -fall -0.000991974 [get_pins clk]
	Clock: clk, View: hold, Ideal Latency: 0, Propagated Latency: 0.001084
	 Executing: set_clock_latency -source -early -min -rise -0.001084 [get_pins clk]
	Clock: clk, View: hold, Ideal Latency: 0, Propagated Latency: 0.001084
	 Executing: set_clock_latency -source -late -min -rise -0.001084 [get_pins clk]
	Clock: clk, View: hold, Ideal Latency: 0, Propagated Latency: 0.00108404
	 Executing: set_clock_latency -source -early -min -fall -0.00108404 [get_pins clk]
	Clock: clk, View: hold, Ideal Latency: 0, Propagated Latency: 0.00108404
	 Executing: set_clock_latency -source -late -min -fall -0.00108404 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=81.610um, total=81.610um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-1.537, kur=2.830], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
Runtime done. (took cpu=0:00:04.0 real=0:00:02.8)
Runtime Summary
===============
Clock Runtime:  (29%) Core CTS           0.79 (Init 0.50, Construction 0.08, Implementation 0.05, eGRPC 0.03, PostConditioning 0.03, Other 0.09)
Clock Runtime:  (43%) CTS services       1.16 (RefinePlace 0.09, EarlyGlobalClock 0.12, NanoRoute 0.87, ExtractRC 0.08, TimingAnalysis 0.00)
Clock Runtime:  (26%) Other CTS          0.71 (Init 0.03, CongRepair/EGR-DP 0.47, TimingUpdate 0.22, Other 0.00)
Clock Runtime: (100%) Total              2.65

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:00:55.1/0:13:40.7 (0.1), mem = 3509.9M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2803.0M, totSessionCpu=0:00:55 **
**WARN: (IMPOPT-576):	1 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:55.1/0:13:40.8 (0.1), mem = 3378.9M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	cout : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
Info: Using SynthesisEngine executable '/mnt/cadence_tools/DDI23.1/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:00, real = 0:00:08, mem = 2826.5M, totSessionCpu=0:00:55 **
#optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3416.3M)
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2937.56)
Total number of fetched objects 58
End delay calculation. (MEM=2958.12 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2958.12 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:56.1 mem=3636.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.080  |  8.080  |  9.881  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:08, mem = 2946.6M, totSessionCpu=0:00:56 **
*** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.1/0:00:08.1 (0.1), totSession cpu/real = 0:00:56.2/0:13:48.9 (0.1), mem = 3534.2M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
OPTC: view 50.0:500.0 [ 0.0500 ]
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:56.2/0:13:48.9 (0.1), mem = 3536.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:56.2/0:13:48.9 (0.1), mem = 3536.2M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:56.3/0:13:49.0 (0.1), mem = 3536.2M
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.0), totSession cpu/real = 0:00:56.6/0:13:49.3 (0.1), mem = 3639.4M
*** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:56.7/0:13:49.4 (0.1), mem = 3552.4M
*** Starting optimizing excluded clock nets MEM= 3552.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3552.4M) ***
*** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:56.7/0:13:49.4 (0.1), mem = 3552.4M
*** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:56.7/0:13:49.4 (0.1), mem = 3552.4M
*** Starting optimizing excluded clock nets MEM= 3552.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3552.4M) ***
*** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:56.7/0:13:49.4 (0.1), mem = 3552.4M
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:56.7/0:13:49.4 (0.1), mem = 3552.4M
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
*** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:56.8/0:13:49.5 (0.1), mem = 3611.6M
End: GigaOpt high fanout net optimization
Number of setup views: 1
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:56.9/0:13:49.6 (0.1), mem = 3611.6M
*info: 1 clock net excluded
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+--------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
+--------+--------+---------+------------+--------+----------+---------+--------------+
|   0.000|   0.000|   69.78%|   0:00:00.0| 3640.7M|     setup|       NA| NA           |
+--------+--------+---------+------------+--------+----------+---------+--------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3640.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3640.7M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:57.3/0:13:50.0 (0.1), mem = 3640.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:57.3/0:13:50.1 (0.1), mem = 3623.8M
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 69.78
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.78%|        -|   0.100|   0.000|   0:00:00.0| 3625.8M|
|   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3625.8M|
|   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3625.8M|
|   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3625.8M|
|   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3625.8M|
|   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3625.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 69.78
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:57.7/0:13:50.4 (0.1), mem = 3625.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3567.83M, totSessionCpu=0:00:58).
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:57.8/0:13:50.5 (0.1), mem = 3622.0M
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 69.78
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.78%|        -|   0.078|   0.000|   0:00:00.0| 3626.0M|
|   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3626.0M|
|   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3626.0M|
|   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3626.0M|
|   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3626.0M|
|   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3626.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 69.78
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** Starting refinePlace (0:00:58.1 mem=3626.0M) ***
Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3610.0MB
Summary Report:
Instances move: 0 (out of 34 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.217e+02 (2.622e+02 2.595e+02) (ext = 2.862e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3610.0MB
*** Finished refinePlace (0:00:58.1 mem=3610.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3610.0M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3629.1M) ***
*** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:58.1/0:13:50.8 (0.1), mem = 3629.1M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3552.08M, totSessionCpu=0:00:58).
*** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:58.2/0:13:50.9 (0.1), mem = 3552.1M
Starting local wire reclaim
*** Starting refinePlace (0:00:58.2 mem=3552.1M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
**WARN: [IO pin not placed] cout
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 1 / 26 = 3.85%
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 2.0772326572623570
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 5 insts, mean move: 1.20 um, max move: 2.80 um 
	Max move on inst (g741__5107): (14.00, 8.55) --> (11.20, 8.55)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3536.1MB
Summary Report:
Instances move: 5 (out of 34 movable)
Instances flipped: 0
Mean displacement: 1.20 um
Max displacement: 2.80 um (Instance: g741__5107) (14, 8.55) -> (11.2, 8.55)
	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3536.1MB
*** Finished refinePlace (0:00:58.2 mem=3536.1M) ***
*** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:00:58.2/0:13:50.9 (0.1), mem = 3536.1M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2960.41)
Total number of fetched objects 58
End delay calculation. (MEM=2971.17 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2971.17 CPU=0:00:00.0 REAL=0:00:00.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 712 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 712
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 52
[NR-eGR] Read 57 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.531500e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           240   154 
[NR-eGR]  Metal3   (3H)           292    10 
[NR-eGR]  Metal4   (4V)            32     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          565   305 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 517um
[NR-eGR] Total length: 565um, number of vias: 305
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.42 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.42 MB )
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3532.023M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:58.6/0:13:51.3 (0.1), mem = 3532.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (6.6), totSession cpu/real = 0:00:58.6/0:13:51.3 (0.1), mem = 3532.1M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2960.76)
Total number of fetched objects 58
End delay calculation. (MEM=2972 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2972 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:58.8 mem=3599.6M)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:00:58.8/0:13:51.5 (0.1), mem = 3599.6M
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.08|     0.00|       0|       0|       0| 69.78%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.08|     0.00|       0|       0|       0| 69.78%| 0:00:00.0|  3634.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3634.7M) ***

*** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:59.0/0:13:51.7 (0.1), mem = 3634.7M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
Register exp ratio and priority group on 0 nets on 58 nets : 

Active setup views:
 setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3534.352M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2960.16)
Total number of fetched objects 58
End delay calculation. (MEM=2971.22 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2971.22 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:59.3 mem=3602.4M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 2964.2M, totSessionCpu=0:00:59 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.079  |  8.079  |  9.881  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     8.080 |    8.080 |           |        0 |       69.78 |            |              | 0:00:00  |        3534 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3536 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3552 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3552 |      |     |
| global_opt              |           |    8.080 |           |        0 |       69.78 |            |              | 0:00:01  |        3566 |      |     |
| area_reclaiming         |     8.080 |    8.080 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3568 |      |     |
| area_reclaiming_2       |     8.080 |    8.080 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3552 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:00  |        3536 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3532 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3532 |      |     |
| drv_eco_fixing          |     8.079 |    8.079 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3557 |    0 |   0 |
| final_summary           |     8.079 |    8.079 |           |        0 |       69.78 |            |              | 0:00:00  |        3558 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 2966.0M, totSessionCpu=0:01:00 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 2 CRR processes is 839.19MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(clock_opt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for slow_delay:setup.early...
Clock tree timing engine global stage delay update for slow_delay:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for slow_delay:setup.late...
Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast_delay:hold.early...
Clock tree timing engine global stage delay update for fast_delay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast_delay:hold.late...
Clock tree timing engine global stage delay update for fast_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          30.69            657          0.000 ns          8.079 ns  clock_opt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665           1  %s : Net has unplaced terms or is connec...
*** Message Summary: 9 warning(s), 0 error(s)

*** clock_opt_design #1 [finish] () : cpu/real = 0:00:07.5/0:00:18.6 (0.4), totSession cpu/real = 0:00:59.8/0:13:56.5 (0.1), mem = 3595.7M
Ending "clock_opt_design" (total cpu=0:00:07.5, real=0:00:18.0, peak res=2974.0M, current mem=2859.5M)
<CMD> set_ccopt_property target_max_trans 0.1
<CMD> set_ccopt_property buffer_cells {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8}
<CMD> ccopt_design
#% Begin ccopt_design (date=03/26 03:13:10, mem=2859.5M)
*** ccopt_design #1 [begin] () : totSession cpu/real = 0:01:00.5/0:14:12.5 (0.1), mem = 3465.4M
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization...
Check Prerequisites...
**WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5047):	Found 1 clock net(s) with existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5047' for more detail.
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3465.4M, init mem=3465.4M)
*info: Placed = 34            
*info: Unplaced = 0           
Placement Density:69.78%(176/252)
Placement Density (including fixed std cells):69.78%(176/252)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3465.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 2 clocks in propagated mode.

No differences between SDC and CTS ideal net status found.
No differences between SDC and CTS transition time annotations found.
No differences between SDC and CTS delay annotations found.
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:00.5/0:14:12.5 (0.1), mem = 3465.4M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 25 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 25 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route ( Curr Mem: 3.34 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.34 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 712 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 712
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 52
[NR-eGR] Read 57 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.531500e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           240   154 
[NR-eGR]  Metal3   (3H)           292    10 
[NR-eGR]  Metal4   (4V)            32     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          565   305 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 517um
[NR-eGR] Total length: 565um, number of vias: 305
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.31 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.31 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Load db... (mem=3.3M)
[PSP]    Read data from FE... (mem=3.3M)
[PSP]    Done Read data from FE (cpu=0.000s, mem=3.3M)

[PSP]    Done Load db (cpu=0.000s, mem=3.3M)

[PSP]    Constructing placeable region... (mem=3.3M)
[PSP]    Compute region effective width... (mem=3.3M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=3.3M)

[PSP]    Done Constructing placeable region (cpu=0.000s, mem=3.3M)

Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
  Private non-default CCOpt properties:
    clock_nets_detailed_routed: 1 (default: false)
    last_virtual_delay_scaling_factor is set for at least one object
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain auto-default and half-corner slow_delay:setup.late removed 0 of 8 cells
Original list had 8 cells:
CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
Library trimming was not able to trim any cells:
CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
Library trimming inverters in power domain auto-default and half-corner slow_delay:setup.late removed 3 of 7 cells
Original list had 7 cells:
INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
New trimmed list has 4 cells:
INVX3 INVX2 INVX1 INVXL 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2
  Inverters:   INVX3 INVX2 INVX1 INVXL
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2
  Unblocked area available for placement of any clock cells in power_domain auto-default: 252.396um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slow_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.105ns
  Buffer max distance: 280.896um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=280.896um, saturatedSlew=0.090ns, speed=1885.208um per ns, cellArea=29.221um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=50.514um, saturatedSlew=0.088ns, speed=598.507um per ns, cellArea=27.082um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc:
 Created from constraint modes: {[]}
  Sources:                     pin clk
  Total number of sinks:       25
  Delay constrained sinks:     25
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_delay:setup.late:
  Skew target:                 0.105ns
Primary reporting skew groups are:
skew_group clk/sdc with 25 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

slow_delay:setup.late

Cap constraints are active in the following delay corners:

slow_delay:setup.late

Transition constraint summary:

--------------------------------------------------------------------------------------------
Delay corner                       Target (ns)    Num pins    Target source    Clock tree(s)
--------------------------------------------------------------------------------------------
slow_delay:setup.late (primary)         -            -              -                -
               -                      0.100          27       explicit         all
--------------------------------------------------------------------------------------------

Capacitance constraint summary:

-------------------------------------------------------------------------------------------------------
Delay corner                       Limit (pF)    Num nets    Target source                Clock tree(s)
-------------------------------------------------------------------------------------------------------
slow_delay:setup.late (primary)        -            -                    -                      -
               -                     0.250          1        library_or_sdc_constraint    all
-------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.8 real=0:00:00.8)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Preplacing multi-input logics...
    Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:01 mem=3492.0M) ***
Total net bbox length = 5.171e+02 (2.576e+02 2.595e+02) (ext = 2.862e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3476.0MB
Summary Report:
Instances move: 0 (out of 34 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.171e+02 (2.576e+02 2.595e+02) (ext = 2.862e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3476.0MB
*** Finished refinePlace (0:01:01 mem=3476.0M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for slow_delay:setup.late...
    Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for slow_delay:setup.late...
    Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.621um, total=72.621um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.976, kur=0.836], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[PSP]    Started Early Global Route ( Curr Mem: 3.30 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.30 MB )
[NR-eGR] Early global route reroute 1 out of 57 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 738 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 738
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 57 nets ( ignored 56 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name:   Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 76um, number of vias: 68
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    26 
[NR-eGR]  Metal2   (2V)            23    35 
[NR-eGR]  Metal3   (3H)            40     7 
[NR-eGR]  Metal4   (4V)            12     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total           76    68 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 32um
[NR-eGR] Total length: 76um, number of vias: 68
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 76um, number of vias: 68
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           250   169 
[NR-eGR]  Metal3   (3H)           277    11 
[NR-eGR]  Metal4   (4V)            31     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          559   321 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 517um
[NR-eGR] Total length: 559um, number of vias: 321
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.30 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.30 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:01:01.6/0:14:13.6 (0.1), mem = 3435.0M
Info: Enable timing driven in postCTS congRepair.

*** Start incrementalPlace ***
Effort level <high> specified for tdgp_reg2reg_default path_group
No Views given, use default active views for adaptive view pruning
Active views:
  setup
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.32 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 712 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 712
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 85
[NR-eGR] Read 57 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.531500e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.32 MB )
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3443.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3457.070M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2853.68)
Total number of fetched objects 58
End delay calculation. (MEM=2865.25 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2865.25 CPU=0:00:00.0 REAL=0:00:00.0)
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
SKP will use view:
  setup
Iteration  4: Total net bbox = 4.719e+02 (2.29e+02 2.43e+02)
              Est.  stn bbox = 4.963e+02 (2.45e+02 2.51e+02)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 3489.3M
Iteration  5: Total net bbox = 4.888e+02 (2.31e+02 2.58e+02)
              Est.  stn bbox = 5.174e+02 (2.48e+02 2.69e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3473.3M
Iteration  6: Total net bbox = 4.851e+02 (2.30e+02 2.55e+02)
              Est.  stn bbox = 5.143e+02 (2.47e+02 2.67e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3489.3M
Move report: Timing Driven Placement moves 34 insts, mean move: 1.26 um, max move: 4.03 um 
	Max move on inst (t1_reg[3]): (11.80, 18.81) --> (14.10, 17.09)

Finished Incremental Placement (cpu=0:00:00.3, real=0:00:01.0, mem=3473.3M)
*** Starting refinePlace (0:01:02 mem=3473.3M) ***
Total net bbox length = 5.386e+02 (2.694e+02 2.692e+02) (ext = 2.977e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 34 insts, mean move: 0.12 um, max move: 0.83 um 
	Max move on inst (t2_reg[4]): (12.57, 6.90) --> (11.80, 6.84)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3441.3MB
Summary Report:
Instances move: 34 (out of 34 movable)
Instances flipped: 0
Mean displacement: 0.12 um
Max displacement: 0.83 um (Instance: t2_reg[4]) (12.573, 6.8995) -> (11.8, 6.84)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3441.3MB
*** Finished refinePlace (0:01:02 mem=3441.3M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 712
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 85
[NR-eGR] Read 57 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.736700e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.33 MB )
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 3441.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           266   177 
[NR-eGR]  Metal3   (3H)           292    11 
[NR-eGR]  Metal4   (4V)            23     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          581   329 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 539um
[NR-eGR] Total length: 581um, number of vias: 329
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.03 seconds, mem = 3441.8M

*** Finished incrementalPlace (cpu=0:00:00.4, real=0:00:01.0)***
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:02.0/0:14:14.0 (0.1), mem = 3441.8M
    Congestion Repair done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3441.797M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing delay of long paths': none
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Reducing delay of long paths':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing delay of long paths':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Improving subtree skew...
    Clock DAG stats after 'Improving subtree skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving subtree skew': none
    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Improving subtree skew':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving subtree skew':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Offloading subtrees by buffering...
    Clock DAG stats after 'Offloading subtrees by buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Offloading subtrees by buffering': none
    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Offloading subtrees by buffering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Offloading subtrees by buffering':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 2 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments bottom up...
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Approximately balancing fragments bottom up': none
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
        
        Virtual Delay Histogram:
        
        ---------------
        Histogram
        ---------------
        {26 <= 0.000ns}
        ---------------
        
        Virtual delay statistics:
        
        ------------------------------------------------------
        Mean     Min      Max      Std. Dev    Count     Total
        ------------------------------------------------------
        0.000    0.000    0.000     0.000      26.000    0.000
        ------------------------------------------------------
        
        Biggest Virtual delays:
        
        ---------------------------------------
        Virtual    Clock Tree    Pin    Pre-CTS
        Delay                           net
        ---------------------------------------
          (empty table)
        ---------------------------------------
        
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Approximately balancing fragments step': none
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after Approximately balancing fragments: none
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after Approximately balancing fragments:
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Improving fragments clock skew...
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Improving fragments clock skew': none
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
      Skew group summary after 'Improving fragments clock skew':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Primary reporting skew groups before polishing:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
  Skew group summary before polishing:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.005pF fall=0.005pF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.009pF, total=0.009pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=69.750um, total=69.750um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.821, kur=0.049], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.011pF, total=0.011pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=75.775um, total=75.775um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.531, kur=0.033], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.531, kur=0.033], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.016pF fall=0.015pF), of which (rise=0.011pF fall=0.011pF) is wire, and (rise=0.005pF fall=0.005pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing clock and sink only refine place with checks partially disabled for sinks.
*** Starting refinePlace (0:01:02 mem=3493.0M) ***
Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3477.0MB
Summary Report:
Instances move: 0 (out of 34 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3477.0MB
*** Finished refinePlace (0:01:02 mem=3477.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[PSP]    Started Early Global Route ( Curr Mem: 3.30 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.30 MB )
[NR-eGR] Early global route reroute 1 out of 57 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 738 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 738
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 57 nets ( ignored 56 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name:   Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.327000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 72um, number of vias: 61
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    26 
[NR-eGR]  Metal2   (2V)            22    28 
[NR-eGR]  Metal3   (3H)            38     7 
[NR-eGR]  Metal4   (4V)            13     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total           72    61 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 32um
[NR-eGR] Total length: 72um, number of vias: 61
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 72um, number of vias: 61
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           265   170 
[NR-eGR]  Metal3   (3H)           290    11 
[NR-eGR]  Metal4   (4V)            23     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          577   322 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 539um
[NR-eGR] Total length: 577um, number of vias: 322
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.31 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.31 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3434.008M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Loading clock net RC data...
        Preprocessing clock nets...
        Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
        Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
        ProEngine running disconnected to DB
        Disconnecting...
        Disconnecting Clock Trees
        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_delay:setup.late...
        Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=72.265um, total=72.265um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.412, kur=-0.024], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.412, kur=-0.024], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=72.265um, total=72.265um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Modifying slew-target multiplier from 1 to 0.9
          Artificially removing short and long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
          DoDownSizing Summary : numSized = 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=72.265um, total=72.265um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=72.265um, total=72.265um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=72.265um, total=72.265um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.412, kur=-0.024], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.412, kur=-0.024], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:02 mem=3482.2M) ***
Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3474.2MB
Summary Report:
Instances move: 0 (out of 34 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3474.2MB
*** Finished refinePlace (0:01:02 mem=3474.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 25).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[PSP]    Started Early Global Route ( Curr Mem: 3.30 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.30 MB )
[NR-eGR] Early global route reroute 1 out of 57 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 738 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 738
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 57 nets ( ignored 56 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name:   Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.327000e+01um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 72um, number of vias: 61
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    26 
[NR-eGR]  Metal2   (2V)            22    28 
[NR-eGR]  Metal3   (3H)            38     7 
[NR-eGR]  Metal4   (4V)            13     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total           72    61 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 32um
[NR-eGR] Total length: 72um, number of vias: 61
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 72um, number of vias: 61
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           265   170 
[NR-eGR]  Metal3   (3H)           290    11 
[NR-eGR]  Metal4   (4V)            23     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          577   322 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 539um
[NR-eGR] Total length: 577um, number of vias: 322
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.31 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.31 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/26 03:13:12, mem=2826.3M)

globalDetailRoute

#Start globalDetailRoute on Wed Mar 26 03:13:12 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.13-s082_1 NR241029-2256/23_13-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |          0|   26|
#  Metal2 ( 2V)  |         22|   28|
#  Metal3 ( 3H)  |         38|    7|
#  Metal4 ( 4V)  |         13|    0|
#  Metal5 ( 5H)  |          0|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |         72|   61|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 33 um.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Mar 26 03:13:12 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2831.85 (MB), peak = 2974.02 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2843.95 (MB), peak = 2974.02 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2              53 ( 88.3%)
#          3               3 (  5.0%)
#  20  -  29               1 (  1.7%)
#     >=2000               0 (  0.0%)
#
#Total: 60 nets, 57 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                  1 ( 1.8%)
#  Clock                                1
#  Extra space                          1
#  Prefer layer range                   1
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#             Metal3           Metal4           1 (  1.8%)
#
#1 net selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.80 (MB)
#Total memory = 2846.28 (MB)
#Peak memory = 2974.02 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:2.9 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |          0|   26|
#  Metal2 ( 2V)  |         23|   22|
#  Metal3 ( 3H)  |         36|    4|
#  Metal4 ( 4V)  |         10|    0|
#  Metal5 ( 5H)  |          0|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |         70|   52|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 33 um.
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 16.60 (MB)
#Total memory = 2844.44 (MB)
#Peak memory = 2974.02 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2845.54 (MB), peak = 2974.02 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |          0|   26|
#  Metal2 ( 2V)  |         13|   21|
#  Metal3 ( 3H)  |         44|    9|
#  Metal4 ( 4V)  |         15|    0|
#  Metal5 ( 5H)  |          0|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |         73|   56|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 33 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (MB)
#Total memory = 2845.43 (MB)
#Peak memory = 2974.02 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (MB)
#Total memory = 2845.43 (MB)
#Peak memory = 2974.02 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.08 (MB)
#Total memory = 2831.35 (MB)
#Peak memory = 2974.02 (MB)
#Number of warnings = 14
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 26 03:13:13 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:00|     00:00:00|         1.0|
#  Line Assignment        | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:00:00|     00:00:00|         1.0|
#  Entire Command         | 00:00:01|     00:00:01|         1.0|
#-------------------------+---------+-------------+------------+
#
% End globalDetailRoute (date=03/26 03:13:13, total cpu=0:00:00.6, real=0:00:01.0, peak res=2830.7M, current mem=2830.7M)
        NanoRoute done. (took cpu=0:00:00.6 real=0:00:00.6)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
[NR-eGR] Started Early Global Route ( Curr Mem: 3.31 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.31 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 712 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 712
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 58
[NR-eGR] Read 57 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.736700e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           256   165 
[NR-eGR]  Metal3   (3H)           296    13 
[NR-eGR]  Metal4   (4V)            25     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          578   319 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 539um
[NR-eGR] Total length: 578um, number of vias: 319
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.31 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.31 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3440.258M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001], skew [0.001 vs 0.105]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    59 (unrouted=3, trialRouted=56, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      1
  Preserved Ports            0
  Multiple Clock Inputs      0
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              25
  Enable Latch          0
  Load Capacitance      0
  Antenna Diode         0
  Node Sink             0
  Total                25
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf       72.720
  Total      72.720
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.005    0.010    0.015
  Total    0.005    0.010    0.015
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.005     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.100       1       0.004       0.000      0.004    0.004    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc       0.001     0.001     0.001       0.105         0.001           0.001           0.001        0.000      -0.185      -0.837     100% {0.001, 0.001}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc       0.001     0.001     0.001       0.105         0.001           0.001           0.001        0.000      -0.185      -0.837     100% {0.001, 0.001}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - Root pin clk of SDC clock clk in view setup
   - Root pin clk of SDC clock clk in view hold

Setting all clocks to propagated mode.
sdc
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=25, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=25
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : total=0.005pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.010pF, total=0.010pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=72.720um, total=72.720um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/sdc: insertion delay [min=0.001, max=0.001, avg=0.001, sd=0.000, skn=-0.185, kur=-0.837], skew [0.001 vs 0.105], 100% {0.001, 0.001} (wid=0.001 ws=0.001) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.0 real=0:00:00.0)
Runtime done. (took cpu=0:00:02.6 real=0:00:02.6)
Runtime Summary
===============
Clock Runtime:  (43%) Core CTS           1.11 (Init 0.80, Construction 0.11, Implementation 0.05, eGRPC 0.03, PostConditioning 0.03, Other 0.09)
Clock Runtime:  (34%) CTS services       0.89 (RefinePlace 0.11, EarlyGlobalClock 0.12, NanoRoute 0.59, ExtractRC 0.08, TimingAnalysis 0.00)
Clock Runtime:  (21%) Other CTS          0.56 (Init 0.09, CongRepair/EGR-DP 0.46, TimingUpdate 0.01, Other 0.00)
Clock Runtime: (100%) Total              2.56

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:01:03.0/0:14:15.1 (0.1), mem = 3494.4M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2848.5M, totSessionCpu=0:01:03 **
**WARN: (IMPOPT-576):	1 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:03.1/0:14:15.1 (0.1), mem = 3446.4M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	cout : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
Info: Using SynthesisEngine executable '/mnt/cadence_tools/DDI23.1/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:00, real = 0:00:08, mem = 2854.1M, totSessionCpu=0:01:03 **
#optDebug: { P: 90 W: 3195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3470.5M)
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2971.95)
Total number of fetched objects 58
End delay calculation. (MEM=2984.5 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2984.5 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:04 mem=3674.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.069  |  8.069  |  9.882  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:09, mem = 2972.4M, totSessionCpu=0:01:04 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.0/0:00:09.1 (0.1), totSession cpu/real = 0:01:04.1/0:14:24.2 (0.1), mem = 3566.1M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
OPTC: view 50.0:500.0 [ 0.0500 ]
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:04.2/0:14:24.2 (0.1), mem = 3566.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:04.2/0:14:24.2 (0.1), mem = 3566.1M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:04.2/0:14:24.3 (0.1), mem = 3566.1M
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:04.6/0:14:24.6 (0.1), mem = 3669.3M
*** ExcludedClockNetOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:04.6/0:14:24.7 (0.1), mem = 3582.3M
*** Starting optimizing excluded clock nets MEM= 3582.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3582.3M) ***
*** ExcludedClockNetOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:04.6/0:14:24.7 (0.1), mem = 3582.3M
*** ExcludedClockNetOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:04.6/0:14:24.7 (0.1), mem = 3582.3M
*** Starting optimizing excluded clock nets MEM= 3582.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3582.3M) ***
*** ExcludedClockNetOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:04.6/0:14:24.7 (0.1), mem = 3582.3M
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:04.7/0:14:24.7 (0.1), mem = 3582.3M
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:01:04.8/0:14:24.9 (0.1), mem = 3640.5M
End: GigaOpt high fanout net optimization
Number of setup views: 1
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:04.8/0:14:24.9 (0.1), mem = 3640.5M
*info: 1 clock net excluded
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+--------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
+--------+--------+---------+------------+--------+----------+---------+--------------+
|   0.000|   0.000|   69.78%|   0:00:00.0| 3669.6M|     setup|       NA| NA           |
+--------+--------+---------+------------+--------+----------+---------+--------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3669.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3669.6M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:05.2/0:14:25.3 (0.1), mem = 3669.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:05.3/0:14:25.4 (0.1), mem = 3650.7M
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 69.78
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.78%|        -|   0.100|   0.000|   0:00:00.0| 3652.7M|
|   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3653.7M|
|   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3653.7M|
|   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3653.7M|
|   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3653.7M|
|   69.78%|        0|   0.100|   0.000|   0:00:00.0| 3653.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 69.78
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:05.6/0:14:25.7 (0.1), mem = 3653.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3595.74M, totSessionCpu=0:01:06).
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:05.7/0:14:25.8 (0.1), mem = 3649.9M
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 69.78
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.78%|        -|   0.078|   0.000|   0:00:00.0| 3653.9M|
|   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3653.9M|
|   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3653.9M|
|   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3653.9M|
|   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3653.9M|
|   69.78%|        0|   0.078|   0.000|   0:00:00.0| 3653.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 69.78
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:06 mem=3653.9M) ***
Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3637.9MB
Summary Report:
Instances move: 0 (out of 34 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 5.392e+02 (2.706e+02 2.685e+02) (ext = 2.972e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3637.9MB
*** Finished refinePlace (0:01:06 mem=3637.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3637.9M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3657.0M) ***
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:06.1/0:14:26.2 (0.1), mem = 3657.0M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=3579.99M, totSessionCpu=0:01:06).
*** LocalWireReclaim #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:06.2/0:14:26.3 (0.1), mem = 3580.0M
Starting local wire reclaim
*** Starting refinePlace (0:01:06 mem=3580.0M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
**WARN: [IO pin not placed] cout
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 1 / 26 = 3.85%
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 2.0797348223495646
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 8 insts, mean move: 2.18 um, max move: 3.71 um 
	Max move on inst (g747__8428): (14.40, 13.68) --> (12.40, 15.39)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3564.0MB
Summary Report:
Instances move: 8 (out of 34 movable)
Instances flipped: 0
Mean displacement: 2.18 um
Max displacement: 3.71 um (Instance: g747__8428) (14.4, 13.68) -> (12.4, 15.39)
	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3564.0MB
*** Finished refinePlace (0:01:06 mem=3564.0M) ***
*** LocalWireReclaim #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:01:06.2/0:14:26.3 (0.1), mem = 3564.0M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2985.88)
Total number of fetched objects 58
End delay calculation. (MEM=2996.62 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2996.62 CPU=0:00:00.0 REAL=0:00:00.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 712 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 712
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 58
[NR-eGR] Read 57 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 56
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.599900e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   141 
[NR-eGR]  Metal2   (2V)           250   165 
[NR-eGR]  Metal3   (3H)           287    13 
[NR-eGR]  Metal4   (4V)            28     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          564   319 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 526um
[NR-eGR] Total length: 564um, number of vias: 319
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.45 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.45 MB )
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3566.195M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:06.5/0:14:26.6 (0.1), mem = 3565.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (7.8), totSession cpu/real = 0:01:06.5/0:14:26.6 (0.1), mem = 3565.3M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2985.39)
Total number of fetched objects 58
End delay calculation. (MEM=2997.9 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2997.9 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:07 mem=3626.3M)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:06.6/0:14:26.7 (0.1), mem = 3626.3M
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
	CornerforLayerOpt timing analysis view setup has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.08|     0.00|       0|       0|       0| 69.78%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.08|     0.00|       0|       0|       0| 69.78%| 0:00:00.0|  3661.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3661.4M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:06.7/0:14:26.8 (0.1), mem = 3661.4M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
Register exp ratio and priority group on 0 nets on 58 nets : 

Active setup views:
 setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3563.992M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2983.78)
Total number of fetched objects 58
End delay calculation. (MEM=2995.57 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2995.57 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:07 mem=3625.0M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 2989.8M, totSessionCpu=0:01:07 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.085  |  8.085  |  9.882  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     8.069 |    8.069 |           |        0 |       69.78 |            |              | 0:00:00  |        3566 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3566 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        3582 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3582 |      |     |
| global_opt              |           |    8.069 |           |        0 |       69.78 |            |              | 0:00:00  |        3593 |      |     |
| area_reclaiming         |     8.069 |    8.069 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3596 |      |     |
| area_reclaiming_2       |     8.069 |    8.069 |         0 |        0 |       69.78 |            |              | 0:00:01  |        3580 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:00  |        3564 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3565 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3565 |      |     |
| drv_eco_fixing          |     8.085 |    8.085 |         0 |        0 |       69.78 |            |              | 0:00:00  |        3582 |    0 |   0 |
| final_summary           |     8.085 |    8.085 |           |        0 |       69.78 |            |              | 0:00:00  |        3582 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 2991.4M, totSessionCpu=0:01:07 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 2 CRR processes is 831.94MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for slow_delay:setup.early...
Clock tree timing engine global stage delay update for slow_delay:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for slow_delay:setup.late...
Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast_delay:hold.early...
Clock tree timing engine global stage delay update for fast_delay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast_delay:hold.late...
Clock tree timing engine global stage delay update for fast_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           7.51             35          0.000 ns          8.085 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665           1  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-5046        1  Net '%s' in clock tree '%s' has existing...
WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 13 warning(s), 0 error(s)

*** ccopt_design #1 [finish] () : cpu/real = 0:00:06.8/0:00:19.3 (0.4), totSession cpu/real = 0:01:07.3/0:14:31.8 (0.1), mem = 3620.3M
#% End ccopt_design (date=03/26 03:13:29, total cpu=0:00:06.9, real=0:00:19.0, peak res=2999.9M, current mem=2883.4M)
<CMD> ctd_win
<CMD> timeDesign -postCTS
*** timeDesign #3 [begin] () : totSession cpu/real = 0:01:19.2/0:18:08.3 (0.1), mem = 3498.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3485.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.085  |  8.085  |  9.882  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.05 sec
Total Real time: 0.0 sec
Total Memory Usage: 3485.1875 Mbytes
*** timeDesign #3 [finish] () : cpu/real = 0:00:00.0/0:00:00.3 (0.2), totSession cpu/real = 0:01:19.2/0:18:08.6 (0.1), mem = 3485.2M
<CMD> report_timing
Path 1: MET Setup Check with Pin sum_reg[7]/CK 
Endpoint:   sum_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: t2_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setup
Other End Arrival Time          0.000
- Setup                         0.125
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.865
- Arrival Time                  1.780
= Slack Time                    8.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +------------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |            |              |         |       |  Time   |   Time   | 
     |------------+--------------+---------+-------+---------+----------| 
     | t2_reg[0]  | CK ^         |         |       |  -0.000 |    8.085 | 
     | t2_reg[0]  | CK ^ -> Q ^  | DFFQXL  | 0.183 |   0.182 |    8.267 | 
     | g754__1617 | A ^ -> Y ^   | AND2XL  | 0.150 |   0.333 |    8.418 | 
     | g751__6783 | CI ^ -> CO ^ | ADDFX1  | 0.212 |   0.545 |    8.630 | 
     | g749__5526 | CI ^ -> CO ^ | ADDFX1  | 0.196 |   0.741 |    8.826 | 
     | g747__8428 | CI ^ -> CO ^ | ADDFX1  | 0.195 |   0.936 |    9.021 | 
     | g745__4319 | CI ^ -> CO ^ | ADDFX1  | 0.199 |   1.135 |    9.220 | 
     | g743__6260 | CI ^ -> CO ^ | ADDFX1  | 0.195 |   1.330 |    9.415 | 
     | g741__5107 | CI ^ -> CO ^ | ADDFX1  | 0.189 |   1.519 |    9.604 | 
     | g739__2398 | CI ^ -> S ^  | ADDFX1  | 0.261 |   1.780 |    9.865 | 
     | sum_reg[7] | D ^          | DFFHQX1 | 0.000 |   1.780 |    9.865 | 
     +------------------------------------------------------------------+ 

<CMD> report_timing > timing_postCTS.txt
<CMD> getDesignMode -user -bottomRoutingLayer
<CMD> getDesignMode -user -topRoutingLayer
<CMD> getDesignMode -user -bottomRoutingLayer
<CMD> getDesignMode -user -topRoutingLayer
<CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
<CMD> setNanoRouteMode -quiet -routeWithEco 0
<CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
<CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -drouteAutoStop 0
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
<CMD> getDesignMode -quiet -topRoutingLayer
<CMD> getDesignMode -quiet -bottomRoutingLayer
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2887.09 (MB), peak = 2999.91 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                     false
setNanoRouteMode -route_detail_end_iteration                 1
setNanoRouteMode -route_detail_fix_antenna                   true
setNanoRouteMode -route_detail_post_route_litho_repair       false
setNanoRouteMode -route_detail_use_min_spacing_for_blockage  auto
setNanoRouteMode -route_route_side                           front
setNanoRouteMode -route_extract_third_party_compatible       false
setNanoRouteMode -route_global_exp_timing_driven_std_delay   38.8
setNanoRouteMode -route_antenna_diode_insertion              false
setNanoRouteMode -route_selected_net_only                    false
setNanoRouteMode -route_strict_honor_route_rule              false
setNanoRouteMode -route_with_eco                             false
setNanoRouteMode -route_with_litho_driven                    false
setNanoRouteMode -route_with_si_driven                       true
setNanoRouteMode -route_with_timing_driven                   false
setExtractRCMode -engine                                     preRoute
setDelayCalMode -enable_high_fanout                          true
setDelayCalMode -enable_ideal_seq_async_pins                 false
setDelayCalMode -eng_enablePrePlacedFlow                     false
setDelayCalMode -engine                                      aae
setDelayCalMode -ignoreNetLoad                               false
setDelayCalMode -socv_accuracy_mode                          low
setSIMode -separate_delta_delay_on_data                      true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3485.9M, init mem=3485.9M)
*info: Placed = 34            
*info: Unplaced = 0           
Placement Density:69.78%(176/252)
Placement Density (including fixed std cells):69.78%(176/252)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3485.9M)

changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3485.9M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Mar 26 03:20:40 2025
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.13-s082_1 NR241029-2256/23_13-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 57.
#Total number of nets in the design = 60.
#56 routable nets do not have any wires.
#1 routable net has routed wires.
#56 nets will be global routed.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed Mar 26 03:20:40 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2894.05 (MB), peak = 2999.91 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2906.15 (MB), peak = 2999.91 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Finished routing data preparation on Wed Mar 26 03:20:41 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.86 (MB)
#Total memory = 2906.15 (MB)
#Peak memory = 2999.91 (MB)
#
#
#Start global routing on Wed Mar 26 03:20:41 2025
#
#
#Start global routing initialization on Wed Mar 26 03:20:41 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Mar 26 03:20:41 2025
#
#Start routing resource analysis on Wed Mar 26 03:20:41 2025
#
#Routing resource analysis is done on Wed Mar 26 03:20:41 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          69          66          81    29.63%
#  Metal2         V          75          57          81     0.00%
#  Metal3         H         117          18          81     0.00%
#  Metal4         V          76          56          81     0.00%
#  Metal5         H         120          15          81     0.00%
#  Metal6         V          77          55          81     0.00%
#  Metal7         H         120          15          81     0.00%
#  Metal8         V          77          55          81     0.00%
#  Metal9         H          85          50          81    19.75%
#  Metal10        V          17          35          81    35.80%
#  Metal11        H          33          20          81    22.22%
#  --------------------------------------------------------------
#  Total                    869      35.69%         891     9.76%
#
#  1 nets (1.67%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 26 03:20:41 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2906.15 (MB), peak = 2999.91 (MB)
#
#
#Global routing initialization is done on Wed Mar 26 03:20:41 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2906.15 (MB), peak = 2999.91 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2907.13 (MB), peak = 2999.91 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2907.13 (MB), peak = 2999.91 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 57.
#Total number of nets in the design = 60.
#
#57 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              56  
#-----------------------------
#        Total              56  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1              56  
#------------------------------------------------
#        Total                  1              56  
#------------------------------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        4(4.94%)      2(2.47%)   (7.41%)
#  Metal3        0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      4(0.48%)      2(0.24%)   (0.72%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.72% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              1.00 |    13.68     6.83    20.52    13.68 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |         26|  151|
#  Metal2 ( 2V)  |        230|   99|
#  Metal3 ( 3H)  |        247|   11|
#  Metal4 ( 4V)  |         21|    0|
#  Metal5 ( 5H)  |          0|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |        524|  261|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 558 um.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 2 tracks.
#Total overcon = 0.72%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.24 (MB)
#Total memory = 2907.39 (MB)
#Peak memory = 2999.91 (MB)
#
#Finished global routing on Wed Mar 26 03:20:41 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2907.39 (MB), peak = 2999.91 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 46 horizontal wires in 1 hboxes and 50 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 12 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        20.30 	  0.00%  	  0.00% 	  0.00%
# Metal2       213.48 	  0.07%  	  0.00% 	  0.00%
# Metal3       202.14 	  0.20%  	  0.00% 	  0.00%
# Metal4         6.35 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         442.27  	  0.13% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |         20|  151|
#  Metal2 ( 2V)  |        223|   99|
#  Metal3 ( 3H)  |        243|   11|
#  Metal4 ( 4V)  |         21|    0|
#  Metal5 ( 5H)  |          0|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |        508|  261|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 558 um.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2907.56 (MB), peak = 2999.91 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.27 (MB)
#Total memory = 2907.56 (MB)
#Peak memory = 2999.91 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#8 out of 34 instances (23.5%) need to be verified(marked ipoed), dirty area = 5.4%.
#76.82% of the total area is being checked for drcs
#76.8% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2908.98 (MB), peak = 2999.91 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |        119|  143|
#  Metal2 ( 2V)  |        241|   79|
#  Metal3 ( 3H)  |        155|   13|
#  Metal4 ( 4V)  |         27|    0|
#  Metal5 ( 5H)  |          0|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |        542|  235|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 558 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.16 (MB)
#Total memory = 2908.72 (MB)
#Peak memory = 2999.91 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2908.90 (MB), peak = 2999.91 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |        119|  143|
#  Metal2 ( 2V)  |        241|   79|
#  Metal3 ( 3H)  |        155|   13|
#  Metal4 ( 4V)  |         27|    0|
#  Metal5 ( 5H)  |          0|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |        542|  235|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 558 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |        119|  143|
#  Metal2 ( 2V)  |        241|   79|
#  Metal3 ( 3H)  |        155|   13|
#  Metal4 ( 4V)  |         27|    0|
#  Metal5 ( 5H)  |          0|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |        542|  235|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 558 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2911.01 (MB), peak = 2999.91 (MB)
#CELL_VIEW adder,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 26 03:20:41 2025
#
#
#Start Post Route Wire Spread.
#Done with 12 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |        122|  143|
#  Metal2 ( 2V)  |        244|   79|
#  Metal3 ( 3H)  |        158|   13|
#  Metal4 ( 4V)  |         27|    0|
#  Metal5 ( 5H)  |          0|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |        551|  235|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 558 um.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2911.28 (MB), peak = 2999.91 (MB)
#CELL_VIEW adder,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2910.96 (MB), peak = 2999.91 (MB)
#CELL_VIEW adder,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |        122|  143|
#  Metal2 ( 2V)  |        244|   79|
#  Metal3 ( 3H)  |        158|   13|
#  Metal4 ( 4V)  |         27|    0|
#  Metal5 ( 5H)  |          0|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |        551|  235|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 558 um.
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.40 (MB)
#Total memory = 2910.96 (MB)
#Peak memory = 2999.91 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -20.45 (MB)
#Total memory = 2867.50 (MB)
#Peak memory = 2999.91 (MB)
#Number of warnings = 22
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 26 03:20:41 2025
#
#Default setup view is reset to setup.
#Default setup view is reset to setup.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2856.16 (MB), peak = 2999.91 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:00|     00:00:00|         1.0|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:00:00|     00:00:00|         1.0|
#  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
#  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
#  Entire Command            | 00:00:01|     00:00:01|         1.0|
#----------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIF-95             31  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 32 warning(s), 0 error(s)

<CMD> zoomBox -3.28850 5.17100 30.75450 22.42800
<CMD> zoomBox 4.29450 8.83700 19.40050 16.49450
<CMD> zoomBox 7.56800 10.70800 15.45400 14.70550
<CMD> selectWire 11.6600 12.7850 11.7400 14.7650 2 {a[7]}
<CMD> is_innovus_plus
<CMD> zoomBox 0.84350 7.44400 18.61700 16.45350
<CMD> zoomBox -3.79900 5.19050 20.80100 17.66050
<CMD> zoomBox -19.11900 -2.24600 28.00700 21.64300
<CMD> zoomBox -72.05100 -27.94000 52.90450 35.40200
<CMD> zoomBox -57.33200 -18.91250 48.88100 34.92850
<CMD> zoomBox -44.81050 -11.23900 45.47050 34.52600
<CMD> zoomBox -17.15000 -1.24850 29.97850 22.64150
<CMD> zoomBox -36.13200 -8.10450 40.60900 30.79650
<CMD> report_timing > timing_postRoute.txt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2868.503906 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3167.062M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2889.82)
Total number of fetched objects 58
End delay calculation. (MEM=2914.69 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2894.46 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report adder.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report adder.drc.rpt                   # string, default="", user setting
 *** Starting Verify DRC (MEM: 3508.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -geomConnect -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar 26 03:24:01 2025

Design Name: adder
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (26.4000, 25.6500)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin cout of net cout has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar 26 03:24:01 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** timeDesign #4 [begin] () : totSession cpu/real = 0:01:39.7/0:26:19.7 (0.1), mem = 3454.1M
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rc_corner
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=3454.11M)
extractDetailRC Option : -outfile /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3166.1M)
Extracted 10.4938% (CPU Time= 0:00:00.0  MEM= 3230.1M)
Extracted 20.3704% (CPU Time= 0:00:00.0  MEM= 3230.1M)
Extracted 30.5556% (CPU Time= 0:00:00.0  MEM= 3230.1M)
Extracted 40.4321% (CPU Time= 0:00:00.0  MEM= 3230.1M)
Extracted 50.6173% (CPU Time= 0:00:00.0  MEM= 3230.1M)
Extracted 60.4938% (CPU Time= 0:00:00.0  MEM= 3230.1M)
Extracted 70.3704% (CPU Time= 0:00:00.0  MEM= 3230.1M)
Extracted 80.5556% (CPU Time= 0:00:00.0  MEM= 3230.1M)
Extracted 90.4321% (CPU Time= 0:00:00.0  MEM= 3230.1M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3230.1M)
Number of Extracted Resistors     : 588
Number of Extracted Ground Cap.   : 616
Number of Extracted Coupling Cap. : 460
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3206.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3210.109M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=2875.109375 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2908.79)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 58
AAE_INFO-618: Total number of nets in the design is 60,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2933.53 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2913.01 CPU=0:00:00.1 REAL=0:00:01.0)
Save waveform /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/.AAE_yxnQNU/.AAE_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2919.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2919.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2920.14)
Glitch Analysis: View setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup -- Total Number of Nets Analyzed = 58. 
Total number of fetched objects 58
AAE_INFO-618: Total number of nets in the design is 60,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2926.94 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2926.94 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:40 mem=3523.9M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.097  |  8.097  |  9.882  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.64 sec
Total Real time: 1.0 sec
Total Memory Usage: 3604.226562 Mbytes
Reset AAE Options
*** timeDesign #4 [finish] () : cpu/real = 0:00:00.6/0:00:00.9 (0.7), totSession cpu/real = 0:01:40.4/0:26:20.6 (0.1), mem = 3604.2M
<CMD> extractRC
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rc_corner
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=3604.23M)
extractDetailRC Option : -outfile /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3602.2M)
Extracted 10.4938% (CPU Time= 0:00:00.1  MEM= 3666.2M)
Extracted 20.3704% (CPU Time= 0:00:00.1  MEM= 3666.2M)
Extracted 30.5556% (CPU Time= 0:00:00.1  MEM= 3666.2M)
Extracted 40.4321% (CPU Time= 0:00:00.1  MEM= 3666.2M)
Extracted 50.6173% (CPU Time= 0:00:00.1  MEM= 3666.2M)
Extracted 60.4938% (CPU Time= 0:00:00.1  MEM= 3666.2M)
Extracted 70.3704% (CPU Time= 0:00:00.1  MEM= 3666.2M)
Extracted 80.5556% (CPU Time= 0:00:00.1  MEM= 3666.2M)
Extracted 90.4321% (CPU Time= 0:00:00.1  MEM= 3666.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 3666.2M)
Number of Extracted Resistors     : 588
Number of Extracted Ground Cap.   : 616
Number of Extracted Coupling Cap. : 460
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3642.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3646.227M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute
*** timeDesign #5 [begin] () : totSession cpu/real = 0:01:44.1/0:27:51.7 (0.1), mem = 3628.5M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rc_corner
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=3628.5M)
extractDetailRC Option : -outfile /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3586.5M)
Extracted 10.4938% (CPU Time= 0:00:00.0  MEM= 3626.5M)
Extracted 20.3704% (CPU Time= 0:00:00.0  MEM= 3626.5M)
Extracted 30.5556% (CPU Time= 0:00:00.0  MEM= 3626.5M)
Extracted 40.4321% (CPU Time= 0:00:00.0  MEM= 3626.5M)
Extracted 50.6173% (CPU Time= 0:00:00.0  MEM= 3626.5M)
Extracted 60.4938% (CPU Time= 0:00:00.0  MEM= 3626.5M)
Extracted 70.3704% (CPU Time= 0:00:00.0  MEM= 3626.5M)
Extracted 80.5556% (CPU Time= 0:00:00.0  MEM= 3626.5M)
Extracted 90.4321% (CPU Time= 0:00:00.0  MEM= 3626.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3626.5M)
Number of Extracted Resistors     : 588
Number of Extracted Ground Cap.   : 616
Number of Extracted Coupling Cap. : 460
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3610.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3614.500M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2918.49)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 58
AAE_INFO-618: Total number of nets in the design is 60,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2929.41 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2929.41 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/.AAE_yxnQNU/.AAE_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2929.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2929.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2927.92)
Glitch Analysis: View setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup -- Total Number of Nets Analyzed = 58. 
Total number of fetched objects 58
AAE_INFO-618: Total number of nets in the design is 60,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2929.94 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2929.94 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:44 mem=3525.6M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.097  |  8.097  |  9.882  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   25    |    9    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.783%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.34 sec
Total Real time: 1.0 sec
Total Memory Usage: 3605.90625 Mbytes
Reset AAE Options
*** timeDesign #5 [finish] () : cpu/real = 0:00:00.3/0:00:00.6 (0.6), totSession cpu/real = 0:01:44.5/0:27:52.3 (0.1), mem = 3605.9M
<CMD> extractRC
Extraction called for design 'adder' of instances=34 and nets=60 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design adder.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rc_corner
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/52800 (or 94.697%) to 1/1 (or 100%).
**WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51300 (or 97.4659%) to 1/1 (or 100%).
Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=3605.91M)
extractDetailRC Option : -outfile /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/adder_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_YyEqkh.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3603.9M)
Extracted 10.4938% (CPU Time= 0:00:00.0  MEM= 3667.9M)
Extracted 20.3704% (CPU Time= 0:00:00.0  MEM= 3667.9M)
Extracted 30.5556% (CPU Time= 0:00:00.0  MEM= 3667.9M)
Extracted 40.4321% (CPU Time= 0:00:00.0  MEM= 3667.9M)
Extracted 50.6173% (CPU Time= 0:00:00.1  MEM= 3667.9M)
Extracted 60.4938% (CPU Time= 0:00:00.1  MEM= 3667.9M)
Extracted 70.3704% (CPU Time= 0:00:00.1  MEM= 3667.9M)
Extracted 80.5556% (CPU Time= 0:00:00.1  MEM= 3667.9M)
Extracted 90.4321% (CPU Time= 0:00:00.1  MEM= 3667.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 3667.9M)
Number of Extracted Resistors     : 588
Number of Extracted Ground Cap.   : 616
Number of Extracted Coupling Cap. : 460
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3643.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 3647.906M)
<CMD> rcOut -spef report/new
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 3630.2M)
<CMD> rcOut -spef report/new_parasitics.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 3630.2M)
<CMD> streamOut adder_gds -libName DesignLib -structureName adder -units 2000 -mode ALL
Parse flat map file 'streamOut.map'
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Convert 0 swires and 0 svias from compressed groups
Output for via structure generation total number 29
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    227                          Metal11
    217                            Via10
    226                          Metal11
    206                          Metal10
    216                            Via10
    196                             Via9
    225                          Metal11
    205                          Metal10
    185                           Metal9
    214                            Via10
    195                             Via9
    175                             Via8
    223                          Metal11
    204                          Metal10
    184                           Metal9
    164                           Metal8
    8                             Metal1
    22                              Via1
    2                               Cont
    64                              Via3
    44                              Via2
    5                               Cont
    43                              Via2
    23                              Via1
    1                               Cont
    9                             Metal1
    29                            Metal2
    50                            Metal3
    10                            Metal1
    30                            Metal2
    71                            Metal4
    11                            Metal1
    51                            Metal3
    31                            Metal2
    65                              Via3
    26                              Via1
    85                              Via4
    52                            Metal3
    32                            Metal2
    72                            Metal4
    92                            Metal5
    47                              Via2
    3                               Cont
    86                              Via4
    106                             Via5
    220                          Metal11
    200                          Metal10
    161                           Metal8
    78                            Metal4
    38                            Metal2
    58                            Metal3
    97                            Metal5
    117                           Metal6
    53                            Metal3
    14                            Metal1
    73                            Metal4
    93                            Metal5
    113                           Metal6
    218                          Metal11
    198                          Metal10
    178                           Metal9
    158                           Metal8
    75                            Metal4
    36                            Metal2
    16                            Metal1
    55                            Metal3
    119                           Metal6
    68                              Via3
    24                              Via1
    4                               Cont
    107                             Via5
    127                             Via6
    221                          Metal11
    182                           Metal9
    59                            Metal3
    79                            Metal4
    99                            Metal5
    118                           Metal6
    138                           Metal7
    212                            Via10
    173                             Via8
    70                              Via3
    90                              Via4
    109                             Via5
    129                             Via6
    222                          Metal11
    202                          Metal10
    183                           Metal9
    163                           Metal8
    143                           Metal7
    190                             Via9
    170                             Via8
    67                              Via3
    48                              Via2
    28                              Via1
    87                              Via4
    131                             Via6
    224                          Metal11
    180                           Metal9
    160                           Metal8
    101                           Metal5
    121                           Metal6
    141                           Metal7
    35                            Metal2
    74                            Metal4
    94                            Metal5
    114                           Metal6
    134                           Metal7
    176                           Metal9
    156                           Metal8
    13                            Metal1
    33                            Metal2
    77                            Metal4
    116                           Metal6
    136                           Metal7
    197                          Metal10
    177                           Metal9
    157                           Metal8
    54                            Metal3
    34                            Metal2
    15                            Metal1
    98                            Metal5
    137                           Metal7
    203                          Metal10
    159                           Metal8
    80                            Metal4
    100                           Metal5
    120                           Metal6
    139                           Metal7
    219                          Metal11
    199                          Metal10
    179                           Metal9
    57                            Metal3
    37                            Metal2
    17                            Metal1
    76                            Metal4
    96                            Metal5
    140                           Metal7
    201                          Metal10
    181                           Metal9
    162                           Metal8
    122                           Metal6
    142                           Metal7
    45                              Via2
    6                               Cont
    25                              Via1
    89                              Via4
    128                             Via6
    148                             Via7
    169                             Via8
    66                              Via3
    46                              Via2
    7                               Cont
    27                              Via1
    110                             Via5
    149                             Via7
    194                             Via9
    91                              Via4
    111                             Via5
    130                             Via6
    150                             Via7
    215                            Via10
    171                             Via8
    112                             Via5
    132                             Via6
    151                             Via7
    211                            Via10
    191                             Via9
    69                              Via3
    49                              Via2
    88                              Via4
    108                             Via5
    152                             Via7
    192                             Via9
    172                             Via8
    133                             Via6
    153                             Via7
    213                            Via10
    193                             Via9
    174                             Via8
    154                             Via7
    56                            Metal3
    12                            Metal1
    95                            Metal5
    115                           Metal6
    135                           Metal7
    155                           Metal8
    18                            Metal1
    19                            Metal1
    39                            Metal2
    60                            Metal3
    20                            Metal1
    40                            Metal2
    81                            Metal4
    21                            Metal1
    61                            Metal3
    41                            Metal2
    62                            Metal3
    42                            Metal2
    82                            Metal4
    102                           Metal5
    230                          Metal11
    210                          Metal10
    63                            Metal3
    83                            Metal4
    103                           Metal5
    123                           Metal6
    228                          Metal11
    208                          Metal10
    188                           Metal9
    168                           Metal8
    231                          Metal11
    84                            Metal4
    104                           Metal5
    124                           Metal6
    144                           Metal7
    186                           Metal9
    166                           Metal8
    126                           Metal6
    146                           Metal7
    207                          Metal10
    187                           Metal9
    167                           Metal8
    147                           Metal7
    229                          Metal11
    209                          Metal10
    189                           Metal9
    105                           Metal5
    125                           Metal6
    145                           Metal7
    165                           Metal8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                             34

Ports/Pins                            25
    metal layer Metal1                25

Nets                                 352
    metal layer Metal1                76
    metal layer Metal2               187
    metal layer Metal3                80
    metal layer Metal4                 9

    Via Instances                    235

Special Nets                          42
    metal layer Metal1                30
    metal layer Metal9                 2
    metal layer Metal10                6
    metal layer Metal11                4

    Via Instances                    370

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  85
    metal layer Metal1                40
    metal layer Metal2                37
    metal layer Metal3                 8


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> zoomBox -25.09850 -2.66400 40.13150 30.40200
<CMD> report_power > powerReport.txt
env CDS_WORKAREA is set to /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: setup.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: adder
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2942.62)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 58
AAE_INFO-618: Total number of nets in the design is 60,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2953.37 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2953.37 CPU=0:00:00.1 REAL=0:00:01.0)
Save waveform /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/innovus_temp_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77_cadencea16_dcmosimt2022552_lew060/.AAE_yxnQNU/.AAE_52050_e8470bcf-bf1a-48c5-bbc2-62d155f29a77/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2953.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2953.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2941.77)
Glitch Analysis: View setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup -- Total Number of Nets Analyzed = 58. 
Total number of fetched objects 58
AAE_INFO-618: Total number of nets in the design is 60,  1.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2943.77 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2943.77 CPU=0:00:00.0 REAL=0:00:00.0)

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2942.43MB/unknown/unknown)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2942.43MB/unknown/unknown)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2942.43MB/unknown/unknown)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2942.43MB/unknown/unknown)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 10%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 20%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 30%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 40%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 50%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 60%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 70%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 80%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 90%

Finished Levelizing
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)

Starting Activity Propagation
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 10%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 20%

Finished Activity Propagation
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2943.12MB/unknown/unknown)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)
 ... Calculating switching power
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 10%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 20%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 30%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 40%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 50%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 60%
 ... Calculating internal and leakage power
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 70%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 80%
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT): 90%

Finished Calculating power
2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2943.12MB/unknown/unknown)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2943.12MB/unknown/unknown)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2943.12MB/unknown/unknown)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2943.12MB/unknown/unknown)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2944.15MB/unknown/unknown)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.13-s082_1 (64bit) 11/13/2024 13:42 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Mar-26 03:41:05 (2025-Mar-26 07:41:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: adder
*
*	Liberty Libraries used:
*	        setup: /home/dcmosimt2022552/Desktop/ShannonAdderGenus/AES/aes_new/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/adder_placed.dat/libs/mmmc/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00609086 	   91.8727%
Total Switching Power:       0.00053515 	    8.0721%
Total Leakage Power:         0.00000366 	    0.0552%
Total Power:                 0.00662968
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.005571   0.0003294   2.897e-06    0.005903       89.04
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.00052   0.0002057   7.616e-07   0.0007265       10.96
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.006091   0.0005352   3.659e-06     0.00663         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.006091   0.0005352   3.659e-06     0.00663         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                sum_reg[7] (DFFHQX1):        0.0002703
*              Highest Leakage Power:                  cout_reg (DFFHQX1):        1.203e-07
*                Total Cap:      5.51823e-14 F
*                Total instances in design:    34
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2944.15MB/unknown/unknown)

<CMD> report_area > areaReport.txt

--------------------------------------------------------------------------------
Exiting Innovus on Wed Mar 26 03:43:26 2025
  Total CPU time:     0:03:12
  Total real time:    0:44:30
  Peak memory (main): 2991.41MB


*** Memory Usage v#2 (Current mem = 3538.984M, initial mem = 839.484M) ***
*** Message Summary: 160 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=0:02:40, real=0:44:29, mem=3539.0M) ---
