Problem: Prob152_lemmings3
Code file: results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv
Compilation: FAILED
==================================================
=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
Compilation failed (exit code 23):

results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:14: syntax error
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:17: error: invalid module item.
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:18: syntax error
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:14: warning: macro verilog undefined (and assumed null) at this point.
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:18: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:19: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:20: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:22: error: invalid module item.
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:27: syntax error
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:27: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:28: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:30: syntax error
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:30: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:31: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:35: syntax error
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:35: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:41: syntax error
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:41: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:46: syntax error
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:46: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:47: error: Invalid module instantiation
results\mistral_7b_0shot_temp0_8_topP0_95_promptv1\Prob152_lemmings3/Prob152_lemmings3_sample01.sv:51: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob152_lemmings3_test.sv:1: error: `timescale directive can not be inside a module definition.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob152_lemmings3_test.sv:16: error: invalid module item.
