{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751471527008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751471527008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  2 12:52:06 2025 " "Processing started: Wed Jul  2 12:52:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751471527008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471527008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Totem -c Totem " "Command: quartus_map --read_settings_files=on --write_settings_files=off Totem -c Totem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471527008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751471527183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751471527183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/BCD_7seg/BCD_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/BCD_7seg/BCD_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bcd_7seg-with_select_bcd7seg " "Found design unit 1: Bcd_7seg-with_select_bcd7seg" {  } { { "../BCD_7seg/BCD_7seg.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/BCD_7seg/BCD_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536231 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_7seg " "Found entity 1: BCD_7seg" {  } { { "../BCD_7seg/BCD_7seg.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/BCD_7seg/BCD_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471536231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/BCD_Conv/BCD_Conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/BCD_Conv/BCD_Conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Conv-Behaviour " "Found design unit 1: BCD_Conv-Behaviour" {  } { { "../BCD_Conv/BCD_Conv.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/BCD_Conv/BCD_Conv.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536232 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Conv " "Found entity 1: BCD_Conv" {  } { { "../BCD_Conv/BCD_Conv.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/BCD_Conv/BCD_Conv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471536232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Comparador/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Comparador/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-rtl " "Found design unit 1: comparador-rtl" {  } { { "../Comparador/comparador.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Comparador/comparador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536234 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../Comparador/comparador.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Comparador/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471536234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/MUX_Din/MUX_Din.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/MUX_Din/MUX_Din.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_Din-Behavioral " "Found design unit 1: MUX_Din-Behavioral" {  } { { "../MUX_Din/MUX_Din.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/MUX_Din/MUX_Din.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536235 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_Din " "Found entity 1: MUX_Din" {  } { { "../MUX_Din/MUX_Din.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/MUX_Din/MUX_Din.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471536235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Prices/Prices.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Prices/Prices.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prices-Behavioral " "Found design unit 1: prices-Behavioral" {  } { { "../Prices/Prices.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Prices/Prices.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536236 ""} { "Info" "ISGN_ENTITY_NAME" "1 prices " "Found entity 1: prices" {  } { { "../Prices/Prices.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Prices/Prices.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471536236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Subtrator/Subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Subtrator/Subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtrator-rtl " "Found design unit 1: Subtrator-rtl" {  } { { "../Subtrator/Subtrator.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Subtrator/Subtrator.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536237 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtrator " "Found entity 1: Subtrator" {  } { { "../Subtrator/Subtrator.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Subtrator/Subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471536237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Somador/Somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Somador/Somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-rtl " "Found design unit 1: Somador-rtl" {  } { { "../Somador/Somador.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Somador/Somador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536238 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "../Somador/Somador.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Somador/Somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471536238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/RegW/RegW.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/RegW/RegW.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegW-RTL " "Found design unit 1: RegW-RTL" {  } { { "../RegW/RegW.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/RegW/RegW.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536239 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegW " "Found entity 1: RegW" {  } { { "../RegW/RegW.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/RegW/RegW.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471536239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Controladora/Controladora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Controladora/Controladora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controladora-RTL " "Found design unit 1: Controladora-RTL" {  } { { "../Controladora/Controladora.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Controladora/Controladora.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536240 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controladora " "Found entity 1: Controladora" {  } { { "../Controladora/Controladora.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Controladora/Controladora.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471536240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-RTL " "Found design unit 1: Datapath-RTL" {  } { { "../Datapath/Datapath.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536241 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../Datapath/Datapath.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471536241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Totem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Totem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Totem-RTL " "Found design unit 1: Totem-RTL" {  } { { "Totem.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536242 ""} { "Info" "ISGN_ENTITY_NAME" "1 Totem " "Found entity 1: Totem" {  } { { "Totem.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751471536242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471536242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Totem " "Elaborating entity \"Totem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751471536301 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Maior_B Totem.vhd(14) " "VHDL Signal Declaration warning at Totem.vhd(14): used implicit default value for signal \"Maior_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Totem.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751471536303 "|Totem"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Menor_P Totem.vhd(14) " "VHDL Signal Declaration warning at Totem.vhd(14): used implicit default value for signal \"Menor_P\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Totem.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751471536303 "|Totem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:myDatapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:myDatapath\"" {  } { { "Totem.vhd" "myDatapath" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471536304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegW Datapath:myDatapath\|RegW:Prod " "Elaborating entity \"RegW\" for hierarchy \"Datapath:myDatapath\|RegW:Prod\"" {  } { { "../Datapath/Datapath.vhd" "Prod" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471536306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegW Datapath:myDatapath\|RegW:Bank " "Elaborating entity \"RegW\" for hierarchy \"Datapath:myDatapath\|RegW:Bank\"" {  } { { "../Datapath/Datapath.vhd" "Bank" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471536312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador Datapath:myDatapath\|Somador:mySomador " "Elaborating entity \"Somador\" for hierarchy \"Datapath:myDatapath\|Somador:mySomador\"" {  } { { "../Datapath/Datapath.vhd" "mySomador" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471536316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator Datapath:myDatapath\|Subtrator:mySubtrator " "Elaborating entity \"Subtrator\" for hierarchy \"Datapath:myDatapath\|Subtrator:mySubtrator\"" {  } { { "../Datapath/Datapath.vhd" "mySubtrator" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471536319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Datapath:myDatapath\|comparador:ComparadorGT " "Elaborating entity \"comparador\" for hierarchy \"Datapath:myDatapath\|comparador:ComparadorGT\"" {  } { { "../Datapath/Datapath.vhd" "ComparadorGT" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471536322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Din Datapath:myDatapath\|MUX_Din:myMUX_Din " "Elaborating entity \"MUX_Din\" for hierarchy \"Datapath:myDatapath\|MUX_Din:myMUX_Din\"" {  } { { "../Datapath/Datapath.vhd" "myMUX_Din" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471536325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Conv Datapath:myDatapath\|BCD_Conv:myBCD_Conv " "Elaborating entity \"BCD_Conv\" for hierarchy \"Datapath:myDatapath\|BCD_Conv:myBCD_Conv\"" {  } { { "../Datapath/Datapath.vhd" "myBCD_Conv" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471536329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7seg Datapath:myDatapath\|BCD_7seg:myBCD_M " "Elaborating entity \"BCD_7seg\" for hierarchy \"Datapath:myDatapath\|BCD_7seg:myBCD_M\"" {  } { { "../Datapath/Datapath.vhd" "myBCD_M" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471536339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prices Datapath:myDatapath\|prices:myPrices " "Elaborating entity \"prices\" for hierarchy \"Datapath:myDatapath\|prices:myPrices\"" {  } { { "../Datapath/Datapath.vhd" "myPrices" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Datapath/Datapath.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471536343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controladora Controladora:myControladora " "Elaborating entity \"Controladora\" for hierarchy \"Controladora:myControladora\"" {  } { { "Totem.vhd" "myControladora" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471536347 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_atual Controladora.vhd(33) " "VHDL Process Statement warning at Controladora.vhd(33): signal \"estado_atual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controladora/Controladora.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Controladora/Controladora.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1751471536348 "|Totem|Controladora:myControladora"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Maior_B GND " "Pin \"Maior_B\" is stuck at GND" {  } { { "Totem.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751471539325 "|Totem|Maior_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "Menor_P GND " "Pin \"Menor_P\" is stuck at GND" {  } { { "Totem.vhd" "" { Text "/home/rafic/ufmg/labsd/2025-2/selfservice_totem/Source/Totem/Totem.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751471539325 "|Totem|Menor_P"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1751471539325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751471539402 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751471540343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751471540343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751471540388 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751471540388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751471540388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751471540388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751471540396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  2 12:52:20 2025 " "Processing ended: Wed Jul  2 12:52:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751471540396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751471540396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751471540396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751471540396 ""}
