
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120027                       # Number of seconds simulated
sim_ticks                                120027065795                       # Number of ticks simulated
final_tick                               1177885887108                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  51325                       # Simulator instruction rate (inst/s)
host_op_rate                                    66040                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1425335                       # Simulator tick rate (ticks/s)
host_mem_usage                               16921020                       # Number of bytes of host memory used
host_seconds                                 84209.72                       # Real time elapsed on the host
sim_insts                                  4322029683                       # Number of instructions simulated
sim_ops                                    5561202677                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2803200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2118528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3036800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1017472                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8982784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2019200                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2019200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21900                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16551                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        23725                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7949                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 70178                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15775                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15775                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23354732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17650419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     25300960                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        17063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8477021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                74839653                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14930                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        17063                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56521                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16822872                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16822872                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16822872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23354732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17650419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     25300960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        17063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8477021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               91662526                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144090116                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23169936                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19079504                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1930773                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9416955                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672210                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437527                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87733                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104491194                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128020681                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23169936                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109737                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27188545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6259271                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5367401                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12104607                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141343575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.103332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.545097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114155030     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782183      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2363430      1.67%     84.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381561      1.68%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2270301      1.61%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126005      0.80%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779375      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977840      1.40%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13507850      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141343575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160802                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.888476                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103311376                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6791405                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26841051                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109760                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4289974                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731147                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6462                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154422939                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51147                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4289974                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103825716                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4149953                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1473647                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26426286                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1177991                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152978718                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1622                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400424                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623574                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        28283                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214030896                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713049269                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713049269                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45771671                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33811                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17789                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3801546                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188006                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901363                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310007                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1705121                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149129430                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33811                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139201447                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108300                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25194915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57101835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1767                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141343575                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.984845                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83951904     59.40%     59.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23733098     16.79%     76.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11964518      8.46%     84.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7809686      5.53%     90.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6900401      4.88%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2706358      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3062014      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119991      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95605      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141343575                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976585     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156867     12.01%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172461     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114965631     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013360      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361943     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844491      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139201447                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.966072                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305913                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009381                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421160682                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174358825                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135091192                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140507360                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202338                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975877                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159693                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4289974                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3455521                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       250239                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149163241                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1156374                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188006                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901363                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17789                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        199956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13116                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          680                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150267                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1083265                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233532                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136829619                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111899                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371828                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954749                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19294407                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842850                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.949611                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135097161                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135091192                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81529200                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221174193                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.937547                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368620                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26749210                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1955847                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137053601                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.893241                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710008                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87952576     64.17%     64.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22503869     16.42%     80.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10813045      7.89%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817154      3.51%     92.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767438      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1535314      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562540      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094387      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007278      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137053601                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007278                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283217449                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302632459                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57092                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2746541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.440901                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.440901                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.694010                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.694010                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618327223                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186407691                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145795885                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144090116                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21288455                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18657956                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1658348                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10578390                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10281571                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1481160                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51881                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112294340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118344696                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21288455                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11762731                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24075855                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5426566                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1974737                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12799144                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1046756                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142103442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118027587     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1209727      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2219341      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1859518      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3412280      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3688765      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          803159      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          629909      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10253156      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142103442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147744                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.821324                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111377967                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3073677                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23874601                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23630                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3753566                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2284016                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4950                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133535195                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3753566                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111827533                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1496534                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       753365                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23437015                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       835428                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132589438                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84006                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       517106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    176065980                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    601584720                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    601584720                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    142039459                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34026501                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18918                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9466                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2598072                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22093603                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4283606                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77621                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       951916                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         131053769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18916                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        123135093                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99242                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21748563                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46585590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142103442                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866517                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477783                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90843462     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20885078     14.70%     78.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10484583      7.38%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6866658      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7164086      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3703545      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1664206      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       413022      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78802      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142103442                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         309201     59.90%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        130139     25.21%     85.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76880     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97184999     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1030573      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9452      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20657853     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4252216      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     123135093                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.854570                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             516220                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004192                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388989086                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152821559                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120353182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123651313                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       229361                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4004116                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       132279                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3753566                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         985642                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50095                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    131072685                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46046                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22093603                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4283606                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9466                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32448                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          199                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       802502                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       985257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1787759                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121812104                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20338962                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1322985                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24590977                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18765884                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4252015                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.845388                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120461825                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120353182                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69511347                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164975145                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.835263                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421344                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95438444                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108405639                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22667954                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1662877                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138349876                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659874                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98091768     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15622989     11.29%     82.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11288623      8.16%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2526560      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2874748      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1020492      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4257724      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       857848      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1809124      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138349876                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95438444                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108405639                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22240809                       # Number of memory references committed
system.switch_cpus1.commit.loads             18089482                       # Number of loads committed
system.switch_cpus1.commit.membars               9450                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16976590                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94629780                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1464749                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1809124                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267614345                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265900841                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41381                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1986674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95438444                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108405639                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95438444                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.509770                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.509770                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.662352                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.662352                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       563601243                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158088160                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140113972                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18900                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144090116                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23817010                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19302049                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2067567                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9603914                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9143996                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2546414                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91521                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103874533                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131099396                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23817010                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11690410                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28648066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6718651                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3146828                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12123952                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1668735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140274592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.141408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.555598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111626526     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2693698      1.92%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2054868      1.46%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5041752      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1139485      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1630198      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1228953      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          773634      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14085478     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140274592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165292                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.909843                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102656313                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4737198                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28204929                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       113716                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4562427                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4109281                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42743                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158183051                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        81392                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4562427                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103527929                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1314908                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1945931                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27436906                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1486483                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156550505                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        21461                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        272509                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       612213                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       163247                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219924077                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    729155612                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    729155612                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173459452                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46464597                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38179                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21377                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5069613                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15129112                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7366575                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       122890                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1639056                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153761904                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38170                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142770493                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       190665                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28146044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     61062109                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4566                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140274592                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.017793                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565037                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80492382     57.38%     57.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25111134     17.90%     75.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11736526      8.37%     83.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8610751      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7658374      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3040787      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3006951      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       466579      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       151108      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140274592                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         573111     68.55%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118358     14.16%     82.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144627     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119835794     83.94%     83.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2145640      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16802      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13476487      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7295770      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142770493                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.990842                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             836096                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005856                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    426842333                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181946555                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139178103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143606589                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       349814                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3713323                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1088                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          437                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227083                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4562427                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         791013                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92322                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153800074                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        54387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15129112                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7366575                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21368                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         80453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          437                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1124637                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179699                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2304336                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140196361                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12950160                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2574126                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20244201                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19911358                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7294041                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.972977                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139361191                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139178103                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83482086                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231313119                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.965910                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360905                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101618720                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124797416                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29003863                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2070471                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135712165                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.919574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.693000                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84530890     62.29%     62.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23946195     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10551888      7.78%     87.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5528236      4.07%     91.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4406446      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1583644      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1347470      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1005255      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2812141      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135712165                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101618720                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124797416                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18555281                       # Number of memory references committed
system.switch_cpus2.commit.loads             11415789                       # Number of loads committed
system.switch_cpus2.commit.membars              16802                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17931014                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112446942                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2540648                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2812141                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           286701303                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312165226                       # The number of ROB writes
system.switch_cpus2.timesIdled                  72698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3815524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101618720                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124797416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101618720                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.417949                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.417949                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.705244                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.705244                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632159671                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193861000                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147942517                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33604                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               144090116                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24168861                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19799766                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2049735                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9870072                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9557139                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2473186                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94376                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    107314040                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129742402                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24168861                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12030325                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28106048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6126845                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4055559                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12554788                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1601909                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    143535106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.105753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.530692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115429058     80.42%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2269346      1.58%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3854545      2.69%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2242535      1.56%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1752644      1.22%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1541826      1.07%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          947869      0.66%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2376802      1.66%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13120481      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    143535106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167734                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.900425                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       106635648                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5255262                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27512329                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        72681                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4059180                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3962847                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     156346753                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4059180                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107174594                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         611790                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3722372                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27028526                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       938639                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     155285387                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         95603                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       541496                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    219269520                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    722433398                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    722433398                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175641253                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43628232                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34946                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17498                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2726144                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14402995                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7376399                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        71648                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1680187                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         150200555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34946                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        141051398                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        89225                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22294784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49343927                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    143535106                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.982696                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.545449                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85969149     59.89%     59.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22104539     15.40%     75.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11896832      8.29%     83.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8837024      6.16%     89.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8613898      6.00%     95.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3183955      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2423830      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       323256      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       182623      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    143535106                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         125398     28.02%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        167275     37.37%     65.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       154902     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119052726     84.40%     84.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1909151      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17448      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12721183      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7350890      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     141051398                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.978911                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             447575                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    426174701                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    172530524                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138037883                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141498973                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       286983                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2990008                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       118822                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4059180                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         409888                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54627                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150235501                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       778864                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14402995                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7376399                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17498                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44258                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1181680                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1086005                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2267685                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138850222                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12402510                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2201175                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19753197                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19650240                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7350687                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.963635                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138037946                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138037883                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81603989                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        226046346                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.957997                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361006                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102122588                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125880541                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24355188                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34896                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2066954                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    139475926                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.902525                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.712023                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88563475     63.50%     63.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24537082     17.59%     81.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9593953      6.88%     87.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5050158      3.62%     91.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4296277      3.08%     94.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2073123      1.49%     96.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       966745      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1507018      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2888095      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    139475926                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102122588                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125880541                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18670561                       # Number of memory references committed
system.switch_cpus3.commit.loads             11412984                       # Number of loads committed
system.switch_cpus3.commit.membars              17448                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18263911                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113324903                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2603564                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2888095                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           286823560                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          304532389                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 555010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102122588                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125880541                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102122588                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.410952                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.410952                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.708741                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.708741                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       624424543                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      192734590                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      146009537                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34896                       # number of misc regfile writes
system.l2.replacements                          70184                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           924891                       # Total number of references to valid blocks.
system.l2.sampled_refs                          86568                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.683983                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            83.985703                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.991473                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4064.502062                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.668543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3020.729140                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      2.797591                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3458.927138                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.160597                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1468.760129                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1426.727662                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            929.863220                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1224.316560                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            695.570182                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005126                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.248078                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000163                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.184371                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000171                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.211116                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000193                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.089646                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.087081                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.056754                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.074726                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.042454                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        76010                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        30631                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        50543                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        25678                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  182862                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44732                       # number of Writeback hits
system.l2.Writeback_hits::total                 44732                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        76010                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        30631                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        50543                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        25678                       # number of demand (read+write) hits
system.l2.demand_hits::total                   182862                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        76010                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        30631                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        50543                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        25678                       # number of overall hits
system.l2.overall_hits::total                  182862                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21900                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16551                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        23725                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         7949                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 70178                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21900                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16551                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        23725                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7949                       # number of demand (read+write) misses
system.l2.demand_misses::total                  70178                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21900                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16551                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        23725                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7949                       # number of overall misses
system.l2.overall_misses::total                 70178                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1825280                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4508926798                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2314469                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3302856943                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2165926                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   4725928031                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2737762                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1673898515                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     14220653724                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1825280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4508926798                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2314469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3302856943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2165926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   4725928031                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2737762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1673898515                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14220653724                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1825280                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4508926798                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2314469                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3302856943                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2165926                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   4725928031                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2737762                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1673898515                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14220653724                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97910                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47182                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        74268                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              253040                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44732                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44732                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97910                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47182                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        74268                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33627                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253040                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97910                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47182                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        74268                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33627                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253040                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.223675                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.350791                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.319451                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.236387                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.277340                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.223675                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.350791                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.319451                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.236387                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.277340                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.223675                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.350791                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.319451                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.236387                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.277340                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       182528                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205887.068402                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 165319.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199556.337563                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 166609.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 199196.123541                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 171110.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 210579.760347                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 202636.919319                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       182528                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205887.068402                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 165319.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199556.337563                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 166609.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 199196.123541                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 171110.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 210579.760347                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 202636.919319                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       182528                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205887.068402                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 165319.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199556.337563                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 166609.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 199196.123541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 171110.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 210579.760347                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 202636.919319                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15775                       # number of writebacks
system.l2.writebacks::total                     15775                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21900                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16551                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        23725                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         7949                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            70178                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        23725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             70178                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        23725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            70178                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1243015                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3234079843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1500463                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2338499156                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1411291                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   3343726776                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1807142                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1210851812                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  10133119498                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1243015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3234079843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1500463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2338499156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1411291                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   3343726776                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1807142                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1210851812                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10133119498                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1243015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3234079843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1500463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2338499156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1411291                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   3343726776                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1807142                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1210851812                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10133119498                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.223675                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.350791                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.319451                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.236387                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.277340                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.223675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.350791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.319451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.236387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.277340                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.223675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.350791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.319451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.236387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.277340                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124301.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147674.878676                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107175.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141290.505468                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 108560.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 140936.850411                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 112946.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 152327.564725                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 144391.682550                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 124301.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147674.878676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 107175.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 141290.505468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 108560.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 140936.850411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 112946.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 152327.564725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144391.682550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 124301.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147674.878676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 107175.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 141290.505468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 108560.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 140936.850411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 112946.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 152327.564725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144391.682550                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.933656                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012112258                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840204.105455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.933656                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015919                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881304                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12104597                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12104597                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12104597                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12104597                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12104597                       # number of overall hits
system.cpu0.icache.overall_hits::total       12104597                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2013280                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2013280                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2013280                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2013280                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2013280                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2013280                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12104607                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12104607                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12104607                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12104607                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12104607                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12104607                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       201328                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       201328                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       201328                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       201328                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       201328                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       201328                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1908480                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1908480                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1908480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1908480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1908480                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1908480                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       190848                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       190848                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       190848                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       190848                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       190848                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       190848                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97910                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191225490                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98166                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1947.980869                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.512677                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.487323                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916065                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083935                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10960902                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10960902                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17324                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17324                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18670322                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18670322                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18670322                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18670322                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       404065                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       404065                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       404170                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        404170                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       404170                       # number of overall misses
system.cpu0.dcache.overall_misses::total       404170                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42879560742                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42879560742                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9587414                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9587414                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42889148156                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42889148156                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42889148156                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42889148156                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11364967                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11364967                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074492                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074492                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074492                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074492                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035554                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035554                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021189                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021189                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021189                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021189                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106120.452754                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106120.452754                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 91308.704762                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91308.704762                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106116.604785                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106116.604785                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106116.604785                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106116.604785                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16925                       # number of writebacks
system.cpu0.dcache.writebacks::total            16925                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306155                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306155                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306260                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306260                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306260                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306260                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97910                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97910                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97910                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97910                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97910                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97910                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9742730850                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9742730850                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9742730850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9742730850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9742730850                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9742730850                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005133                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005133                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005133                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005133                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99507.004902                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99507.004902                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99507.004902                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99507.004902                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99507.004902                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99507.004902                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995572                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924265118                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708438.295749                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995572                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12799128                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12799128                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12799128                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12799128                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12799128                       # number of overall hits
system.cpu1.icache.overall_hits::total       12799128                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2766840                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2766840                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2766840                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2766840                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2766840                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2766840                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12799144                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12799144                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12799144                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12799144                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12799144                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12799144                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 172927.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 172927.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 172927.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 172927.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 172927.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 172927.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2431269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2431269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2431269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2431269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2431269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2431269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 173662.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 173662.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 173662.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 173662.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 173662.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 173662.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47182                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227520900                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47438                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4796.173953                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.447705                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.552295                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825968                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174032                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18400367                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18400367                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4132411                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4132411                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9468                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9468                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9450                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9450                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22532778                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22532778                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22532778                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22532778                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       181127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       181127                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       181127                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        181127                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       181127                       # number of overall misses
system.cpu1.dcache.overall_misses::total       181127                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23358533206                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23358533206                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  23358533206                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23358533206                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  23358533206                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23358533206                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18581494                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18581494                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4132411                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4132411                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22713905                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22713905                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22713905                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22713905                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009748                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009748                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007974                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007974                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007974                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007974                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 128962.182369                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 128962.182369                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 128962.182369                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128962.182369                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 128962.182369                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128962.182369                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7826                       # number of writebacks
system.cpu1.dcache.writebacks::total             7826                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       133945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       133945                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       133945                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       133945                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       133945                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       133945                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47182                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47182                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47182                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47182                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47182                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47182                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5452891126                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5452891126                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5452891126                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5452891126                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5452891126                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5452891126                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 115571.428214                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 115571.428214                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 115571.428214                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115571.428214                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 115571.428214                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115571.428214                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996222                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017204690                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050815.907258                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996222                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12123935                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12123935                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12123935                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12123935                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12123935                       # number of overall hits
system.cpu2.icache.overall_hits::total       12123935                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2955431                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2955431                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2955431                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2955431                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2955431                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2955431                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12123952                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12123952                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12123952                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12123952                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12123952                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12123952                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 173848.882353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 173848.882353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 173848.882353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 173848.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 173848.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 173848.882353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2275489                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2275489                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2275489                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2275489                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2275489                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2275489                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 175037.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 175037.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 175037.615385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 175037.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 175037.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 175037.615385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74268                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180629549                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74524                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2423.776891                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.739585                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.260415                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901327                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098673                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9752168                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9752168                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7105888                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7105888                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21131                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21131                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16802                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16802                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16858056                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16858056                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16858056                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16858056                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       177642                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       177642                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       177642                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        177642                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       177642                       # number of overall misses
system.cpu2.dcache.overall_misses::total       177642                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21246017122                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21246017122                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  21246017122                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21246017122                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  21246017122                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21246017122                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9929810                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9929810                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7105888                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7105888                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16802                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16802                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17035698                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17035698                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17035698                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17035698                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017890                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017890                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010428                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010428                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010428                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010428                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 119600.190957                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 119600.190957                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 119600.190957                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 119600.190957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 119600.190957                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 119600.190957                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12353                       # number of writebacks
system.cpu2.dcache.writebacks::total            12353                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       103374                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       103374                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       103374                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       103374                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       103374                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       103374                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74268                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74268                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74268                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74268                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74268                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74268                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8244912249                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8244912249                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8244912249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8244912249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8244912249                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8244912249                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111015.676321                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111015.676321                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 111015.676321                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 111015.676321                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 111015.676321                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 111015.676321                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.016100                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018905336                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205422.805195                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.016100                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024064                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738808                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12554771                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12554771                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12554771                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12554771                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12554771                       # number of overall hits
system.cpu3.icache.overall_hits::total       12554771                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3138392                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3138392                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3138392                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3138392                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3138392                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3138392                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12554788                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12554788                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12554788                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12554788                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12554788                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12554788                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 184611.294118                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 184611.294118                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 184611.294118                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 184611.294118                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 184611.294118                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 184611.294118                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2887928                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2887928                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2887928                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2887928                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2887928                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2887928                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 180495.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 180495.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 180495.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 180495.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 180495.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 180495.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33627                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163649362                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33883                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4829.836850                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.026238                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.973762                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902446                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097554                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9251060                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9251060                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7222680                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7222680                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17472                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17472                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17448                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17448                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16473740                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16473740                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16473740                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16473740                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        85957                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        85957                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        85957                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         85957                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        85957                       # number of overall misses
system.cpu3.dcache.overall_misses::total        85957                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   9077002827                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9077002827                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9077002827                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9077002827                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9077002827                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9077002827                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9337017                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9337017                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7222680                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7222680                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17448                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17448                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16559697                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16559697                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16559697                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16559697                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009206                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009206                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005191                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005191                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005191                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005191                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 105599.344172                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105599.344172                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 105599.344172                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 105599.344172                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 105599.344172                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 105599.344172                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7628                       # number of writebacks
system.cpu3.dcache.writebacks::total             7628                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52330                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52330                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52330                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52330                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52330                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52330                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33627                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33627                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33627                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33627                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33627                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33627                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3424014607                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3424014607                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3424014607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3424014607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3424014607                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3424014607                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101823.374283                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101823.374283                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 101823.374283                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101823.374283                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 101823.374283                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101823.374283                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
