0.6
2019.1
May 24 2019
15:06:07
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Preps_by_ananth/project_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Preps_by_ananth/project_2.srcs/sources_1/new/seqdetector_10110_moore.v,1671025494,verilog,,D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Preps_by_ananth/project_2.srcs/sources_1/new/testbench.v,,seqdetector_10110_moore,,,,,,,,
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Preps_by_ananth/project_2.srcs/sources_1/new/testbench.v,1671025903,verilog,,,,testbench,,,,,,,,
