
*** Running vivado
    with args -log spi_master.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_master.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source spi_master.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 456.699 ; gain = 181.566
Command: read_checkpoint -auto_incremental -incremental {C:/Users/HARSHITH/Desktop/Verilog/SPI - Protocol/SPI/SPI.srcs/utils_1/imports/synth_1/spi_master.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/HARSHITH/Desktop/Verilog/SPI - Protocol/SPI/SPI.srcs/utils_1/imports/synth_1/spi_master.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top spi_master -part xc7z010iclg225-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19792
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 909.117 ; gain = 440.773
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'spi_master' with formal parameter declaration list [C:/Users/HARSHITH/Desktop/Verilog/SPI - Protocol/SPI/SPI.srcs/sources_1/new/spi_master.v:44]
WARNING: [Synth 8-11065] parameter 'VALUE_DRIVE' becomes localparam in 'spi_master' with formal parameter declaration list [C:/Users/HARSHITH/Desktop/Verilog/SPI - Protocol/SPI/SPI.srcs/sources_1/new/spi_master.v:45]
WARNING: [Synth 8-11065] parameter 'VALUE_SAMPLE' becomes localparam in 'spi_master' with formal parameter declaration list [C:/Users/HARSHITH/Desktop/Verilog/SPI - Protocol/SPI/SPI.srcs/sources_1/new/spi_master.v:46]
WARNING: [Synth 8-11065] parameter 'CPHA_DEL' becomes localparam in 'spi_master' with formal parameter declaration list [C:/Users/HARSHITH/Desktop/Verilog/SPI - Protocol/SPI/SPI.srcs/sources_1/new/spi_master.v:47]
INFO: [Synth 8-6157] synthesizing module 'spi_master' [C:/Users/HARSHITH/Desktop/Verilog/SPI - Protocol/SPI/SPI.srcs/sources_1/new/spi_master.v:25]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/HARSHITH/Desktop/Verilog/SPI - Protocol/SPI/SPI.srcs/sources_1/new/spi_master.v:142]
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (0#1) [C:/Users/HARSHITH/Desktop/Verilog/SPI - Protocol/SPI/SPI.srcs/sources_1/new/spi_master.v:25]
WARNING: [Synth 8-6014] Unused sequential element sout_reg_reg was removed.  [C:/Users/HARSHITH/Desktop/Verilog/SPI - Protocol/SPI/SPI.srcs/sources_1/new/spi_master.v:64]
WARNING: [Synth 8-3917] design spi_master has port mosi_o driven by constant 0
WARNING: [Synth 8-7129] Port din[7] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[6] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[5] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[4] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[3] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[2] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[1] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module spi_master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.066 ; gain = 547.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1016.066 ; gain = 547.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1016.066 ; gain = 547.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                CPHA_DEL |                               01 |                               01
             VALUE_DRIVE |                               10 |                               10
            VALUE_SAMPLE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'spi_master'
WARNING: [Synth 8-327] inferring latch for variable 'spi_done_reg' [C:/Users/HARSHITH/Desktop/Verilog/SPI - Protocol/SPI/SPI.srcs/sources_1/new/spi_master.v:122]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1016.066 ; gain = 547.723
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design spi_master has port mosi_o driven by constant 0
WARNING: [Synth 8-7129] Port din[7] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[6] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[5] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[4] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[3] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[2] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[1] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module spi_master is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (spi_done_reg) is unused and will be removed from module spi_master.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1206.848 ; gain = 738.504
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1206.848 ; gain = 738.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1206.848 ; gain = 738.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1206.848 ; gain = 738.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1206.848 ; gain = 738.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1206.848 ; gain = 738.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1206.848 ; gain = 738.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1206.848 ; gain = 738.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1206.848 ; gain = 738.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     3|
|4     |LUT4 |     1|
|5     |LUT5 |     2|
|6     |LUT6 |     6|
|7     |FDCE |    16|
|8     |IBUF |     6|
|9     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    50|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1206.848 ; gain = 738.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1206.848 ; gain = 738.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1206.848 ; gain = 738.504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1212.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1311.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: b7955961
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1311.000 ; gain = 850.320
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1311.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/HARSHITH/Desktop/Verilog/SPI - Protocol/SPI/SPI.runs/synth_1/spi_master.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spi_master_utilization_synth.rpt -pb spi_master_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 23:04:44 2024...
