Loading plugins phase: Elapsed time ==> 0s.747ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p E:\psoc\LEDMatrix_Video\LEDMatrix_Video.cydsn\LEDMatrix_Video.cyprj -d CY8C5888LTQ-LP097 -s E:\psoc\LEDMatrix_Video\LEDMatrix_Video.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.367ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.159ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  LEDMatrix_Video.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\psoc\LEDMatrix_Video\LEDMatrix_Video.cydsn\LEDMatrix_Video.cyprj -dcpsoc3 LEDMatrix_Video.v -verilog
======================================================================

======================================================================
Compiling:  LEDMatrix_Video.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\psoc\LEDMatrix_Video\LEDMatrix_Video.cydsn\LEDMatrix_Video.cyprj -dcpsoc3 LEDMatrix_Video.v -verilog
======================================================================

======================================================================
Compiling:  LEDMatrix_Video.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\psoc\LEDMatrix_Video\LEDMatrix_Video.cydsn\LEDMatrix_Video.cyprj -dcpsoc3 -verilog LEDMatrix_Video.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 04 11:51:50 2016


======================================================================
Compiling:  LEDMatrix_Video.v
Program  :   vpp
Options  :    -yv2 -q10 LEDMatrix_Video.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 04 11:51:51 2016

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bSegLCD_v3_40\bSegLCD_v3_40.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'LEDMatrix_Video.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  LEDMatrix_Video.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\psoc\LEDMatrix_Video\LEDMatrix_Video.cydsn\LEDMatrix_Video.cyprj -dcpsoc3 -verilog LEDMatrix_Video.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 04 11:51:52 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\psoc\LEDMatrix_Video\LEDMatrix_Video.cydsn\codegentemp\LEDMatrix_Video.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'E:\psoc\LEDMatrix_Video\LEDMatrix_Video.cydsn\codegentemp\LEDMatrix_Video.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bSegLCD_v3_40\bSegLCD_v3_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  LEDMatrix_Video.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\psoc\LEDMatrix_Video\LEDMatrix_Video.cydsn\LEDMatrix_Video.cyprj -dcpsoc3 -verilog LEDMatrix_Video.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 04 11:51:55 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\psoc\LEDMatrix_Video\LEDMatrix_Video.cydsn\codegentemp\LEDMatrix_Video.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'E:\psoc\LEDMatrix_Video\LEDMatrix_Video.cydsn\codegentemp\LEDMatrix_Video.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bSegLCD_v3_40\bSegLCD_v3_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\LCD_Seg_1:Net_256\
	\LCD_Seg_1:Net_80\
	\LCD_Seg_1:Net_260\
	\LCD_Seg_1:Net_98\


Deleted 4 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD_Seg_1:tmpOE__Com_net_0\ to zero
Aliasing \LCD_Seg_1:tmpOE__Seg_net_0\ to zero
Aliasing \LCD_Seg_1:Net_1049\ to zero
Aliasing \LCD_Seg_1:Net_971\ to zero
Aliasing \LCD_Seg_1:bLCDDSD:NoSleep:bSegLCDdp:cs_addr_2\ to zero
Aliasing \LCD_Seg_1:bLCDDSD:NoSleep:bSegLCDdp:cs_addr_1\ to zero
Removing Rhs of wire \LCD_Seg_1:Net_1186\[3] = \LCD_Seg_1:Net_1199\[15]
Removing Rhs of wire \LCD_Seg_1:Net_1186\[3] = \LCD_Seg_1:bLCDDSD:ctrl_lcd_frame\[29]
Removing Rhs of wire \LCD_Seg_1:Net_1186\[3] = \LCD_Seg_1:bLCDDSD:control_7\[30]
Removing Lhs of wire \LCD_Seg_1:tmpOE__Com_net_0\[7] = zero[4]
Removing Lhs of wire \LCD_Seg_1:tmpOE__Seg_net_0\[9] = zero[4]
Removing Rhs of wire \LCD_Seg_1:Net_1173\[11] = \LCD_Seg_1:bLCDDSD:pre_lcd_clk\[48]
Removing Lhs of wire \LCD_Seg_1:Net_1049\[16] = zero[4]
Removing Lhs of wire \LCD_Seg_1:Net_971\[17] = zero[4]
Removing Rhs of wire \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\[27] = \LCD_Seg_1:bLCDDSD:control_0\[28]
Removing Rhs of wire \LCD_Seg_1:bLCDDSD:ctrl_lcd_mode1\[31] = \LCD_Seg_1:bLCDDSD:control_1\[32]
Removing Rhs of wire \LCD_Seg_1:bLCDDSD:ctrl_lcd_mode2\[33] = \LCD_Seg_1:bLCDDSD:control_2\[34]
Removing Rhs of wire \LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\[35] = \LCD_Seg_1:bLCDDSD:control_3\[36]
Removing Lhs of wire \LCD_Seg_1:bLCDDSD:NoSleep:bSegLCDdp:cs_addr_2\[50] = zero[4]
Removing Lhs of wire \LCD_Seg_1:bLCDDSD:NoSleep:bSegLCDdp:cs_addr_1\[51] = zero[4]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for '\LCD_Seg_1:bLCDDSD:tc_fin\' (cost = 2):
\LCD_Seg_1:bLCDDSD:tc_fin\ <= ((\LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ and \LCD_Seg_1:bLCDDSD:tc\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 1 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\psoc\LEDMatrix_Video\LEDMatrix_Video.cydsn\LEDMatrix_Video.cyprj -dcpsoc3 LEDMatrix_Video.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 8s.023ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Friday, 04 March 2016 11:51:56
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\psoc\LEDMatrix_Video\LEDMatrix_Video.cydsn\LEDMatrix_Video.cyprj -d CY8C5888LTQ-LP097 LEDMatrix_Video.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.141ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock LCD_Seg_1_MasterClock to clock BUS_CLK because it is a pass-through
Assigning clock LCD_Seg_1_MasterClock_2 to clock ILO because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'LCD_Seg_1_Int_Clock'. Fanout=2, Signal=\LCD_Seg_1:Net_78\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LCD_Seg_1:bLCDDSD:CtlClkSync\: with output requested to be synchronous
        ClockIn: LCD_Seg_1_Int_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LCD_Seg_1_Int_Clock, EnableOut: Constant 1
    UDB Clk/Enable \LCD_Seg_1:bLCDDSD:UdbClkSync\: with output requested to be synchronous
        ClockIn: LCD_Seg_1_Int_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \LCD_Seg_1:bLCDDSD:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: LCD_Seg_1_Int_Clock, EnableOut: \LCD_Seg_1:bLCDDSD:CtrlReg\:controlcell.control_0
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD_Seg_1:Com(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Com(0)\__PA ,
            pad => \LCD_Seg_1:Com(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Com(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Com(1)\__PA ,
            pad => \LCD_Seg_1:Com(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Com(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Com(2)\__PA ,
            pad => \LCD_Seg_1:Com(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Com(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Com(3)\__PA ,
            pad => \LCD_Seg_1:Com(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Com(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Com(4)\__PA ,
            pad => \LCD_Seg_1:Com(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(0)\__PA ,
            pad => \LCD_Seg_1:Seg(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(1)\__PA ,
            pad => \LCD_Seg_1:Seg(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(2)\__PA ,
            pad => \LCD_Seg_1:Seg(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(3)\__PA ,
            pad => \LCD_Seg_1:Seg(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(4)\__PA ,
            pad => \LCD_Seg_1:Seg(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(5)\__PA ,
            pad => \LCD_Seg_1:Seg(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Seg_1:Seg(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: SEGMENT
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Seg_1:Seg(6)\__PA ,
            pad => \LCD_Seg_1:Seg(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\LCD_Seg_1:Net_1045\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_Seg_1:bLCDDSD:ctrl_lcd_mode1\ * 
              !\LCD_Seg_1:bLCDDSD:n_mode_sel\
        );
        Output = \LCD_Seg_1:Net_1045\ (fanout=1)

    MacroCell: Name=\LCD_Seg_1:Net_979\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_Seg_1:bLCDDSD:ctrl_lcd_mode2\ * 
              !\LCD_Seg_1:bLCDDSD:n_mode_sel\
        );
        Output = \LCD_Seg_1:Net_979\ (fanout=1)

    MacroCell: Name=\LCD_Seg_1:Net_1159\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_Seg_1:bLCDDSD:pwm_enable\ * !\LCD_Seg_1:bLCDDSD:n_drive\
        );
        Output = \LCD_Seg_1:Net_1159\ (fanout=1)

    MacroCell: Name=\LCD_Seg_1:Net_1173\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_Seg_1:Net_78\) => Global
            Clock Enable: PosEdge(\LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\)
        Main Equation            : 1 pterm
        (
              \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ * 
              \LCD_Seg_1:bLCDDSD:tc\
        );
        Output = \LCD_Seg_1:Net_1173\ (fanout=2)

    MacroCell: Name=\LCD_Seg_1:bLCDDSD:pwm_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_Seg_1:Net_78\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ * 
              !\LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\ * 
              \LCD_Seg_1:bLCDDSD:tc\
            + !\LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\ * 
              !\LCD_Seg_1:bLCDDSD:pwm_enable\
        );
        Output = \LCD_Seg_1:bLCDDSD:pwm_enable\ (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LCD_Seg_1:bLCDDSD:NoSleep:bSegLCDdp:u0\
        PORT MAP (
            clock => \LCD_Seg_1:Net_78\ ,
            cs_addr_0 => \LCD_Seg_1:bLCDDSD:pwm_enable\ ,
            cl0_comb => \LCD_Seg_1:bLCDDSD:n_mode_sel\ ,
            z0_comb => \LCD_Seg_1:bLCDDSD:tc\ ,
            cl1_comb => \LCD_Seg_1:bLCDDSD:n_drive\ ,
            clk_en => \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1110110001000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101001001110101000000100000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LCD_Seg_1:bLCDDSD:CtrlReg\
        PORT MAP (
            clock => \LCD_Seg_1:Net_78\ ,
            control_7 => \LCD_Seg_1:Net_1186\ ,
            control_6 => \LCD_Seg_1:bLCDDSD:control_6\ ,
            control_5 => \LCD_Seg_1:bLCDDSD:control_5\ ,
            control_4 => \LCD_Seg_1:bLCDDSD:control_4\ ,
            control_3 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\ ,
            control_2 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_mode2\ ,
            control_1 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_mode1\ ,
            control_0 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "10001111"
            cy_ctrl_mode_1 = "00001000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\LCD_Seg_1:Lcd_Dma\
        PORT MAP (
            dmareq => \LCD_Seg_1:Net_1186\ ,
            termin => zero ,
            termout => \LCD_Seg_1:Net_1163\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\LCD_Seg_1:Frame_Dma\
        PORT MAP (
            dmareq => \LCD_Seg_1:Net_1173\ ,
            termin => zero ,
            termout => \LCD_Seg_1:Net_249\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\LCD_Seg_1:TD_DoneInt\
        PORT MAP (
            interrupt => \LCD_Seg_1:Net_1163\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\LCD_Seg_1:Wakeup\
        PORT MAP (
            interrupt => \LCD_Seg_1:Net_988\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    1 :    0 :    1 : 100.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    5 :  187 :  192 :  2.60 %
  Unique P-terms              :    6 :  378 :  384 :  1.56 %
  Total P-terms               :    6 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.251ms
Tech mapping phase: Elapsed time ==> 0s.493ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\LCD_Seg_1:Net_250_0\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\LCD_Seg_1:Net_250_1\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\LCD_Seg_1:Net_250_2\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\LCD_Seg_1:Net_250_3\" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "\LCD_Seg_1:Net_250_4\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Seg_1:Com(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Seg_1:Com(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Seg_1:Com(2)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Seg_1:Com(3)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Seg_1:Com(4)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : \LCD_Seg_1:Seg(0)\ (fixed)
IO_1@[IOP=(3)][IoId=(1)] : \LCD_Seg_1:Seg(1)\ (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \LCD_Seg_1:Seg(2)\ (fixed)
IO_3@[IOP=(3)][IoId=(3)] : \LCD_Seg_1:Seg(3)\ (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \LCD_Seg_1:Seg(4)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \LCD_Seg_1:Seg(5)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \LCD_Seg_1:Seg(6)\ (fixed)
LCD[0]@[FFB(LCD,0)] : \LCD_Seg_1:LCD\
Analog Placement phase: Elapsed time ==> 0s.341ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \LCD_Seg_1:Net_250_0\ {
  }
  Net: \LCD_Seg_1:Net_250_1\ {
  }
  Net: \LCD_Seg_1:Net_250_2\ {
  }
  Net: \LCD_Seg_1:Net_250_3\ {
  }
  Net: \LCD_Seg_1:Net_250_4\ {
  }
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.968ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :   46 :   48 :   4.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.00
                   Pterms :            3.00
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.299ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.023ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 46, final cost is 46 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       8.00 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\LCD_Seg_1:bLCDDSD:pwm_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_Seg_1:Net_78\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ * 
              !\LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\ * 
              \LCD_Seg_1:bLCDDSD:tc\
            + !\LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\ * 
              !\LCD_Seg_1:bLCDDSD:pwm_enable\
        );
        Output = \LCD_Seg_1:bLCDDSD:pwm_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_Seg_1:Net_1159\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_Seg_1:bLCDDSD:pwm_enable\ * !\LCD_Seg_1:bLCDDSD:n_drive\
        );
        Output = \LCD_Seg_1:Net_1159\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_Seg_1:Net_979\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_Seg_1:bLCDDSD:ctrl_lcd_mode2\ * 
              !\LCD_Seg_1:bLCDDSD:n_mode_sel\
        );
        Output = \LCD_Seg_1:Net_979\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_Seg_1:Net_1045\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_Seg_1:bLCDDSD:ctrl_lcd_mode1\ * 
              !\LCD_Seg_1:bLCDDSD:n_mode_sel\
        );
        Output = \LCD_Seg_1:Net_1045\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\LCD_Seg_1:Net_1173\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_Seg_1:Net_78\) => Global
            Clock Enable: PosEdge(\LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\)
        Main Equation            : 1 pterm
        (
              \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ * 
              \LCD_Seg_1:bLCDDSD:tc\
        );
        Output = \LCD_Seg_1:Net_1173\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LCD_Seg_1:bLCDDSD:NoSleep:bSegLCDdp:u0\
    PORT MAP (
        clock => \LCD_Seg_1:Net_78\ ,
        cs_addr_0 => \LCD_Seg_1:bLCDDSD:pwm_enable\ ,
        cl0_comb => \LCD_Seg_1:bLCDDSD:n_mode_sel\ ,
        z0_comb => \LCD_Seg_1:bLCDDSD:tc\ ,
        cl1_comb => \LCD_Seg_1:bLCDDSD:n_drive\ ,
        clk_en => \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1110110001000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101001001110101000000100000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\)

controlcell: Name =\LCD_Seg_1:bLCDDSD:CtrlReg\
    PORT MAP (
        clock => \LCD_Seg_1:Net_78\ ,
        control_7 => \LCD_Seg_1:Net_1186\ ,
        control_6 => \LCD_Seg_1:bLCDDSD:control_6\ ,
        control_5 => \LCD_Seg_1:bLCDDSD:control_5\ ,
        control_4 => \LCD_Seg_1:bLCDDSD:control_4\ ,
        control_3 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_frame_done\ ,
        control_2 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_mode2\ ,
        control_1 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_mode1\ ,
        control_0 => \LCD_Seg_1:bLCDDSD:ctrl_lcd_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "10001111"
        cy_ctrl_mode_1 = "00001000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\LCD_Seg_1:TD_DoneInt\
        PORT MAP (
            interrupt => \LCD_Seg_1:Net_1163\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\LCD_Seg_1:Wakeup\
        PORT MAP (
            interrupt => \LCD_Seg_1:Net_988\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\LCD_Seg_1:Lcd_Dma\
        PORT MAP (
            dmareq => \LCD_Seg_1:Net_1186\ ,
            termin => zero ,
            termout => \LCD_Seg_1:Net_1163\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\LCD_Seg_1:Frame_Dma\
        PORT MAP (
            dmareq => \LCD_Seg_1:Net_1173\ ,
            termin => zero ,
            termout => \LCD_Seg_1:Net_249\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Seg_1:Com(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Com(0)\__PA ,
        pad => \LCD_Seg_1:Com(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Seg_1:Com(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Com(1)\__PA ,
        pad => \LCD_Seg_1:Com(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Seg_1:Com(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Com(2)\__PA ,
        pad => \LCD_Seg_1:Com(2)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Seg_1:Com(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Com(3)\__PA ,
        pad => \LCD_Seg_1:Com(3)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Seg_1:Com(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Com(4)\__PA ,
        pad => \LCD_Seg_1:Com(4)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Seg_1:Seg(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(0)\__PA ,
        pad => \LCD_Seg_1:Seg(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Seg_1:Seg(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(1)\__PA ,
        pad => \LCD_Seg_1:Seg(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Seg_1:Seg(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(2)\__PA ,
        pad => \LCD_Seg_1:Seg(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Seg_1:Seg(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(3)\__PA ,
        pad => \LCD_Seg_1:Seg(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Seg_1:Seg(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(4)\__PA ,
        pad => \LCD_Seg_1:Seg(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Seg_1:Seg(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(5)\__PA ,
        pad => \LCD_Seg_1:Seg(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Seg_1:Seg(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: SEGMENT
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Seg_1:Seg(6)\__PA ,
        pad => \LCD_Seg_1:Seg(6)_PAD\ );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \LCD_Seg_1:Net_78\ ,
            dclk_0 => \LCD_Seg_1:Net_78_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: 
    LCD Ctrl Block @ F(LCD,0): 
    lcdctrlcell: Name =\LCD_Seg_1:LCD\
        PORT MAP (
            drive_en => \LCD_Seg_1:Net_1159\ ,
            frame => \LCD_Seg_1:Net_1186\ ,
            data_clk => \LCD_Seg_1:Net_1173\ ,
            mode_1 => \LCD_Seg_1:Net_1045\ ,
            mode_2 => \LCD_Seg_1:Net_979\ ,
            interrupt => \LCD_Seg_1:Net_988\ ,
            V4 => \LCD_Seg_1:Net_250_4\ ,
            V3 => \LCD_Seg_1:Net_250_3\ ,
            V2 => \LCD_Seg_1:Net_250_2\ ,
            V1 => \LCD_Seg_1:Net_250_1\ ,
            V0 => \LCD_Seg_1:Net_250_0\ );
        Properties:
        {
            cy_registers = ""
            global_bias = 0
        }
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Com(0)\ | 
     |   1 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Com(1)\ | 
     |   2 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Com(2)\ | 
     |   4 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Com(3)\ | 
     |   5 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Com(4)\ | 
-----+-----+-------+-----------+------------------+--------------------+------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(0)\ | 
     |   1 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(1)\ | 
     |   2 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(2)\ | 
     |   3 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(3)\ | 
     |   4 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(4)\ | 
     |   5 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(5)\ | 
     |   6 |     * |      NONE |      HI_Z_ANALOG | \LCD_Seg_1:Seg(6)\ | 
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 5s.519ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.194ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.150ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in LEDMatrix_Video_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.717ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.583ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 17s.179ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 17s.455ms
API generation phase: Elapsed time ==> 2s.882ms
Dependency generation phase: Elapsed time ==> 0s.110ms
Cleanup phase: Elapsed time ==> 0s.002ms
