
LinkingTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000b54  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000c60  08000c60  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000c60  08000c60  00010c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000c64  08000c64  00010c64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  08000c68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000f4  20000008  08000c70  00020008  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  200000fc  08000c70  000200fc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000274a  00000000  00000000  00020031  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000a38  00000000  00000000  0002277b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000518  00000000  00000000  000231b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000480  00000000  00000000  000236d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001510  00000000  00000000  00023b50  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000225c  00000000  00000000  00025060  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000272bc  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000134c  00000000  00000000  00027338  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00028684  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000008 	.word	0x20000008
 8000128:	00000000 	.word	0x00000000
 800012c:	08000c48 	.word	0x08000c48

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000000c 	.word	0x2000000c
 8000148:	08000c48 	.word	0x08000c48

0800014c <SysTick_Handler>:
void MSTK_voidClibrate(void){
	
}


void SysTick_Handler(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if(PSTK_voidUnderFlowCallBack != 0)
 8000150:	4b0a      	ldr	r3, [pc, #40]	; (800017c <SysTick_Handler+0x30>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b00      	cmp	r3, #0
 8000156:	d002      	beq.n	800015e <SysTick_Handler+0x12>
		PSTK_voidUnderFlowCallBack();
 8000158:	4b08      	ldr	r3, [pc, #32]	; (800017c <SysTick_Handler+0x30>)
 800015a:	681b      	ldr	r3, [r3, #0]
 800015c:	4798      	blx	r3
	STK_REG->CTRL;
 800015e:	4b08      	ldr	r3, [pc, #32]	; (8000180 <SysTick_Handler+0x34>)
 8000160:	681b      	ldr	r3, [r3, #0]
	if(PSTK_u8SingleInterruptFlag == 1)
 8000162:	4b08      	ldr	r3, [pc, #32]	; (8000184 <SysTick_Handler+0x38>)
 8000164:	781b      	ldrb	r3, [r3, #0]
 8000166:	2b01      	cmp	r3, #1
 8000168:	d105      	bne.n	8000176 <SysTick_Handler+0x2a>
		CLR_BIT(STK_REG->CTRL,1);
 800016a:	4a05      	ldr	r2, [pc, #20]	; (8000180 <SysTick_Handler+0x34>)
 800016c:	4b04      	ldr	r3, [pc, #16]	; (8000180 <SysTick_Handler+0x34>)
 800016e:	681b      	ldr	r3, [r3, #0]
 8000170:	f023 0302 	bic.w	r3, r3, #2
 8000174:	6013      	str	r3, [r2, #0]
}
 8000176:	bf00      	nop
 8000178:	bd80      	pop	{r7, pc}
 800017a:	bf00      	nop
 800017c:	20000028 	.word	0x20000028
 8000180:	e000e010 	.word	0xe000e010
 8000184:	20000024 	.word	0x20000024

08000188 <TAMPER_IRQHandler>:
void MBKP_voidSetTamperCallBack(void(*CallBack)(void)){
	PBKP_voidCallBack = CallBack;
}


void TAMPER_IRQHandler(void){
 8000188:	b580      	push	{r7, lr}
 800018a:	af00      	add	r7, sp, #0
	if(PBKP_voidCallBack != 0)
 800018c:	4b07      	ldr	r3, [pc, #28]	; (80001ac <TAMPER_IRQHandler+0x24>)
 800018e:	681b      	ldr	r3, [r3, #0]
 8000190:	2b00      	cmp	r3, #0
 8000192:	d002      	beq.n	800019a <TAMPER_IRQHandler+0x12>
		PBKP_voidCallBack();
 8000194:	4b05      	ldr	r3, [pc, #20]	; (80001ac <TAMPER_IRQHandler+0x24>)
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	4798      	blx	r3
	
	SET_BIT(BKP_REG->CSR,1);
 800019a:	4a05      	ldr	r2, [pc, #20]	; (80001b0 <TAMPER_IRQHandler+0x28>)
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <TAMPER_IRQHandler+0x28>)
 800019e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001a0:	f043 0302 	orr.w	r3, r3, #2
 80001a4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80001a6:	bf00      	nop
 80001a8:	bd80      	pop	{r7, pc}
 80001aa:	bf00      	nop
 80001ac:	2000002c 	.word	0x2000002c
 80001b0:	40006c00 	.word	0x40006c00

080001b4 <MRCC_voidInitClock>:

#include "RCC_interface.h"
#include "RCC_private.h"
#include "RCC_config.h"

void MRCC_voidInitClock(void){
 80001b4:	b480      	push	{r7}
 80001b6:	af00      	add	r7, sp, #0
			CLR_BIT(RCC_REG->CR,24);
			//Set PLL source
			CLR_BIT(RCC_REG->CFGR,16);
		#else
			//wait for the HSE Clock to be stable
			while(!CHK_BIT((RCC_REG->CR),17));
 80001b8:	bf00      	nop
 80001ba:	4b2c      	ldr	r3, [pc, #176]	; (800026c <MRCC_voidInitClock+0xb8>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	d0f9      	beq.n	80001ba <MRCC_voidInitClock+0x6>
			#if RCC_HSE_SOURCE == RCC_HSE_CRYSTAL
			//Enable CSS, HSEON, Disable HSEBYP
			RCC_REG->CR = 0x00090000;
 80001c6:	4b29      	ldr	r3, [pc, #164]	; (800026c <MRCC_voidInitClock+0xb8>)
 80001c8:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 80001cc:	601a      	str	r2, [r3, #0]
			#else
			//Enable CSS, HSEON, HSEBYP
			RCC_REG->CR = 0x000D0000;
			#endif
		//Switch to HSE
		RCC_REG->CFGR &= ~3;
 80001ce:	4a27      	ldr	r2, [pc, #156]	; (800026c <MRCC_voidInitClock+0xb8>)
 80001d0:	4b26      	ldr	r3, [pc, #152]	; (800026c <MRCC_voidInitClock+0xb8>)
 80001d2:	685b      	ldr	r3, [r3, #4]
 80001d4:	f023 0303 	bic.w	r3, r3, #3
 80001d8:	6053      	str	r3, [r2, #4]
		SET_BIT(RCC_REG->CR,0);
 80001da:	4a24      	ldr	r2, [pc, #144]	; (800026c <MRCC_voidInitClock+0xb8>)
 80001dc:	4b23      	ldr	r3, [pc, #140]	; (800026c <MRCC_voidInitClock+0xb8>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	f043 0301 	orr.w	r3, r3, #1
 80001e4:	6013      	str	r3, [r2, #0]
		//Disable PLL
		CLR_BIT(RCC_REG->CR,24);
 80001e6:	4a21      	ldr	r2, [pc, #132]	; (800026c <MRCC_voidInitClock+0xb8>)
 80001e8:	4b20      	ldr	r3, [pc, #128]	; (800026c <MRCC_voidInitClock+0xb8>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80001f0:	6013      	str	r3, [r2, #0]

		//Set PLL source
		SET_BIT(RCC_REG->CFGR,16);
 80001f2:	4a1e      	ldr	r2, [pc, #120]	; (800026c <MRCC_voidInitClock+0xb8>)
 80001f4:	4b1d      	ldr	r3, [pc, #116]	; (800026c <MRCC_voidInitClock+0xb8>)
 80001f6:	685b      	ldr	r3, [r3, #4]
 80001f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80001fc:	6053      	str	r3, [r2, #4]
		#if RCC_PLL_CLOCK_SOURCE == RCC_HSE_DIV_2
		SET_BIT((RCC_REG->CFGR),17);
		#endif
		//Set PLL Multiplier
		RCC_REG->CFGR &= ~(0xF << 18);
 80001fe:	4a1b      	ldr	r2, [pc, #108]	; (800026c <MRCC_voidInitClock+0xb8>)
 8000200:	4b1a      	ldr	r3, [pc, #104]	; (800026c <MRCC_voidInitClock+0xb8>)
 8000202:	685b      	ldr	r3, [r3, #4]
 8000204:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 8000208:	6053      	str	r3, [r2, #4]
		RCC_REG->CFGR |= (RCC_PLL_MULIPLIER<<18);
 800020a:	4a18      	ldr	r2, [pc, #96]	; (800026c <MRCC_voidInitClock+0xb8>)
 800020c:	4b17      	ldr	r3, [pc, #92]	; (800026c <MRCC_voidInitClock+0xb8>)
 800020e:	685b      	ldr	r3, [r3, #4]
 8000210:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000214:	6053      	str	r3, [r2, #4]
		//Enable PLL
		SET_BIT(RCC_REG->CR,24);
 8000216:	4a15      	ldr	r2, [pc, #84]	; (800026c <MRCC_voidInitClock+0xb8>)
 8000218:	4b14      	ldr	r3, [pc, #80]	; (800026c <MRCC_voidInitClock+0xb8>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000220:	6013      	str	r3, [r2, #0]
		//Wait for PLL Clock to be Stable
		while(!CHK_BIT((RCC_REG->CR),25));
 8000222:	bf00      	nop
 8000224:	4b11      	ldr	r3, [pc, #68]	; (800026c <MRCC_voidInitClock+0xb8>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800022c:	2b00      	cmp	r3, #0
 800022e:	d0f9      	beq.n	8000224 <MRCC_voidInitClock+0x70>
		//Switch to PLL
		RCC_REG->CFGR &= ~3;
 8000230:	4a0e      	ldr	r2, [pc, #56]	; (800026c <MRCC_voidInitClock+0xb8>)
 8000232:	4b0e      	ldr	r3, [pc, #56]	; (800026c <MRCC_voidInitClock+0xb8>)
 8000234:	685b      	ldr	r3, [r3, #4]
 8000236:	f023 0303 	bic.w	r3, r3, #3
 800023a:	6053      	str	r3, [r2, #4]
		RCC_REG->CFGR |= 2;
 800023c:	4a0b      	ldr	r2, [pc, #44]	; (800026c <MRCC_voidInitClock+0xb8>)
 800023e:	4b0b      	ldr	r3, [pc, #44]	; (800026c <MRCC_voidInitClock+0xb8>)
 8000240:	685b      	ldr	r3, [r3, #4]
 8000242:	f043 0302 	orr.w	r3, r3, #2
 8000246:	6053      	str	r3, [r2, #4]

	/***	Set RTC Clock Source	***/

	/*****	Set Buses and Peripherals Prescalars' ****/
	//Clear All Prescalar Bits
	RCC_REG->CFGR &= ~((1<<2)|(3<<14)|(0x3FF << 4));
 8000248:	4a08      	ldr	r2, [pc, #32]	; (800026c <MRCC_voidInitClock+0xb8>)
 800024a:	4b08      	ldr	r3, [pc, #32]	; (800026c <MRCC_voidInitClock+0xb8>)
 800024c:	685b      	ldr	r3, [r3, #4]
 800024e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000252:	f023 03f4 	bic.w	r3, r3, #244	; 0xf4
 8000256:	6053      	str	r3, [r2, #4]

	//Set All Prescalar at once
	RCC_REG->CFGR |= (RCC_USB_PRESCALAR << 22) |(RCC_AHB_PRESCALAR << 4)
 8000258:	4a04      	ldr	r2, [pc, #16]	; (800026c <MRCC_voidInitClock+0xb8>)
 800025a:	4b04      	ldr	r3, [pc, #16]	; (800026c <MRCC_voidInitClock+0xb8>)
 800025c:	685b      	ldr	r3, [r3, #4]
 800025e:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8000262:	6053      	str	r3, [r2, #4]
					| (RCC_APB1_PRESCALAR << 8) | (RCC_APB2_PRESCALAR << 11)
					| (RCC_ADC_PRESCALAR << 14);

}
 8000264:	bf00      	nop
 8000266:	46bd      	mov	sp, r7
 8000268:	bc80      	pop	{r7}
 800026a:	4770      	bx	lr
 800026c:	40021000 	.word	0x40021000

08000270 <RCC_IRQHandler>:
	Local_u32BusClock = Local_u32SystemClock/Local_u16Division;
	return Local_u32BusClock;
}


void RCC_IRQHandler(void){
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	if(CHK_BIT(RCC_REG->CIR,RCC_INTERRUPT_LSI_READY)){
 8000274:	4b30      	ldr	r3, [pc, #192]	; (8000338 <RCC_IRQHandler+0xc8>)
 8000276:	689b      	ldr	r3, [r3, #8]
 8000278:	f003 0301 	and.w	r3, r3, #1
 800027c:	2b00      	cmp	r3, #0
 800027e:	d00c      	beq.n	800029a <RCC_IRQHandler+0x2a>
		if (PRCC_voidCallBacks[0] != 0)
 8000280:	4b2e      	ldr	r3, [pc, #184]	; (800033c <RCC_IRQHandler+0xcc>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	2b00      	cmp	r3, #0
 8000286:	d002      	beq.n	800028e <RCC_IRQHandler+0x1e>
			PRCC_voidCallBacks[0]();
 8000288:	4b2c      	ldr	r3, [pc, #176]	; (800033c <RCC_IRQHandler+0xcc>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	4798      	blx	r3
		SET_BIT(RCC_REG->CIR,16);
 800028e:	4a2a      	ldr	r2, [pc, #168]	; (8000338 <RCC_IRQHandler+0xc8>)
 8000290:	4b29      	ldr	r3, [pc, #164]	; (8000338 <RCC_IRQHandler+0xc8>)
 8000292:	689b      	ldr	r3, [r3, #8]
 8000294:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000298:	6093      	str	r3, [r2, #8]
	}

	if(CHK_BIT(RCC_REG->CIR,RCC_INTERRUPT_LSE_READY)){
 800029a:	4b27      	ldr	r3, [pc, #156]	; (8000338 <RCC_IRQHandler+0xc8>)
 800029c:	689b      	ldr	r3, [r3, #8]
 800029e:	f003 0302 	and.w	r3, r3, #2
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d00c      	beq.n	80002c0 <RCC_IRQHandler+0x50>
		if (PRCC_voidCallBacks[1] != 0)
 80002a6:	4b25      	ldr	r3, [pc, #148]	; (800033c <RCC_IRQHandler+0xcc>)
 80002a8:	685b      	ldr	r3, [r3, #4]
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d002      	beq.n	80002b4 <RCC_IRQHandler+0x44>
			PRCC_voidCallBacks[1]();
 80002ae:	4b23      	ldr	r3, [pc, #140]	; (800033c <RCC_IRQHandler+0xcc>)
 80002b0:	685b      	ldr	r3, [r3, #4]
 80002b2:	4798      	blx	r3
		SET_BIT(RCC_REG->CIR,17);
 80002b4:	4a20      	ldr	r2, [pc, #128]	; (8000338 <RCC_IRQHandler+0xc8>)
 80002b6:	4b20      	ldr	r3, [pc, #128]	; (8000338 <RCC_IRQHandler+0xc8>)
 80002b8:	689b      	ldr	r3, [r3, #8]
 80002ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002be:	6093      	str	r3, [r2, #8]
	}

	if(CHK_BIT(RCC_REG->CIR,RCC_INTERRUPT_HSI_READY)){
 80002c0:	4b1d      	ldr	r3, [pc, #116]	; (8000338 <RCC_IRQHandler+0xc8>)
 80002c2:	689b      	ldr	r3, [r3, #8]
 80002c4:	f003 0304 	and.w	r3, r3, #4
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d00c      	beq.n	80002e6 <RCC_IRQHandler+0x76>
			if (PRCC_voidCallBacks[2] != 0)
 80002cc:	4b1b      	ldr	r3, [pc, #108]	; (800033c <RCC_IRQHandler+0xcc>)
 80002ce:	689b      	ldr	r3, [r3, #8]
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d002      	beq.n	80002da <RCC_IRQHandler+0x6a>
				PRCC_voidCallBacks[2]();
 80002d4:	4b19      	ldr	r3, [pc, #100]	; (800033c <RCC_IRQHandler+0xcc>)
 80002d6:	689b      	ldr	r3, [r3, #8]
 80002d8:	4798      	blx	r3
			SET_BIT(RCC_REG->CIR,18);
 80002da:	4a17      	ldr	r2, [pc, #92]	; (8000338 <RCC_IRQHandler+0xc8>)
 80002dc:	4b16      	ldr	r3, [pc, #88]	; (8000338 <RCC_IRQHandler+0xc8>)
 80002de:	689b      	ldr	r3, [r3, #8]
 80002e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80002e4:	6093      	str	r3, [r2, #8]
		}

	if(CHK_BIT(RCC_REG->CIR,RCC_INTERRUPT_LSE_READY)){
 80002e6:	4b14      	ldr	r3, [pc, #80]	; (8000338 <RCC_IRQHandler+0xc8>)
 80002e8:	689b      	ldr	r3, [r3, #8]
 80002ea:	f003 0302 	and.w	r3, r3, #2
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d00c      	beq.n	800030c <RCC_IRQHandler+0x9c>
			if (PRCC_voidCallBacks[3] != 0)
 80002f2:	4b12      	ldr	r3, [pc, #72]	; (800033c <RCC_IRQHandler+0xcc>)
 80002f4:	68db      	ldr	r3, [r3, #12]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d002      	beq.n	8000300 <RCC_IRQHandler+0x90>
				PRCC_voidCallBacks[3]();
 80002fa:	4b10      	ldr	r3, [pc, #64]	; (800033c <RCC_IRQHandler+0xcc>)
 80002fc:	68db      	ldr	r3, [r3, #12]
 80002fe:	4798      	blx	r3
			SET_BIT(RCC_REG->CIR,19);
 8000300:	4a0d      	ldr	r2, [pc, #52]	; (8000338 <RCC_IRQHandler+0xc8>)
 8000302:	4b0d      	ldr	r3, [pc, #52]	; (8000338 <RCC_IRQHandler+0xc8>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800030a:	6093      	str	r3, [r2, #8]
		}

	if(CHK_BIT(RCC_REG->CIR,RCC_INTERRUPT_PLL_READY)){
 800030c:	4b0a      	ldr	r3, [pc, #40]	; (8000338 <RCC_IRQHandler+0xc8>)
 800030e:	689b      	ldr	r3, [r3, #8]
 8000310:	f003 0310 	and.w	r3, r3, #16
 8000314:	2b00      	cmp	r3, #0
 8000316:	d00c      	beq.n	8000332 <RCC_IRQHandler+0xc2>
			if (PRCC_voidCallBacks[4] != 0)
 8000318:	4b08      	ldr	r3, [pc, #32]	; (800033c <RCC_IRQHandler+0xcc>)
 800031a:	691b      	ldr	r3, [r3, #16]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d002      	beq.n	8000326 <RCC_IRQHandler+0xb6>
				PRCC_voidCallBacks[4]();
 8000320:	4b06      	ldr	r3, [pc, #24]	; (800033c <RCC_IRQHandler+0xcc>)
 8000322:	691b      	ldr	r3, [r3, #16]
 8000324:	4798      	blx	r3
			SET_BIT(RCC_REG->CIR,20);
 8000326:	4a04      	ldr	r2, [pc, #16]	; (8000338 <RCC_IRQHandler+0xc8>)
 8000328:	4b03      	ldr	r3, [pc, #12]	; (8000338 <RCC_IRQHandler+0xc8>)
 800032a:	689b      	ldr	r3, [r3, #8]
 800032c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000330:	6093      	str	r3, [r2, #8]
		}
}
 8000332:	bf00      	nop
 8000334:	bd80      	pop	{r7, pc}
 8000336:	bf00      	nop
 8000338:	40021000 	.word	0x40021000
 800033c:	20000030 	.word	0x20000030

08000340 <EXTI0_IRQHandler>:
		return;
	SET_BIT(EXTI_REG->PR,Line);
}


void EXTI0_IRQHandler(void){
 8000340:	b580      	push	{r7, lr}
 8000342:	af00      	add	r7, sp, #0
	if(PEXTI_CallBacks[0] != 0)
 8000344:	4b07      	ldr	r3, [pc, #28]	; (8000364 <EXTI0_IRQHandler+0x24>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	2b00      	cmp	r3, #0
 800034a:	d002      	beq.n	8000352 <EXTI0_IRQHandler+0x12>
		PEXTI_CallBacks[0]();
 800034c:	4b05      	ldr	r3, [pc, #20]	; (8000364 <EXTI0_IRQHandler+0x24>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	4798      	blx	r3
	SET_BIT(EXTI_REG->PR,0);
 8000352:	4a05      	ldr	r2, [pc, #20]	; (8000368 <EXTI0_IRQHandler+0x28>)
 8000354:	4b04      	ldr	r3, [pc, #16]	; (8000368 <EXTI0_IRQHandler+0x28>)
 8000356:	695b      	ldr	r3, [r3, #20]
 8000358:	f043 0301 	orr.w	r3, r3, #1
 800035c:	6153      	str	r3, [r2, #20]
}
 800035e:	bf00      	nop
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	20000044 	.word	0x20000044
 8000368:	40010400 	.word	0x40010400

0800036c <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void){
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
	if(PEXTI_CallBacks[1] != 0)
 8000370:	4b07      	ldr	r3, [pc, #28]	; (8000390 <EXTI1_IRQHandler+0x24>)
 8000372:	685b      	ldr	r3, [r3, #4]
 8000374:	2b00      	cmp	r3, #0
 8000376:	d002      	beq.n	800037e <EXTI1_IRQHandler+0x12>
		PEXTI_CallBacks[1]();
 8000378:	4b05      	ldr	r3, [pc, #20]	; (8000390 <EXTI1_IRQHandler+0x24>)
 800037a:	685b      	ldr	r3, [r3, #4]
 800037c:	4798      	blx	r3
	SET_BIT(EXTI_REG->PR,1);
 800037e:	4a05      	ldr	r2, [pc, #20]	; (8000394 <EXTI1_IRQHandler+0x28>)
 8000380:	4b04      	ldr	r3, [pc, #16]	; (8000394 <EXTI1_IRQHandler+0x28>)
 8000382:	695b      	ldr	r3, [r3, #20]
 8000384:	f043 0302 	orr.w	r3, r3, #2
 8000388:	6153      	str	r3, [r2, #20]
}
 800038a:	bf00      	nop
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	20000044 	.word	0x20000044
 8000394:	40010400 	.word	0x40010400

08000398 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
	if(PEXTI_CallBacks[2] != 0)
 800039c:	4b07      	ldr	r3, [pc, #28]	; (80003bc <EXTI2_IRQHandler+0x24>)
 800039e:	689b      	ldr	r3, [r3, #8]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d002      	beq.n	80003aa <EXTI2_IRQHandler+0x12>
		PEXTI_CallBacks[2]();
 80003a4:	4b05      	ldr	r3, [pc, #20]	; (80003bc <EXTI2_IRQHandler+0x24>)
 80003a6:	689b      	ldr	r3, [r3, #8]
 80003a8:	4798      	blx	r3
	SET_BIT(EXTI_REG->PR,2);
 80003aa:	4a05      	ldr	r2, [pc, #20]	; (80003c0 <EXTI2_IRQHandler+0x28>)
 80003ac:	4b04      	ldr	r3, [pc, #16]	; (80003c0 <EXTI2_IRQHandler+0x28>)
 80003ae:	695b      	ldr	r3, [r3, #20]
 80003b0:	f043 0304 	orr.w	r3, r3, #4
 80003b4:	6153      	str	r3, [r2, #20]
}
 80003b6:	bf00      	nop
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	bf00      	nop
 80003bc:	20000044 	.word	0x20000044
 80003c0:	40010400 	.word	0x40010400

080003c4 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 80003c4:	b580      	push	{r7, lr}
 80003c6:	af00      	add	r7, sp, #0
	if(PEXTI_CallBacks[3] != 0)
 80003c8:	4b07      	ldr	r3, [pc, #28]	; (80003e8 <EXTI3_IRQHandler+0x24>)
 80003ca:	68db      	ldr	r3, [r3, #12]
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d002      	beq.n	80003d6 <EXTI3_IRQHandler+0x12>
		PEXTI_CallBacks[3]();
 80003d0:	4b05      	ldr	r3, [pc, #20]	; (80003e8 <EXTI3_IRQHandler+0x24>)
 80003d2:	68db      	ldr	r3, [r3, #12]
 80003d4:	4798      	blx	r3
	SET_BIT(EXTI_REG->PR,3);
 80003d6:	4a05      	ldr	r2, [pc, #20]	; (80003ec <EXTI3_IRQHandler+0x28>)
 80003d8:	4b04      	ldr	r3, [pc, #16]	; (80003ec <EXTI3_IRQHandler+0x28>)
 80003da:	695b      	ldr	r3, [r3, #20]
 80003dc:	f043 0308 	orr.w	r3, r3, #8
 80003e0:	6153      	str	r3, [r2, #20]
}
 80003e2:	bf00      	nop
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	20000044 	.word	0x20000044
 80003ec:	40010400 	.word	0x40010400

080003f0 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void){
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
	if(PEXTI_CallBacks[4] != 0)
 80003f4:	4b07      	ldr	r3, [pc, #28]	; (8000414 <EXTI4_IRQHandler+0x24>)
 80003f6:	691b      	ldr	r3, [r3, #16]
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d002      	beq.n	8000402 <EXTI4_IRQHandler+0x12>
		PEXTI_CallBacks[4]();
 80003fc:	4b05      	ldr	r3, [pc, #20]	; (8000414 <EXTI4_IRQHandler+0x24>)
 80003fe:	691b      	ldr	r3, [r3, #16]
 8000400:	4798      	blx	r3
	SET_BIT(EXTI_REG->PR,4);
 8000402:	4a05      	ldr	r2, [pc, #20]	; (8000418 <EXTI4_IRQHandler+0x28>)
 8000404:	4b04      	ldr	r3, [pc, #16]	; (8000418 <EXTI4_IRQHandler+0x28>)
 8000406:	695b      	ldr	r3, [r3, #20]
 8000408:	f043 0310 	orr.w	r3, r3, #16
 800040c:	6153      	str	r3, [r2, #20]
}
 800040e:	bf00      	nop
 8000410:	bd80      	pop	{r7, pc}
 8000412:	bf00      	nop
 8000414:	20000044 	.word	0x20000044
 8000418:	40010400 	.word	0x40010400

0800041c <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	if(CHK_BIT(EXTI_REG->PR,5)){
 8000420:	4b30      	ldr	r3, [pc, #192]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 8000422:	695b      	ldr	r3, [r3, #20]
 8000424:	f003 0320 	and.w	r3, r3, #32
 8000428:	2b00      	cmp	r3, #0
 800042a:	d00c      	beq.n	8000446 <EXTI9_5_IRQHandler+0x2a>
		if(PEXTI_CallBacks[5] != 0)
 800042c:	4b2e      	ldr	r3, [pc, #184]	; (80004e8 <EXTI9_5_IRQHandler+0xcc>)
 800042e:	695b      	ldr	r3, [r3, #20]
 8000430:	2b00      	cmp	r3, #0
 8000432:	d002      	beq.n	800043a <EXTI9_5_IRQHandler+0x1e>
			PEXTI_CallBacks[5]();
 8000434:	4b2c      	ldr	r3, [pc, #176]	; (80004e8 <EXTI9_5_IRQHandler+0xcc>)
 8000436:	695b      	ldr	r3, [r3, #20]
 8000438:	4798      	blx	r3
		SET_BIT(EXTI_REG->PR,5);
 800043a:	4a2a      	ldr	r2, [pc, #168]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 800043c:	4b29      	ldr	r3, [pc, #164]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 800043e:	695b      	ldr	r3, [r3, #20]
 8000440:	f043 0320 	orr.w	r3, r3, #32
 8000444:	6153      	str	r3, [r2, #20]
	}
	
	if(CHK_BIT(EXTI_REG->PR,6)){
 8000446:	4b27      	ldr	r3, [pc, #156]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 8000448:	695b      	ldr	r3, [r3, #20]
 800044a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800044e:	2b00      	cmp	r3, #0
 8000450:	d00c      	beq.n	800046c <EXTI9_5_IRQHandler+0x50>
		if(PEXTI_CallBacks[6] != 0)
 8000452:	4b25      	ldr	r3, [pc, #148]	; (80004e8 <EXTI9_5_IRQHandler+0xcc>)
 8000454:	699b      	ldr	r3, [r3, #24]
 8000456:	2b00      	cmp	r3, #0
 8000458:	d002      	beq.n	8000460 <EXTI9_5_IRQHandler+0x44>
			PEXTI_CallBacks[6]();
 800045a:	4b23      	ldr	r3, [pc, #140]	; (80004e8 <EXTI9_5_IRQHandler+0xcc>)
 800045c:	699b      	ldr	r3, [r3, #24]
 800045e:	4798      	blx	r3
		SET_BIT(EXTI_REG->PR,6);
 8000460:	4a20      	ldr	r2, [pc, #128]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 8000462:	4b20      	ldr	r3, [pc, #128]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 8000464:	695b      	ldr	r3, [r3, #20]
 8000466:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800046a:	6153      	str	r3, [r2, #20]
	}
	
	if(CHK_BIT(EXTI_REG->PR,7)){
 800046c:	4b1d      	ldr	r3, [pc, #116]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 800046e:	695b      	ldr	r3, [r3, #20]
 8000470:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000474:	2b00      	cmp	r3, #0
 8000476:	d00c      	beq.n	8000492 <EXTI9_5_IRQHandler+0x76>
		if(PEXTI_CallBacks[7] != 0)
 8000478:	4b1b      	ldr	r3, [pc, #108]	; (80004e8 <EXTI9_5_IRQHandler+0xcc>)
 800047a:	69db      	ldr	r3, [r3, #28]
 800047c:	2b00      	cmp	r3, #0
 800047e:	d002      	beq.n	8000486 <EXTI9_5_IRQHandler+0x6a>
			PEXTI_CallBacks[7]();
 8000480:	4b19      	ldr	r3, [pc, #100]	; (80004e8 <EXTI9_5_IRQHandler+0xcc>)
 8000482:	69db      	ldr	r3, [r3, #28]
 8000484:	4798      	blx	r3
		SET_BIT(EXTI_REG->PR,7);
 8000486:	4a17      	ldr	r2, [pc, #92]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 8000488:	4b16      	ldr	r3, [pc, #88]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 800048a:	695b      	ldr	r3, [r3, #20]
 800048c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000490:	6153      	str	r3, [r2, #20]
	}
	
	if(CHK_BIT(EXTI_REG->PR,8)){
 8000492:	4b14      	ldr	r3, [pc, #80]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 8000494:	695b      	ldr	r3, [r3, #20]
 8000496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800049a:	2b00      	cmp	r3, #0
 800049c:	d00c      	beq.n	80004b8 <EXTI9_5_IRQHandler+0x9c>
		if(PEXTI_CallBacks[8] != 0)
 800049e:	4b12      	ldr	r3, [pc, #72]	; (80004e8 <EXTI9_5_IRQHandler+0xcc>)
 80004a0:	6a1b      	ldr	r3, [r3, #32]
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d002      	beq.n	80004ac <EXTI9_5_IRQHandler+0x90>
			PEXTI_CallBacks[8]();
 80004a6:	4b10      	ldr	r3, [pc, #64]	; (80004e8 <EXTI9_5_IRQHandler+0xcc>)
 80004a8:	6a1b      	ldr	r3, [r3, #32]
 80004aa:	4798      	blx	r3
		SET_BIT(EXTI_REG->PR,8);
 80004ac:	4a0d      	ldr	r2, [pc, #52]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 80004ae:	4b0d      	ldr	r3, [pc, #52]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 80004b0:	695b      	ldr	r3, [r3, #20]
 80004b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004b6:	6153      	str	r3, [r2, #20]
	}
	
	if(CHK_BIT(EXTI_REG->PR,9)){
 80004b8:	4b0a      	ldr	r3, [pc, #40]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 80004ba:	695b      	ldr	r3, [r3, #20]
 80004bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d00c      	beq.n	80004de <EXTI9_5_IRQHandler+0xc2>
		if(PEXTI_CallBacks[9] != 0)
 80004c4:	4b08      	ldr	r3, [pc, #32]	; (80004e8 <EXTI9_5_IRQHandler+0xcc>)
 80004c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d002      	beq.n	80004d2 <EXTI9_5_IRQHandler+0xb6>
			PEXTI_CallBacks[9]();
 80004cc:	4b06      	ldr	r3, [pc, #24]	; (80004e8 <EXTI9_5_IRQHandler+0xcc>)
 80004ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004d0:	4798      	blx	r3
		SET_BIT(EXTI_REG->PR,9);
 80004d2:	4a04      	ldr	r2, [pc, #16]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 80004d4:	4b03      	ldr	r3, [pc, #12]	; (80004e4 <EXTI9_5_IRQHandler+0xc8>)
 80004d6:	695b      	ldr	r3, [r3, #20]
 80004d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004dc:	6153      	str	r3, [r2, #20]
	}
	
}
 80004de:	bf00      	nop
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	40010400 	.word	0x40010400
 80004e8:	20000044 	.word	0x20000044

080004ec <PVD_IRQHandler>:
		SET_BIT(EXTI_REG->PR,15);
	}
}


void PVD_IRQHandler(void){
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
	if(CHK_BIT(EXTI_REG->PR,16)){
 80004f0:	4b0a      	ldr	r3, [pc, #40]	; (800051c <PVD_IRQHandler+0x30>)
 80004f2:	695b      	ldr	r3, [r3, #20]
 80004f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d00c      	beq.n	8000516 <PVD_IRQHandler+0x2a>
		if(PEXTI_CallBacks[16] != 0)
 80004fc:	4b08      	ldr	r3, [pc, #32]	; (8000520 <PVD_IRQHandler+0x34>)
 80004fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000500:	2b00      	cmp	r3, #0
 8000502:	d002      	beq.n	800050a <PVD_IRQHandler+0x1e>
			PEXTI_CallBacks[16]();
 8000504:	4b06      	ldr	r3, [pc, #24]	; (8000520 <PVD_IRQHandler+0x34>)
 8000506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000508:	4798      	blx	r3
		SET_BIT(EXTI_REG->PR,16);
 800050a:	4a04      	ldr	r2, [pc, #16]	; (800051c <PVD_IRQHandler+0x30>)
 800050c:	4b03      	ldr	r3, [pc, #12]	; (800051c <PVD_IRQHandler+0x30>)
 800050e:	695b      	ldr	r3, [r3, #20]
 8000510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000514:	6153      	str	r3, [r2, #20]
	}
}
 8000516:	bf00      	nop
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	40010400 	.word	0x40010400
 8000520:	20000044 	.word	0x20000044

08000524 <RTCAlarm_IRQHandler>:


void RTCAlarm_IRQHandler(void){
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
	if(CHK_BIT(EXTI_REG->PR,17)){
 8000528:	4b0a      	ldr	r3, [pc, #40]	; (8000554 <RTCAlarm_IRQHandler+0x30>)
 800052a:	695b      	ldr	r3, [r3, #20]
 800052c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000530:	2b00      	cmp	r3, #0
 8000532:	d00c      	beq.n	800054e <RTCAlarm_IRQHandler+0x2a>
		if(PEXTI_CallBacks[17] != 0)
 8000534:	4b08      	ldr	r3, [pc, #32]	; (8000558 <RTCAlarm_IRQHandler+0x34>)
 8000536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000538:	2b00      	cmp	r3, #0
 800053a:	d002      	beq.n	8000542 <RTCAlarm_IRQHandler+0x1e>
			PEXTI_CallBacks[17]();
 800053c:	4b06      	ldr	r3, [pc, #24]	; (8000558 <RTCAlarm_IRQHandler+0x34>)
 800053e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000540:	4798      	blx	r3
		SET_BIT(EXTI_REG->PR,17);
 8000542:	4a04      	ldr	r2, [pc, #16]	; (8000554 <RTCAlarm_IRQHandler+0x30>)
 8000544:	4b03      	ldr	r3, [pc, #12]	; (8000554 <RTCAlarm_IRQHandler+0x30>)
 8000546:	695b      	ldr	r3, [r3, #20]
 8000548:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800054c:	6153      	str	r3, [r2, #20]
	}

}
 800054e:	bf00      	nop
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	40010400 	.word	0x40010400
 8000558:	20000044 	.word	0x20000044

0800055c <USBWakeUp_IRQHandler>:

void USBWakeUp_IRQHandler(void){
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
	if(CHK_BIT(EXTI_REG->PR,18)){
 8000560:	4b0a      	ldr	r3, [pc, #40]	; (800058c <USBWakeUp_IRQHandler+0x30>)
 8000562:	695b      	ldr	r3, [r3, #20]
 8000564:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000568:	2b00      	cmp	r3, #0
 800056a:	d00c      	beq.n	8000586 <USBWakeUp_IRQHandler+0x2a>
		if(PEXTI_CallBacks[18] != 0)
 800056c:	4b08      	ldr	r3, [pc, #32]	; (8000590 <USBWakeUp_IRQHandler+0x34>)
 800056e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000570:	2b00      	cmp	r3, #0
 8000572:	d002      	beq.n	800057a <USBWakeUp_IRQHandler+0x1e>
			PEXTI_CallBacks[18]();
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <USBWakeUp_IRQHandler+0x34>)
 8000576:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000578:	4798      	blx	r3
		SET_BIT(EXTI_REG->PR,18);
 800057a:	4a04      	ldr	r2, [pc, #16]	; (800058c <USBWakeUp_IRQHandler+0x30>)
 800057c:	4b03      	ldr	r3, [pc, #12]	; (800058c <USBWakeUp_IRQHandler+0x30>)
 800057e:	695b      	ldr	r3, [r3, #20]
 8000580:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000584:	6153      	str	r3, [r2, #20]
	}
}
 8000586:	bf00      	nop
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	40010400 	.word	0x40010400
 8000590:	20000044 	.word	0x20000044

08000594 <ADC1_2_IRQHandler>:
	if(ADC > ADC2 || Interrupt > ADC_INTERRUPT_END_INJECTED || Interrupt < ADC_INTERRUPT_END_REGULAR)
		return;
	ADCSInterruptHandlers[ADC][Interrupt] = CallBack;
}

void ADC1_2_IRQHandler(void){
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	if(CHK_BIT(ADCS[ADC1]->SR,0) && ADCSInterruptHandlers[0][1] != 0){	//Analog WatchDog, ADC1
 8000598:	4b42      	ldr	r3, [pc, #264]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	f003 0301 	and.w	r3, r3, #1
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d00e      	beq.n	80005c4 <ADC1_2_IRQHandler+0x30>
 80005a6:	4b40      	ldr	r3, [pc, #256]	; (80006a8 <ADC1_2_IRQHandler+0x114>)
 80005a8:	685b      	ldr	r3, [r3, #4]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d00a      	beq.n	80005c4 <ADC1_2_IRQHandler+0x30>
		ADCSInterruptHandlers[0][1]();
 80005ae:	4b3e      	ldr	r3, [pc, #248]	; (80006a8 <ADC1_2_IRQHandler+0x114>)
 80005b0:	685b      	ldr	r3, [r3, #4]
 80005b2:	4798      	blx	r3
		ADCS[ADC1]->SR &= ~1;
 80005b4:	4b3b      	ldr	r3, [pc, #236]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a3a      	ldr	r2, [pc, #232]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 80005ba:	6812      	ldr	r2, [r2, #0]
 80005bc:	6812      	ldr	r2, [r2, #0]
 80005be:	f022 0201 	bic.w	r2, r2, #1
 80005c2:	601a      	str	r2, [r3, #0]
	}

	if(CHK_BIT(ADCS[ADC1]->SR,1) && ADCSInterruptHandlers[0][0] != 0){	//End of Regular Conversion, ADC1
 80005c4:	4b37      	ldr	r3, [pc, #220]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	f003 0302 	and.w	r3, r3, #2
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d00e      	beq.n	80005f0 <ADC1_2_IRQHandler+0x5c>
 80005d2:	4b35      	ldr	r3, [pc, #212]	; (80006a8 <ADC1_2_IRQHandler+0x114>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d00a      	beq.n	80005f0 <ADC1_2_IRQHandler+0x5c>
		ADCSInterruptHandlers[0][0]();
 80005da:	4b33      	ldr	r3, [pc, #204]	; (80006a8 <ADC1_2_IRQHandler+0x114>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4798      	blx	r3
		ADCS[ADC1]->SR &= ~2;
 80005e0:	4b30      	ldr	r3, [pc, #192]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a2f      	ldr	r2, [pc, #188]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 80005e6:	6812      	ldr	r2, [r2, #0]
 80005e8:	6812      	ldr	r2, [r2, #0]
 80005ea:	f022 0202 	bic.w	r2, r2, #2
 80005ee:	601a      	str	r2, [r3, #0]
	}

	if(CHK_BIT(ADCS[ADC1]->SR,2) && ADCSInterruptHandlers[0][2] != 0){	//End of Injected Conversion, ADC1
 80005f0:	4b2c      	ldr	r3, [pc, #176]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	f003 0304 	and.w	r3, r3, #4
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d00e      	beq.n	800061c <ADC1_2_IRQHandler+0x88>
 80005fe:	4b2a      	ldr	r3, [pc, #168]	; (80006a8 <ADC1_2_IRQHandler+0x114>)
 8000600:	689b      	ldr	r3, [r3, #8]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d00a      	beq.n	800061c <ADC1_2_IRQHandler+0x88>
		ADCSInterruptHandlers[0][2]();
 8000606:	4b28      	ldr	r3, [pc, #160]	; (80006a8 <ADC1_2_IRQHandler+0x114>)
 8000608:	689b      	ldr	r3, [r3, #8]
 800060a:	4798      	blx	r3
		ADCS[ADC1]->SR &= ~4;
 800060c:	4b25      	ldr	r3, [pc, #148]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a24      	ldr	r2, [pc, #144]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 8000612:	6812      	ldr	r2, [r2, #0]
 8000614:	6812      	ldr	r2, [r2, #0]
 8000616:	f022 0204 	bic.w	r2, r2, #4
 800061a:	601a      	str	r2, [r3, #0]
	}

	if(CHK_BIT(ADCS[ADC2]->SR,0) && ADCSInterruptHandlers[1][1] != 0){	//Analog WatchDog, ADC2
 800061c:	4b21      	ldr	r3, [pc, #132]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 800061e:	685b      	ldr	r3, [r3, #4]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	f003 0301 	and.w	r3, r3, #1
 8000626:	2b00      	cmp	r3, #0
 8000628:	d00e      	beq.n	8000648 <ADC1_2_IRQHandler+0xb4>
 800062a:	4b1f      	ldr	r3, [pc, #124]	; (80006a8 <ADC1_2_IRQHandler+0x114>)
 800062c:	691b      	ldr	r3, [r3, #16]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d00a      	beq.n	8000648 <ADC1_2_IRQHandler+0xb4>
		ADCSInterruptHandlers[1][1]();
 8000632:	4b1d      	ldr	r3, [pc, #116]	; (80006a8 <ADC1_2_IRQHandler+0x114>)
 8000634:	691b      	ldr	r3, [r3, #16]
 8000636:	4798      	blx	r3
		ADCS[ADC2]->SR &= ~1;
 8000638:	4b1a      	ldr	r3, [pc, #104]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	4a19      	ldr	r2, [pc, #100]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 800063e:	6852      	ldr	r2, [r2, #4]
 8000640:	6812      	ldr	r2, [r2, #0]
 8000642:	f022 0201 	bic.w	r2, r2, #1
 8000646:	601a      	str	r2, [r3, #0]
	}

	if(CHK_BIT(ADCS[ADC2]->SR,1) && ADCSInterruptHandlers[1][0] != 0){	//End of Regular Conversion, ADC2
 8000648:	4b16      	ldr	r3, [pc, #88]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 800064a:	685b      	ldr	r3, [r3, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	f003 0302 	and.w	r3, r3, #2
 8000652:	2b00      	cmp	r3, #0
 8000654:	d00e      	beq.n	8000674 <ADC1_2_IRQHandler+0xe0>
 8000656:	4b14      	ldr	r3, [pc, #80]	; (80006a8 <ADC1_2_IRQHandler+0x114>)
 8000658:	68db      	ldr	r3, [r3, #12]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d00a      	beq.n	8000674 <ADC1_2_IRQHandler+0xe0>
		ADCSInterruptHandlers[1][0]();
 800065e:	4b12      	ldr	r3, [pc, #72]	; (80006a8 <ADC1_2_IRQHandler+0x114>)
 8000660:	68db      	ldr	r3, [r3, #12]
 8000662:	4798      	blx	r3
		ADCS[ADC2]->SR &= ~2;
 8000664:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 8000666:	685b      	ldr	r3, [r3, #4]
 8000668:	4a0e      	ldr	r2, [pc, #56]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 800066a:	6852      	ldr	r2, [r2, #4]
 800066c:	6812      	ldr	r2, [r2, #0]
 800066e:	f022 0202 	bic.w	r2, r2, #2
 8000672:	601a      	str	r2, [r3, #0]
	}

	if(CHK_BIT(ADCS[ADC2]->SR,2) && ADCSInterruptHandlers[1][2] != 0){	//End of Injected Conversion, ADC2
 8000674:	4b0b      	ldr	r3, [pc, #44]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 8000676:	685b      	ldr	r3, [r3, #4]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f003 0304 	and.w	r3, r3, #4
 800067e:	2b00      	cmp	r3, #0
 8000680:	d00e      	beq.n	80006a0 <ADC1_2_IRQHandler+0x10c>
 8000682:	4b09      	ldr	r3, [pc, #36]	; (80006a8 <ADC1_2_IRQHandler+0x114>)
 8000684:	695b      	ldr	r3, [r3, #20]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d00a      	beq.n	80006a0 <ADC1_2_IRQHandler+0x10c>
		ADCSInterruptHandlers[1][2]();
 800068a:	4b07      	ldr	r3, [pc, #28]	; (80006a8 <ADC1_2_IRQHandler+0x114>)
 800068c:	695b      	ldr	r3, [r3, #20]
 800068e:	4798      	blx	r3
		ADCS[ADC2]->SR &= ~4;
 8000690:	4b04      	ldr	r3, [pc, #16]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 8000692:	685b      	ldr	r3, [r3, #4]
 8000694:	4a03      	ldr	r2, [pc, #12]	; (80006a4 <ADC1_2_IRQHandler+0x110>)
 8000696:	6852      	ldr	r2, [r2, #4]
 8000698:	6812      	ldr	r2, [r2, #0]
 800069a:	f022 0204 	bic.w	r2, r2, #4
 800069e:	601a      	str	r2, [r3, #0]
	}
}
 80006a0:	bf00      	nop
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000000 	.word	0x20000000
 80006a8:	20000090 	.word	0x20000090

080006ac <DMA1_Channel1_IRQHandler>:
		return;
	CLR_BIT(DMA1_REG->CHANNEL[Channel].CCR,(1+Interrupt));
}


void DMA1_Channel1_IRQHandler (void){
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
	if(DMA1_REG->ISR & (1<<3)){
 80006b0:	4b18      	ldr	r3, [pc, #96]	; (8000714 <DMA1_Channel1_IRQHandler+0x68>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	f003 0308 	and.w	r3, r3, #8
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d009      	beq.n	80006d0 <DMA1_Channel1_IRQHandler+0x24>
		if (PDMA_CallBacks[0].TransferError != 0)
 80006bc:	4b16      	ldr	r3, [pc, #88]	; (8000718 <DMA1_Channel1_IRQHandler+0x6c>)
 80006be:	689b      	ldr	r3, [r3, #8]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d002      	beq.n	80006ca <DMA1_Channel1_IRQHandler+0x1e>
			PDMA_CallBacks[0].TransferError();
 80006c4:	4b14      	ldr	r3, [pc, #80]	; (8000718 <DMA1_Channel1_IRQHandler+0x6c>)
 80006c6:	689b      	ldr	r3, [r3, #8]
 80006c8:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<3;
 80006ca:	4b12      	ldr	r3, [pc, #72]	; (8000714 <DMA1_Channel1_IRQHandler+0x68>)
 80006cc:	2208      	movs	r2, #8
 80006ce:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<2)){
 80006d0:	4b10      	ldr	r3, [pc, #64]	; (8000714 <DMA1_Channel1_IRQHandler+0x68>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f003 0304 	and.w	r3, r3, #4
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d009      	beq.n	80006f0 <DMA1_Channel1_IRQHandler+0x44>
		if (PDMA_CallBacks[0].HalfTransfer != 0)
 80006dc:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <DMA1_Channel1_IRQHandler+0x6c>)
 80006de:	685b      	ldr	r3, [r3, #4]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d002      	beq.n	80006ea <DMA1_Channel1_IRQHandler+0x3e>
			PDMA_CallBacks[0].HalfTransfer();
 80006e4:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <DMA1_Channel1_IRQHandler+0x6c>)
 80006e6:	685b      	ldr	r3, [r3, #4]
 80006e8:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<2;
 80006ea:	4b0a      	ldr	r3, [pc, #40]	; (8000714 <DMA1_Channel1_IRQHandler+0x68>)
 80006ec:	2204      	movs	r2, #4
 80006ee:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<1)){
 80006f0:	4b08      	ldr	r3, [pc, #32]	; (8000714 <DMA1_Channel1_IRQHandler+0x68>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f003 0302 	and.w	r3, r3, #2
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d009      	beq.n	8000710 <DMA1_Channel1_IRQHandler+0x64>
		if (PDMA_CallBacks[0].TransferComplete != 0)
 80006fc:	4b06      	ldr	r3, [pc, #24]	; (8000718 <DMA1_Channel1_IRQHandler+0x6c>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d002      	beq.n	800070a <DMA1_Channel1_IRQHandler+0x5e>
			PDMA_CallBacks[0].TransferComplete();
 8000704:	4b04      	ldr	r3, [pc, #16]	; (8000718 <DMA1_Channel1_IRQHandler+0x6c>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<1;
 800070a:	4b02      	ldr	r3, [pc, #8]	; (8000714 <DMA1_Channel1_IRQHandler+0x68>)
 800070c:	2202      	movs	r2, #2
 800070e:	605a      	str	r2, [r3, #4]
	}
	
}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40020000 	.word	0x40020000
 8000718:	200000a8 	.word	0x200000a8

0800071c <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler (void){
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
	if(DMA1_REG->ISR & (1<<7)){
 8000720:	4b18      	ldr	r3, [pc, #96]	; (8000784 <DMA1_Channel2_IRQHandler+0x68>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000728:	2b00      	cmp	r3, #0
 800072a:	d009      	beq.n	8000740 <DMA1_Channel2_IRQHandler+0x24>
		if (PDMA_CallBacks[1].TransferError != 0)
 800072c:	4b16      	ldr	r3, [pc, #88]	; (8000788 <DMA1_Channel2_IRQHandler+0x6c>)
 800072e:	695b      	ldr	r3, [r3, #20]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d002      	beq.n	800073a <DMA1_Channel2_IRQHandler+0x1e>
			PDMA_CallBacks[1].TransferError();
 8000734:	4b14      	ldr	r3, [pc, #80]	; (8000788 <DMA1_Channel2_IRQHandler+0x6c>)
 8000736:	695b      	ldr	r3, [r3, #20]
 8000738:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<7;
 800073a:	4b12      	ldr	r3, [pc, #72]	; (8000784 <DMA1_Channel2_IRQHandler+0x68>)
 800073c:	2280      	movs	r2, #128	; 0x80
 800073e:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<6)){
 8000740:	4b10      	ldr	r3, [pc, #64]	; (8000784 <DMA1_Channel2_IRQHandler+0x68>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000748:	2b00      	cmp	r3, #0
 800074a:	d009      	beq.n	8000760 <DMA1_Channel2_IRQHandler+0x44>
		if (PDMA_CallBacks[1].HalfTransfer != 0)
 800074c:	4b0e      	ldr	r3, [pc, #56]	; (8000788 <DMA1_Channel2_IRQHandler+0x6c>)
 800074e:	691b      	ldr	r3, [r3, #16]
 8000750:	2b00      	cmp	r3, #0
 8000752:	d002      	beq.n	800075a <DMA1_Channel2_IRQHandler+0x3e>
			PDMA_CallBacks[1].HalfTransfer();
 8000754:	4b0c      	ldr	r3, [pc, #48]	; (8000788 <DMA1_Channel2_IRQHandler+0x6c>)
 8000756:	691b      	ldr	r3, [r3, #16]
 8000758:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<6;
 800075a:	4b0a      	ldr	r3, [pc, #40]	; (8000784 <DMA1_Channel2_IRQHandler+0x68>)
 800075c:	2240      	movs	r2, #64	; 0x40
 800075e:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<5)){
 8000760:	4b08      	ldr	r3, [pc, #32]	; (8000784 <DMA1_Channel2_IRQHandler+0x68>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	f003 0320 	and.w	r3, r3, #32
 8000768:	2b00      	cmp	r3, #0
 800076a:	d009      	beq.n	8000780 <DMA1_Channel2_IRQHandler+0x64>
		if (PDMA_CallBacks[1].TransferComplete != 0)
 800076c:	4b06      	ldr	r3, [pc, #24]	; (8000788 <DMA1_Channel2_IRQHandler+0x6c>)
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d002      	beq.n	800077a <DMA1_Channel2_IRQHandler+0x5e>
			PDMA_CallBacks[1].TransferComplete();
 8000774:	4b04      	ldr	r3, [pc, #16]	; (8000788 <DMA1_Channel2_IRQHandler+0x6c>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<5;
 800077a:	4b02      	ldr	r3, [pc, #8]	; (8000784 <DMA1_Channel2_IRQHandler+0x68>)
 800077c:	2220      	movs	r2, #32
 800077e:	605a      	str	r2, [r3, #4]
	}
}
 8000780:	bf00      	nop
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40020000 	.word	0x40020000
 8000788:	200000a8 	.word	0x200000a8

0800078c <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler (void){
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
	if(DMA1_REG->ISR & (1<<11)){
 8000790:	4b1a      	ldr	r3, [pc, #104]	; (80007fc <DMA1_Channel3_IRQHandler+0x70>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000798:	2b00      	cmp	r3, #0
 800079a:	d00a      	beq.n	80007b2 <DMA1_Channel3_IRQHandler+0x26>
		if (PDMA_CallBacks[2].TransferError != 0)
 800079c:	4b18      	ldr	r3, [pc, #96]	; (8000800 <DMA1_Channel3_IRQHandler+0x74>)
 800079e:	6a1b      	ldr	r3, [r3, #32]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d002      	beq.n	80007aa <DMA1_Channel3_IRQHandler+0x1e>
			PDMA_CallBacks[2].TransferError();
 80007a4:	4b16      	ldr	r3, [pc, #88]	; (8000800 <DMA1_Channel3_IRQHandler+0x74>)
 80007a6:	6a1b      	ldr	r3, [r3, #32]
 80007a8:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<11;
 80007aa:	4b14      	ldr	r3, [pc, #80]	; (80007fc <DMA1_Channel3_IRQHandler+0x70>)
 80007ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80007b0:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<10)){
 80007b2:	4b12      	ldr	r3, [pc, #72]	; (80007fc <DMA1_Channel3_IRQHandler+0x70>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d00a      	beq.n	80007d4 <DMA1_Channel3_IRQHandler+0x48>
		if (PDMA_CallBacks[2].HalfTransfer != 0)
 80007be:	4b10      	ldr	r3, [pc, #64]	; (8000800 <DMA1_Channel3_IRQHandler+0x74>)
 80007c0:	69db      	ldr	r3, [r3, #28]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d002      	beq.n	80007cc <DMA1_Channel3_IRQHandler+0x40>
			PDMA_CallBacks[2].HalfTransfer();
 80007c6:	4b0e      	ldr	r3, [pc, #56]	; (8000800 <DMA1_Channel3_IRQHandler+0x74>)
 80007c8:	69db      	ldr	r3, [r3, #28]
 80007ca:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<10;
 80007cc:	4b0b      	ldr	r3, [pc, #44]	; (80007fc <DMA1_Channel3_IRQHandler+0x70>)
 80007ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007d2:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<9)){
 80007d4:	4b09      	ldr	r3, [pc, #36]	; (80007fc <DMA1_Channel3_IRQHandler+0x70>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d00a      	beq.n	80007f6 <DMA1_Channel3_IRQHandler+0x6a>
		if (PDMA_CallBacks[2].TransferComplete != 0)
 80007e0:	4b07      	ldr	r3, [pc, #28]	; (8000800 <DMA1_Channel3_IRQHandler+0x74>)
 80007e2:	699b      	ldr	r3, [r3, #24]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d002      	beq.n	80007ee <DMA1_Channel3_IRQHandler+0x62>
			PDMA_CallBacks[2].TransferComplete();
 80007e8:	4b05      	ldr	r3, [pc, #20]	; (8000800 <DMA1_Channel3_IRQHandler+0x74>)
 80007ea:	699b      	ldr	r3, [r3, #24]
 80007ec:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<9;
 80007ee:	4b03      	ldr	r3, [pc, #12]	; (80007fc <DMA1_Channel3_IRQHandler+0x70>)
 80007f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007f4:	605a      	str	r2, [r3, #4]
	}
}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40020000 	.word	0x40020000
 8000800:	200000a8 	.word	0x200000a8

08000804 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler (void){
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
	if(DMA1_REG->ISR & (1<<15)){
 8000808:	4b1a      	ldr	r3, [pc, #104]	; (8000874 <DMA1_Channel4_IRQHandler+0x70>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000810:	2b00      	cmp	r3, #0
 8000812:	d00a      	beq.n	800082a <DMA1_Channel4_IRQHandler+0x26>
		if (PDMA_CallBacks[3].TransferError != 0)
 8000814:	4b18      	ldr	r3, [pc, #96]	; (8000878 <DMA1_Channel4_IRQHandler+0x74>)
 8000816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000818:	2b00      	cmp	r3, #0
 800081a:	d002      	beq.n	8000822 <DMA1_Channel4_IRQHandler+0x1e>
			PDMA_CallBacks[3].TransferError();
 800081c:	4b16      	ldr	r3, [pc, #88]	; (8000878 <DMA1_Channel4_IRQHandler+0x74>)
 800081e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000820:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<15;
 8000822:	4b14      	ldr	r3, [pc, #80]	; (8000874 <DMA1_Channel4_IRQHandler+0x70>)
 8000824:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000828:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<14)){
 800082a:	4b12      	ldr	r3, [pc, #72]	; (8000874 <DMA1_Channel4_IRQHandler+0x70>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d00a      	beq.n	800084c <DMA1_Channel4_IRQHandler+0x48>
		if (PDMA_CallBacks[3].HalfTransfer != 0)
 8000836:	4b10      	ldr	r3, [pc, #64]	; (8000878 <DMA1_Channel4_IRQHandler+0x74>)
 8000838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800083a:	2b00      	cmp	r3, #0
 800083c:	d002      	beq.n	8000844 <DMA1_Channel4_IRQHandler+0x40>
			PDMA_CallBacks[3].HalfTransfer();
 800083e:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <DMA1_Channel4_IRQHandler+0x74>)
 8000840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000842:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<14;
 8000844:	4b0b      	ldr	r3, [pc, #44]	; (8000874 <DMA1_Channel4_IRQHandler+0x70>)
 8000846:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800084a:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<13)){
 800084c:	4b09      	ldr	r3, [pc, #36]	; (8000874 <DMA1_Channel4_IRQHandler+0x70>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000854:	2b00      	cmp	r3, #0
 8000856:	d00a      	beq.n	800086e <DMA1_Channel4_IRQHandler+0x6a>
		if (PDMA_CallBacks[3].TransferComplete != 0)
 8000858:	4b07      	ldr	r3, [pc, #28]	; (8000878 <DMA1_Channel4_IRQHandler+0x74>)
 800085a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800085c:	2b00      	cmp	r3, #0
 800085e:	d002      	beq.n	8000866 <DMA1_Channel4_IRQHandler+0x62>
			PDMA_CallBacks[3].TransferComplete();
 8000860:	4b05      	ldr	r3, [pc, #20]	; (8000878 <DMA1_Channel4_IRQHandler+0x74>)
 8000862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000864:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<13;
 8000866:	4b03      	ldr	r3, [pc, #12]	; (8000874 <DMA1_Channel4_IRQHandler+0x70>)
 8000868:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800086c:	605a      	str	r2, [r3, #4]
	}
}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40020000 	.word	0x40020000
 8000878:	200000a8 	.word	0x200000a8

0800087c <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler (void){
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
	if(DMA1_REG->ISR & (1<<19)){
 8000880:	4b1a      	ldr	r3, [pc, #104]	; (80008ec <DMA1_Channel5_IRQHandler+0x70>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000888:	2b00      	cmp	r3, #0
 800088a:	d00a      	beq.n	80008a2 <DMA1_Channel5_IRQHandler+0x26>
		if (PDMA_CallBacks[4].TransferError != 0)
 800088c:	4b18      	ldr	r3, [pc, #96]	; (80008f0 <DMA1_Channel5_IRQHandler+0x74>)
 800088e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000890:	2b00      	cmp	r3, #0
 8000892:	d002      	beq.n	800089a <DMA1_Channel5_IRQHandler+0x1e>
			PDMA_CallBacks[4].TransferError();
 8000894:	4b16      	ldr	r3, [pc, #88]	; (80008f0 <DMA1_Channel5_IRQHandler+0x74>)
 8000896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000898:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<19;
 800089a:	4b14      	ldr	r3, [pc, #80]	; (80008ec <DMA1_Channel5_IRQHandler+0x70>)
 800089c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80008a0:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<18)){
 80008a2:	4b12      	ldr	r3, [pc, #72]	; (80008ec <DMA1_Channel5_IRQHandler+0x70>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d00a      	beq.n	80008c4 <DMA1_Channel5_IRQHandler+0x48>
		if (PDMA_CallBacks[4].HalfTransfer != 0)
 80008ae:	4b10      	ldr	r3, [pc, #64]	; (80008f0 <DMA1_Channel5_IRQHandler+0x74>)
 80008b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d002      	beq.n	80008bc <DMA1_Channel5_IRQHandler+0x40>
			PDMA_CallBacks[4].HalfTransfer();
 80008b6:	4b0e      	ldr	r3, [pc, #56]	; (80008f0 <DMA1_Channel5_IRQHandler+0x74>)
 80008b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008ba:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<18;
 80008bc:	4b0b      	ldr	r3, [pc, #44]	; (80008ec <DMA1_Channel5_IRQHandler+0x70>)
 80008be:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80008c2:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<17)){
 80008c4:	4b09      	ldr	r3, [pc, #36]	; (80008ec <DMA1_Channel5_IRQHandler+0x70>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d00a      	beq.n	80008e6 <DMA1_Channel5_IRQHandler+0x6a>
		if (PDMA_CallBacks[4].TransferComplete != 0)
 80008d0:	4b07      	ldr	r3, [pc, #28]	; (80008f0 <DMA1_Channel5_IRQHandler+0x74>)
 80008d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d002      	beq.n	80008de <DMA1_Channel5_IRQHandler+0x62>
			PDMA_CallBacks[4].TransferComplete();
 80008d8:	4b05      	ldr	r3, [pc, #20]	; (80008f0 <DMA1_Channel5_IRQHandler+0x74>)
 80008da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008dc:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<17;
 80008de:	4b03      	ldr	r3, [pc, #12]	; (80008ec <DMA1_Channel5_IRQHandler+0x70>)
 80008e0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80008e4:	605a      	str	r2, [r3, #4]
	}
}
 80008e6:	bf00      	nop
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40020000 	.word	0x40020000
 80008f0:	200000a8 	.word	0x200000a8

080008f4 <DMA1_Channel6_IRQHandler>:

void DMA1_Channel6_IRQHandler (void){
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
	if(DMA1_REG->ISR & (1<<23)){
 80008f8:	4b1a      	ldr	r3, [pc, #104]	; (8000964 <DMA1_Channel6_IRQHandler+0x70>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000900:	2b00      	cmp	r3, #0
 8000902:	d00a      	beq.n	800091a <DMA1_Channel6_IRQHandler+0x26>
		if (PDMA_CallBacks[5].TransferError != 0)
 8000904:	4b18      	ldr	r3, [pc, #96]	; (8000968 <DMA1_Channel6_IRQHandler+0x74>)
 8000906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000908:	2b00      	cmp	r3, #0
 800090a:	d002      	beq.n	8000912 <DMA1_Channel6_IRQHandler+0x1e>
			PDMA_CallBacks[5].TransferError();
 800090c:	4b16      	ldr	r3, [pc, #88]	; (8000968 <DMA1_Channel6_IRQHandler+0x74>)
 800090e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000910:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<23;
 8000912:	4b14      	ldr	r3, [pc, #80]	; (8000964 <DMA1_Channel6_IRQHandler+0x70>)
 8000914:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000918:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<22)){
 800091a:	4b12      	ldr	r3, [pc, #72]	; (8000964 <DMA1_Channel6_IRQHandler+0x70>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000922:	2b00      	cmp	r3, #0
 8000924:	d00a      	beq.n	800093c <DMA1_Channel6_IRQHandler+0x48>
		if (PDMA_CallBacks[5].HalfTransfer != 0)
 8000926:	4b10      	ldr	r3, [pc, #64]	; (8000968 <DMA1_Channel6_IRQHandler+0x74>)
 8000928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092a:	2b00      	cmp	r3, #0
 800092c:	d002      	beq.n	8000934 <DMA1_Channel6_IRQHandler+0x40>
			PDMA_CallBacks[5].HalfTransfer();
 800092e:	4b0e      	ldr	r3, [pc, #56]	; (8000968 <DMA1_Channel6_IRQHandler+0x74>)
 8000930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000932:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<22;
 8000934:	4b0b      	ldr	r3, [pc, #44]	; (8000964 <DMA1_Channel6_IRQHandler+0x70>)
 8000936:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800093a:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<21)){
 800093c:	4b09      	ldr	r3, [pc, #36]	; (8000964 <DMA1_Channel6_IRQHandler+0x70>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000944:	2b00      	cmp	r3, #0
 8000946:	d00a      	beq.n	800095e <DMA1_Channel6_IRQHandler+0x6a>
		if (PDMA_CallBacks[5].TransferComplete != 0)
 8000948:	4b07      	ldr	r3, [pc, #28]	; (8000968 <DMA1_Channel6_IRQHandler+0x74>)
 800094a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800094c:	2b00      	cmp	r3, #0
 800094e:	d002      	beq.n	8000956 <DMA1_Channel6_IRQHandler+0x62>
			PDMA_CallBacks[5].TransferComplete();
 8000950:	4b05      	ldr	r3, [pc, #20]	; (8000968 <DMA1_Channel6_IRQHandler+0x74>)
 8000952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000954:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<21;
 8000956:	4b03      	ldr	r3, [pc, #12]	; (8000964 <DMA1_Channel6_IRQHandler+0x70>)
 8000958:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800095c:	605a      	str	r2, [r3, #4]
	}
}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40020000 	.word	0x40020000
 8000968:	200000a8 	.word	0x200000a8

0800096c <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler (void){
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
	if(DMA1_REG->ISR & (1<<27)){
 8000970:	4b1a      	ldr	r3, [pc, #104]	; (80009dc <DMA1_Channel7_IRQHandler+0x70>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000978:	2b00      	cmp	r3, #0
 800097a:	d00a      	beq.n	8000992 <DMA1_Channel7_IRQHandler+0x26>
		if (PDMA_CallBacks[6].TransferError != 0)
 800097c:	4b18      	ldr	r3, [pc, #96]	; (80009e0 <DMA1_Channel7_IRQHandler+0x74>)
 800097e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000980:	2b00      	cmp	r3, #0
 8000982:	d002      	beq.n	800098a <DMA1_Channel7_IRQHandler+0x1e>
			PDMA_CallBacks[6].TransferError();
 8000984:	4b16      	ldr	r3, [pc, #88]	; (80009e0 <DMA1_Channel7_IRQHandler+0x74>)
 8000986:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000988:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<27;
 800098a:	4b14      	ldr	r3, [pc, #80]	; (80009dc <DMA1_Channel7_IRQHandler+0x70>)
 800098c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000990:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<26)){
 8000992:	4b12      	ldr	r3, [pc, #72]	; (80009dc <DMA1_Channel7_IRQHandler+0x70>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800099a:	2b00      	cmp	r3, #0
 800099c:	d00a      	beq.n	80009b4 <DMA1_Channel7_IRQHandler+0x48>
		if (PDMA_CallBacks[6].HalfTransfer != 0)
 800099e:	4b10      	ldr	r3, [pc, #64]	; (80009e0 <DMA1_Channel7_IRQHandler+0x74>)
 80009a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d002      	beq.n	80009ac <DMA1_Channel7_IRQHandler+0x40>
			PDMA_CallBacks[6].HalfTransfer();
 80009a6:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <DMA1_Channel7_IRQHandler+0x74>)
 80009a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009aa:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<26;
 80009ac:	4b0b      	ldr	r3, [pc, #44]	; (80009dc <DMA1_Channel7_IRQHandler+0x70>)
 80009ae:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80009b2:	605a      	str	r2, [r3, #4]
	}
	if(DMA1_REG->ISR & (1<<25)){
 80009b4:	4b09      	ldr	r3, [pc, #36]	; (80009dc <DMA1_Channel7_IRQHandler+0x70>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d00a      	beq.n	80009d6 <DMA1_Channel7_IRQHandler+0x6a>
		if (PDMA_CallBacks[6].TransferComplete != 0)
 80009c0:	4b07      	ldr	r3, [pc, #28]	; (80009e0 <DMA1_Channel7_IRQHandler+0x74>)
 80009c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d002      	beq.n	80009ce <DMA1_Channel7_IRQHandler+0x62>
			PDMA_CallBacks[6].TransferComplete();
 80009c8:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <DMA1_Channel7_IRQHandler+0x74>)
 80009ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80009cc:	4798      	blx	r3
		DMA1_REG->IFCR = 1<<25;
 80009ce:	4b03      	ldr	r3, [pc, #12]	; (80009dc <DMA1_Channel7_IRQHandler+0x70>)
 80009d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80009d4:	605a      	str	r2, [r3, #4]
	}
}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40020000 	.word	0x40020000
 80009e0:	200000a8 	.word	0x200000a8

080009e4 <main>:
#include "1- LIB/STD_TYPES.h"
#include "1- LIB/BIT_MATH.h"

#include "2- MCAL/ST/04- RCC/RCC_interface.h"

int main(void){
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0

	MRCC_voidInitClock();
 80009e8:	f7ff fbe4 	bl	80001b4 <MRCC_voidInitClock>

	while(1){
 80009ec:	e7fe      	b.n	80009ec <main+0x8>
	...

080009f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80009f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a28 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80009f4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80009f6:	e003      	b.n	8000a00 <LoopCopyDataInit>

080009f8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80009f8:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 80009fa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80009fc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80009fe:	3104      	adds	r1, #4

08000a00 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000a00:	480b      	ldr	r0, [pc, #44]	; (8000a30 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8000a02:	4b0c      	ldr	r3, [pc, #48]	; (8000a34 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8000a04:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000a06:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000a08:	d3f6      	bcc.n	80009f8 <CopyDataInit>
	ldr	r2, =_sbss
 8000a0a:	4a0b      	ldr	r2, [pc, #44]	; (8000a38 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8000a0c:	e002      	b.n	8000a14 <LoopFillZerobss>

08000a0e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000a0e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000a10:	f842 3b04 	str.w	r3, [r2], #4

08000a14 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000a14:	4b09      	ldr	r3, [pc, #36]	; (8000a3c <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8000a16:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000a18:	d3f9      	bcc.n	8000a0e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a1a:	f000 f837 	bl	8000a8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a1e:	f000 f8ef 	bl	8000c00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a22:	f7ff ffdf 	bl	80009e4 <main>
	bx	lr
 8000a26:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a28:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8000a2c:	08000c68 	.word	0x08000c68
	ldr	r0, =_sdata
 8000a30:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000a34:	20000008 	.word	0x20000008
	ldr	r2, =_sbss
 8000a38:	20000008 	.word	0x20000008
	ldr	r3, = _ebss
 8000a3c:	200000fc 	.word	0x200000fc

08000a40 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a40:	e7fe      	b.n	8000a40 <CAN1_RX1_IRQHandler>

08000a42 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000a42:	b480      	push	{r7}
 8000a44:	af00      	add	r7, sp, #0
}
 8000a46:	bf00      	nop
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bc80      	pop	{r7}
 8000a4c:	4770      	bx	lr

08000a4e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000a52:	e7fe      	b.n	8000a52 <HardFault_Handler+0x4>

08000a54 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000a58:	e7fe      	b.n	8000a58 <MemManage_Handler+0x4>

08000a5a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000a5e:	e7fe      	b.n	8000a5e <BusFault_Handler+0x4>

08000a60 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000a64:	e7fe      	b.n	8000a64 <UsageFault_Handler+0x4>

08000a66 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000a66:	b480      	push	{r7}
 8000a68:	af00      	add	r7, sp, #0
}
 8000a6a:	bf00      	nop
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bc80      	pop	{r7}
 8000a70:	4770      	bx	lr

08000a72 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0
}
 8000a76:	bf00      	nop
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bc80      	pop	{r7}
 8000a7c:	4770      	bx	lr

08000a7e <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0
}
 8000a82:	bf00      	nop
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bc80      	pop	{r7}
 8000a88:	4770      	bx	lr
	...

08000a8c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000a90:	4a15      	ldr	r2, [pc, #84]	; (8000ae8 <SystemInit+0x5c>)
 8000a92:	4b15      	ldr	r3, [pc, #84]	; (8000ae8 <SystemInit+0x5c>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	f043 0301 	orr.w	r3, r3, #1
 8000a9a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000a9c:	4912      	ldr	r1, [pc, #72]	; (8000ae8 <SystemInit+0x5c>)
 8000a9e:	4b12      	ldr	r3, [pc, #72]	; (8000ae8 <SystemInit+0x5c>)
 8000aa0:	685a      	ldr	r2, [r3, #4]
 8000aa2:	4b12      	ldr	r3, [pc, #72]	; (8000aec <SystemInit+0x60>)
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000aa8:	4a0f      	ldr	r2, [pc, #60]	; (8000ae8 <SystemInit+0x5c>)
 8000aaa:	4b0f      	ldr	r3, [pc, #60]	; (8000ae8 <SystemInit+0x5c>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000ab2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ab6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000ab8:	4a0b      	ldr	r2, [pc, #44]	; (8000ae8 <SystemInit+0x5c>)
 8000aba:	4b0b      	ldr	r3, [pc, #44]	; (8000ae8 <SystemInit+0x5c>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ac2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000ac4:	4a08      	ldr	r2, [pc, #32]	; (8000ae8 <SystemInit+0x5c>)
 8000ac6:	4b08      	ldr	r3, [pc, #32]	; (8000ae8 <SystemInit+0x5c>)
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000ace:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000ad0:	4b05      	ldr	r3, [pc, #20]	; (8000ae8 <SystemInit+0x5c>)
 8000ad2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000ad6:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000ad8:	f000 f80c 	bl	8000af4 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000adc:	4b04      	ldr	r3, [pc, #16]	; (8000af0 <SystemInit+0x64>)
 8000ade:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ae2:	609a      	str	r2, [r3, #8]
#endif 
}
 8000ae4:	bf00      	nop
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	40021000 	.word	0x40021000
 8000aec:	f8ff0000 	.word	0xf8ff0000
 8000af0:	e000ed00 	.word	0xe000ed00

08000af4 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000af8:	f000 f802 	bl	8000b00 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8000afc:	bf00      	nop
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000b0e:	4a3a      	ldr	r2, [pc, #232]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000b10:	4b39      	ldr	r3, [pc, #228]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b18:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000b1a:	4b37      	ldr	r3, [pc, #220]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b22:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	3301      	adds	r3, #1
 8000b28:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d103      	bne.n	8000b38 <SetSysClockTo72+0x38>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000b36:	d1f0      	bne.n	8000b1a <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000b38:	4b2f      	ldr	r3, [pc, #188]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d002      	beq.n	8000b4a <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000b44:	2301      	movs	r3, #1
 8000b46:	603b      	str	r3, [r7, #0]
 8000b48:	e001      	b.n	8000b4e <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d14b      	bne.n	8000bec <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8000b54:	4a29      	ldr	r2, [pc, #164]	; (8000bfc <SetSysClockTo72+0xfc>)
 8000b56:	4b29      	ldr	r3, [pc, #164]	; (8000bfc <SetSysClockTo72+0xfc>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f043 0310 	orr.w	r3, r3, #16
 8000b5e:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8000b60:	4a26      	ldr	r2, [pc, #152]	; (8000bfc <SetSysClockTo72+0xfc>)
 8000b62:	4b26      	ldr	r3, [pc, #152]	; (8000bfc <SetSysClockTo72+0xfc>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	f023 0303 	bic.w	r3, r3, #3
 8000b6a:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8000b6c:	4a23      	ldr	r2, [pc, #140]	; (8000bfc <SetSysClockTo72+0xfc>)
 8000b6e:	4b23      	ldr	r3, [pc, #140]	; (8000bfc <SetSysClockTo72+0xfc>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	f043 0302 	orr.w	r3, r3, #2
 8000b76:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000b78:	4a1f      	ldr	r2, [pc, #124]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000b7a:	4b1f      	ldr	r3, [pc, #124]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000b80:	4a1d      	ldr	r2, [pc, #116]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000b82:	4b1d      	ldr	r3, [pc, #116]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000b88:	4a1b      	ldr	r2, [pc, #108]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000b8a:	4b1b      	ldr	r3, [pc, #108]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b92:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000b94:	4a18      	ldr	r2, [pc, #96]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000b96:	4b18      	ldr	r3, [pc, #96]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000b98:	685b      	ldr	r3, [r3, #4]
 8000b9a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000b9e:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000ba0:	4a15      	ldr	r2, [pc, #84]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000ba2:	4b15      	ldr	r3, [pc, #84]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8000baa:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000bac:	4a12      	ldr	r2, [pc, #72]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000bae:	4b12      	ldr	r3, [pc, #72]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000bb6:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000bb8:	bf00      	nop
 8000bba:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d0f9      	beq.n	8000bba <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000bc6:	4a0c      	ldr	r2, [pc, #48]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000bc8:	4b0b      	ldr	r3, [pc, #44]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	f023 0303 	bic.w	r3, r3, #3
 8000bd0:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000bd2:	4a09      	ldr	r2, [pc, #36]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000bd4:	4b08      	ldr	r3, [pc, #32]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f043 0302 	orr.w	r3, r3, #2
 8000bdc:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8000bde:	bf00      	nop
 8000be0:	4b05      	ldr	r3, [pc, #20]	; (8000bf8 <SetSysClockTo72+0xf8>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f003 030c 	and.w	r3, r3, #12
 8000be8:	2b08      	cmp	r3, #8
 8000bea:	d1f9      	bne.n	8000be0 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000bec:	bf00      	nop
 8000bee:	370c      	adds	r7, #12
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bc80      	pop	{r7}
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	40021000 	.word	0x40021000
 8000bfc:	40022000 	.word	0x40022000

08000c00 <__libc_init_array>:
 8000c00:	b570      	push	{r4, r5, r6, lr}
 8000c02:	2500      	movs	r5, #0
 8000c04:	4e0c      	ldr	r6, [pc, #48]	; (8000c38 <__libc_init_array+0x38>)
 8000c06:	4c0d      	ldr	r4, [pc, #52]	; (8000c3c <__libc_init_array+0x3c>)
 8000c08:	1ba4      	subs	r4, r4, r6
 8000c0a:	10a4      	asrs	r4, r4, #2
 8000c0c:	42a5      	cmp	r5, r4
 8000c0e:	d109      	bne.n	8000c24 <__libc_init_array+0x24>
 8000c10:	f000 f81a 	bl	8000c48 <_init>
 8000c14:	2500      	movs	r5, #0
 8000c16:	4e0a      	ldr	r6, [pc, #40]	; (8000c40 <__libc_init_array+0x40>)
 8000c18:	4c0a      	ldr	r4, [pc, #40]	; (8000c44 <__libc_init_array+0x44>)
 8000c1a:	1ba4      	subs	r4, r4, r6
 8000c1c:	10a4      	asrs	r4, r4, #2
 8000c1e:	42a5      	cmp	r5, r4
 8000c20:	d105      	bne.n	8000c2e <__libc_init_array+0x2e>
 8000c22:	bd70      	pop	{r4, r5, r6, pc}
 8000c24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000c28:	4798      	blx	r3
 8000c2a:	3501      	adds	r5, #1
 8000c2c:	e7ee      	b.n	8000c0c <__libc_init_array+0xc>
 8000c2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000c32:	4798      	blx	r3
 8000c34:	3501      	adds	r5, #1
 8000c36:	e7f2      	b.n	8000c1e <__libc_init_array+0x1e>
 8000c38:	08000c60 	.word	0x08000c60
 8000c3c:	08000c60 	.word	0x08000c60
 8000c40:	08000c60 	.word	0x08000c60
 8000c44:	08000c64 	.word	0x08000c64

08000c48 <_init>:
 8000c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c4a:	bf00      	nop
 8000c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c4e:	bc08      	pop	{r3}
 8000c50:	469e      	mov	lr, r3
 8000c52:	4770      	bx	lr

08000c54 <_fini>:
 8000c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c56:	bf00      	nop
 8000c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c5a:	bc08      	pop	{r3}
 8000c5c:	469e      	mov	lr, r3
 8000c5e:	4770      	bx	lr
