
# Messages from "go new"

# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)

# Messages from "go analyze"

# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
solution design set EdgeDetect_IP::EdgeDetect_HorDer -top (HC-8)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Front End called with arguments: -I../hls_c/inc -I../cmodel/inc -I../bmpUtil/inc -- /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/hls_c/inc/EdgeDetect.h (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: Cannot bind pragma 'hls_waive ISE' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
# Warning: Cannot bind pragma 'hls_waive CNS' to any valid construct. Please check if a valid construct follows the pragma. (CIN-319)
Pragma 'hls_design<top>' detected on class 'EdgeDetect_IP::EdgeDetect_Top' (CIN-6)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.72 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)

# Messages from "go compile"

# Info: Starting transformation 'compile' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'EdgeDetect_IP::EdgeDetect_HorDer' specified by directive (CIN-52)
# Warning: Instantiating global variable 'kernel' which may be accessed outside this scope (CIN-18)
Inlining member function 'EdgeDetect_IP::EdgeDetect_HorDer::EdgeDetect_HorDer' on object '' (CIN-64)
Synthesizing method 'EdgeDetect_IP::EdgeDetect_HorDer::run' (CIN-13)
Inlining member function 'EdgeDetect_IP::EdgeDetect_HorDer::run' on object '' (CIN-64)
Pragma 'hls_pipeline_init_interval<1>' detected on '/EdgeDetect_IP::EdgeDetect_HorDer/run/HCOL' (CIN-203)
Inlining routine 'operator-<11, false>' (CIN-14)
Inlining routine 'operator==<11, false>' (CIN-14)
Inlining routine 'operator*<8, false>' (CIN-14)
Inlining routine 'operator*<8, false>' (CIN-14)
Inlining routine 'operator*<8, false>' (CIN-14)
Inlining routine 'operator!=<11, false>' (CIN-14)
Inlining routine 'operator-<10, false>' (CIN-14)
Optimizing block '/EdgeDetect_IP::EdgeDetect_HorDer' ... (CIN-4)
INOUT port 'dat_in' is only used as an input. (OPT-10)
INOUT port 'widthIn' is only used as an input. (OPT-10)
INOUT port 'heightIn' is only used as an input. (OPT-10)
INOUT port 'dx' is only used as an output. (OPT-11)
# Info: Partition '/EdgeDetect_IP::EdgeDetect_HorDer/constructor' is found empty and is optimized away. (OPT-12)
Design 'EdgeDetect_IP::EdgeDetect_HorDer' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h, using $PROJECT_HOME/../hls_c/inc/EdgeDetect.h for header dependencies.
# Info: CDesignChecker Shell script written to '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_HorDer.v1/CDesignChecker/design_checker.sh'
# Warning: VSCode workspace '/home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/.vscode' exists - overwriting files
# Info: Completed transformation 'compile' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 2.83 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 25, Real ops = 9, Vars = 12 (SOL-21)

# Messages from "go libraries"

solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
solution library add ccs_sample_mem
go libraries
# Info: Starting transformation 'libraries' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.22 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 25, Real ops = 9, Vars = 12 (SOL-21)

# Messages from "go assembly"

directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND both -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
/CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND both -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.14 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 26, Real ops = 10, Vars = 15 (SOL-21)

# Messages from "go architect"

directive set /EdgeDetect_IP::EdgeDetect_HorDer/dat_in:rsc -MAP_TO_MODULE ccs_ioport.ccs_in_wait_coupled
/EdgeDetect_IP::EdgeDetect_HorDer/dat_in:rsc/MAP_TO_MODULE ccs_ioport.ccs_in_wait_coupled
directive set /EdgeDetect_IP::EdgeDetect_HorDer/widthIn:rsc -MAP_TO_MODULE {[DirectInput]}
/EdgeDetect_IP::EdgeDetect_HorDer/widthIn:rsc/MAP_TO_MODULE {[DirectInput]}
directive set /EdgeDetect_IP::EdgeDetect_HorDer/heightIn:rsc -MAP_TO_MODULE {[DirectInput]}
/EdgeDetect_IP::EdgeDetect_HorDer/heightIn:rsc/MAP_TO_MODULE {[DirectInput]}
directive set /EdgeDetect_IP::EdgeDetect_HorDer -RESET_CLEARS_ALL_REGS no
/EdgeDetect_IP::EdgeDetect_HorDer/RESET_CLEARS_ALL_REGS no
go architect
# Info: Starting transformation 'loops' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
Loop '/EdgeDetect_IP::EdgeDetect_HorDer/run/HCOL' is left rolled. (LOOP-4)
Loop '/EdgeDetect_IP::EdgeDetect_HorDer/run/HROW' is left rolled. (LOOP-4)
Loop '/EdgeDetect_IP::EdgeDetect_HorDer/run/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.07 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 30, Real ops = 10, Vars = 17 (SOL-21)
# Info: Starting transformation 'memories' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Info: Completed transformation 'memories' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.12 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 26, Real ops = 10, Vars = 17 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.02 seconds, memory usage 1416636kB, peak memory usage 1416636kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 26, Real ops = 10, Vars = 17 (SOL-21)
# Info: Starting transformation 'architect' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
Design 'EdgeDetect_IP::EdgeDetect_HorDer' contains '16' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.22 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 82, Real ops = 16, Vars = 24 (SOL-21)

# Messages from "go allocate"

go extract
# Info: Starting transformation 'allocate' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/EdgeDetect_IP::EdgeDetect_HorDer/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_HorDer/run/HCOL' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_HorDer/run/HROW' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_HorDer/run/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/EdgeDetect_IP::EdgeDetect_HorDer/run/run:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_HorDer/run' (total length 6 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_HorDer/run': Latency = 3, Area (Datapath, Register, Total) = 662.68, 357.24, 1019.91 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
Input operation 'HCOL:if#2:asn#1' moved from c-step 1 to c-step 2 to save registers (SCHD-49)
# Info: Final schedule of SEQUENTIAL '/EdgeDetect_IP::EdgeDetect_HorDer/run': Latency = 2, Area (Datapath, Register, Total) = 322.82, 321.06, 643.88 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.18 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 82, Real ops = 16, Vars = 24 (SOL-21)

# Messages from "go schedule"

# Info: Starting transformation 'schedule' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/EdgeDetect_IP::EdgeDetect_HorDer/run' (CRAAS-1)
Global signal 'dat_in:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_HorDer' for component 'dat_in:rsci' (LIB-3)
Global signal 'dat_in:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_HorDer' for component 'dat_in:rsci' (LIB-3)
Global signal 'dat_in:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_HorDer' for component 'dat_in:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'dat_in:rsc' (SCHD-46)
Global signal 'dx:rsc.rdy' added to design 'EdgeDetect_IP::EdgeDetect_HorDer' for component 'dx:rsci' (LIB-3)
Global signal 'dx:rsc.vld' added to design 'EdgeDetect_IP::EdgeDetect_HorDer' for component 'dx:rsci' (LIB-3)
Global signal 'dx:rsc.dat' added to design 'EdgeDetect_IP::EdgeDetect_HorDer' for component 'dx:rsci' (LIB-3)
# Info: Loop '/EdgeDetect_IP::EdgeDetect_HorDer/run/HCOL' is pipelined with initiation interval 1 and no flushing (SCHD-43)
Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 2.03 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 161, Real ops = 29, Vars = 103 (SOL-21)

# Messages from "go dpfsm"

# Info: Starting transformation 'dpfsm' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.33 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 276, Real ops = 106, Vars = 108 (SOL-21)

# Messages from "go extract"

# Info: Starting transformation 'instance' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 0.46 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 253, Real ops = 88, Vars = 246 (SOL-21)
# Info: Starting transformation 'extract' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1' (SOL-8)
Report written to file 'rtl.rpt'
Generating scverify_top.cpp ()
Netlist written to file 'rtl.v' (NET-4)
generate concat
order file name is: rtl.v_order.txt
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_coupled_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: ./rtl.v
Finished writing concatenated file: /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_HorDer.v1/concat_rtl.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_in_wait_coupled_v1.v
Add dependent file: /usr/cadtool/mentor/Catapult/2023.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_HorDer.v1/concat_sim_rtl.v
Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h, using $PROJECT_HOME/../hls_c/inc/EdgeDetect.h for header dependencies.
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'EdgeDetect_IP::EdgeDetect_HorDer.v1': elapsed time 2.29 seconds, memory usage 1416636kB, peak memory usage 1514944kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 254, Real ops = 90, Vars = 104 (SOL-21)
