## 1. Assertions

| Section | Code hosted on Git          | Code hosted on Playground          |  
|---|---|---|  
| [1.1 Named_operators](#11-named_operators) | [GitHub](https://github.com/DeCodeWithAbhay/SystemVerilog/tree/main/Assertions/Named_Operators)| [Playground](https://www.edaplayground.com/x/NQJz)|    
|[1.2 Multithread]               | [GitHub](https://github.com/DeCodeWithAbhay/SystemVerilog/tree/main/Assertions/Multithread)|  [Playground](https://www.edaplayground.com/x/Rbnv)                    |
|[1.3 Until](https://github.com/DeCodeWithAbhay/SystemVerilog/tree/main/Assertions/Until) | [Playground](https://www.edaplayground.com/x/uZDM)|
|[1.4 Throughout](https://github.com/DeCodeWithAbhay/SystemVerilog/tree/main/Assertions/Throughout)|[Playground](https://www.edaplayground.com/x/j6yW)|

## 2. Constraints
  
| GitHub          | Playground          |
|---|---|

## 3. Coverage

| GitHub          | Playground          |  
|---|---|  

## 4.  Extras

| GitHub          | Playground          |  
|---|---|  
|[Compare Vector](https://github.com/DeCodeWithAbhay/SystemVerilog/tree/main/Extras/Compare-Vector)| [Compare bit with non zero vector](https://www.edaplayground.com/x/PCAJ)|
|||



### 1.1 Named_operators





