// Generated by CIRCT firtool-1.135.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ReplacerState(
  input        clock,
  input        reset,
  input  [4:0] io_predictReadSetIdx,
  output [6:0] io_predictReadState,
  input        io_predictWriteValid,
  input  [4:0] io_predictWriteSetIdx,
  input  [6:0] io_predictWriteState,
  input  [4:0] io_trainReadSetIdx,
  output [6:0] io_trainReadState,
  input        io_trainWriteValid,
  input  [4:0] io_trainWriteSetIdx,
  input  [6:0] io_trainWriteState,
  input  [4:0] io_readSetIdx,
  output [6:0] io_readState
);

  reg  [6:0]       states_0;
  reg  [6:0]       states_1;
  reg  [6:0]       states_2;
  reg  [6:0]       states_3;
  reg  [6:0]       states_4;
  reg  [6:0]       states_5;
  reg  [6:0]       states_6;
  reg  [6:0]       states_7;
  reg  [6:0]       states_8;
  reg  [6:0]       states_9;
  reg  [6:0]       states_10;
  reg  [6:0]       states_11;
  reg  [6:0]       states_12;
  reg  [6:0]       states_13;
  reg  [6:0]       states_14;
  reg  [6:0]       states_15;
  reg  [6:0]       states_16;
  reg  [6:0]       states_17;
  reg  [6:0]       states_18;
  reg  [6:0]       states_19;
  reg  [6:0]       states_20;
  reg  [6:0]       states_21;
  reg  [6:0]       states_22;
  reg  [6:0]       states_23;
  reg  [6:0]       states_24;
  reg  [6:0]       states_25;
  reg  [6:0]       states_26;
  reg  [6:0]       states_27;
  reg  [6:0]       states_28;
  reg  [6:0]       states_29;
  reg  [6:0]       states_30;
  reg  [6:0]       states_31;
  wire [31:0][6:0] _GEN =
    {{states_31},
     {states_30},
     {states_29},
     {states_28},
     {states_27},
     {states_26},
     {states_25},
     {states_24},
     {states_23},
     {states_22},
     {states_21},
     {states_20},
     {states_19},
     {states_18},
     {states_17},
     {states_16},
     {states_15},
     {states_14},
     {states_13},
     {states_12},
     {states_11},
     {states_10},
     {states_9},
     {states_8},
     {states_7},
     {states_6},
     {states_5},
     {states_4},
     {states_3},
     {states_2},
     {states_1},
     {states_0}};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      states_0 <= 7'h0;
      states_1 <= 7'h0;
      states_2 <= 7'h0;
      states_3 <= 7'h0;
      states_4 <= 7'h0;
      states_5 <= 7'h0;
      states_6 <= 7'h0;
      states_7 <= 7'h0;
      states_8 <= 7'h0;
      states_9 <= 7'h0;
      states_10 <= 7'h0;
      states_11 <= 7'h0;
      states_12 <= 7'h0;
      states_13 <= 7'h0;
      states_14 <= 7'h0;
      states_15 <= 7'h0;
      states_16 <= 7'h0;
      states_17 <= 7'h0;
      states_18 <= 7'h0;
      states_19 <= 7'h0;
      states_20 <= 7'h0;
      states_21 <= 7'h0;
      states_22 <= 7'h0;
      states_23 <= 7'h0;
      states_24 <= 7'h0;
      states_25 <= 7'h0;
      states_26 <= 7'h0;
      states_27 <= 7'h0;
      states_28 <= 7'h0;
      states_29 <= 7'h0;
      states_30 <= 7'h0;
      states_31 <= 7'h0;
    end
    else if (io_predictWriteValid & io_trainWriteValid
             & io_predictWriteSetIdx == io_trainWriteSetIdx) begin
      if (io_trainWriteSetIdx == 5'h0)
        states_0 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h1)
        states_1 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h2)
        states_2 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h3)
        states_3 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h4)
        states_4 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h5)
        states_5 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h6)
        states_6 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h7)
        states_7 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h8)
        states_8 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h9)
        states_9 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'hA)
        states_10 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'hB)
        states_11 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'hC)
        states_12 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'hD)
        states_13 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'hE)
        states_14 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'hF)
        states_15 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h10)
        states_16 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h11)
        states_17 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h12)
        states_18 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h13)
        states_19 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h14)
        states_20 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h15)
        states_21 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h16)
        states_22 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h17)
        states_23 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h18)
        states_24 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h19)
        states_25 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h1A)
        states_26 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h1B)
        states_27 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h1C)
        states_28 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h1D)
        states_29 <= io_trainWriteState;
      if (io_trainWriteSetIdx == 5'h1E)
        states_30 <= io_trainWriteState;
      if (&io_trainWriteSetIdx)
        states_31 <= io_trainWriteState;
    end
    else begin
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h0)
        states_0 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h0)
        states_0 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h1)
        states_1 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h1)
        states_1 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h2)
        states_2 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h2)
        states_2 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h3)
        states_3 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h3)
        states_3 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h4)
        states_4 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h4)
        states_4 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h5)
        states_5 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h5)
        states_5 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h6)
        states_6 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h6)
        states_6 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h7)
        states_7 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h7)
        states_7 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h8)
        states_8 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h8)
        states_8 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h9)
        states_9 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h9)
        states_9 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'hA)
        states_10 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'hA)
        states_10 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'hB)
        states_11 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'hB)
        states_11 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'hC)
        states_12 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'hC)
        states_12 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'hD)
        states_13 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'hD)
        states_13 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'hE)
        states_14 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'hE)
        states_14 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'hF)
        states_15 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'hF)
        states_15 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h10)
        states_16 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h10)
        states_16 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h11)
        states_17 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h11)
        states_17 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h12)
        states_18 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h12)
        states_18 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h13)
        states_19 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h13)
        states_19 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h14)
        states_20 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h14)
        states_20 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h15)
        states_21 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h15)
        states_21 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h16)
        states_22 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h16)
        states_22 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h17)
        states_23 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h17)
        states_23 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h18)
        states_24 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h18)
        states_24 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h19)
        states_25 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h19)
        states_25 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h1A)
        states_26 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h1A)
        states_26 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h1B)
        states_27 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h1B)
        states_27 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h1C)
        states_28 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h1C)
        states_28 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h1D)
        states_29 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h1D)
        states_29 <= io_predictWriteState;
      if (io_trainWriteValid & io_trainReadSetIdx == 5'h1E)
        states_30 <= io_trainWriteState;
      else if (io_predictWriteValid & io_predictWriteSetIdx == 5'h1E)
        states_30 <= io_predictWriteState;
      if (io_trainWriteValid & (&io_trainReadSetIdx))
        states_31 <= io_trainWriteState;
      else if (io_predictWriteValid & (&io_predictWriteSetIdx))
        states_31 <= io_predictWriteState;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        states_0 = _RANDOM[3'h0][6:0];
        states_1 = _RANDOM[3'h0][13:7];
        states_2 = _RANDOM[3'h0][20:14];
        states_3 = _RANDOM[3'h0][27:21];
        states_4 = {_RANDOM[3'h0][31:28], _RANDOM[3'h1][2:0]};
        states_5 = _RANDOM[3'h1][9:3];
        states_6 = _RANDOM[3'h1][16:10];
        states_7 = _RANDOM[3'h1][23:17];
        states_8 = _RANDOM[3'h1][30:24];
        states_9 = {_RANDOM[3'h1][31], _RANDOM[3'h2][5:0]};
        states_10 = _RANDOM[3'h2][12:6];
        states_11 = _RANDOM[3'h2][19:13];
        states_12 = _RANDOM[3'h2][26:20];
        states_13 = {_RANDOM[3'h2][31:27], _RANDOM[3'h3][1:0]};
        states_14 = _RANDOM[3'h3][8:2];
        states_15 = _RANDOM[3'h3][15:9];
        states_16 = _RANDOM[3'h3][22:16];
        states_17 = _RANDOM[3'h3][29:23];
        states_18 = {_RANDOM[3'h3][31:30], _RANDOM[3'h4][4:0]};
        states_19 = _RANDOM[3'h4][11:5];
        states_20 = _RANDOM[3'h4][18:12];
        states_21 = _RANDOM[3'h4][25:19];
        states_22 = {_RANDOM[3'h4][31:26], _RANDOM[3'h5][0]};
        states_23 = _RANDOM[3'h5][7:1];
        states_24 = _RANDOM[3'h5][14:8];
        states_25 = _RANDOM[3'h5][21:15];
        states_26 = _RANDOM[3'h5][28:22];
        states_27 = {_RANDOM[3'h5][31:29], _RANDOM[3'h6][3:0]};
        states_28 = _RANDOM[3'h6][10:4];
        states_29 = _RANDOM[3'h6][17:11];
        states_30 = _RANDOM[3'h6][24:18];
        states_31 = _RANDOM[3'h6][31:25];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        states_0 = 7'h0;
        states_1 = 7'h0;
        states_2 = 7'h0;
        states_3 = 7'h0;
        states_4 = 7'h0;
        states_5 = 7'h0;
        states_6 = 7'h0;
        states_7 = 7'h0;
        states_8 = 7'h0;
        states_9 = 7'h0;
        states_10 = 7'h0;
        states_11 = 7'h0;
        states_12 = 7'h0;
        states_13 = 7'h0;
        states_14 = 7'h0;
        states_15 = 7'h0;
        states_16 = 7'h0;
        states_17 = 7'h0;
        states_18 = 7'h0;
        states_19 = 7'h0;
        states_20 = 7'h0;
        states_21 = 7'h0;
        states_22 = 7'h0;
        states_23 = 7'h0;
        states_24 = 7'h0;
        states_25 = 7'h0;
        states_26 = 7'h0;
        states_27 = 7'h0;
        states_28 = 7'h0;
        states_29 = 7'h0;
        states_30 = 7'h0;
        states_31 = 7'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_predictReadState = _GEN[io_predictReadSetIdx];
  assign io_trainReadState = _GEN[io_trainReadSetIdx];
  assign io_readState = _GEN[io_readSetIdx];
endmodule

