// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "VGA_Img")
  (DATE "04/20/2023 17:14:37")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE hsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (688:688:688) (683:683:683))
        (IOPATH i o (2479:2479:2479) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1713:1713:1713) (1772:1772:1772))
        (IOPATH i o (2529:2529:2529) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (999:999:999) (973:973:973))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1127:1127:1127) (1072:1072:1072))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (978:978:978) (957:957:957))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1010:1010:1010) (992:992:992))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1342:1342:1342) (1335:1335:1335))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (886:886:886) (851:851:851))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1342:1342:1342) (1341:1341:1341))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_r\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1809:1809:1809) (1741:1741:1741))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2259:2259:2259) (2147:2147:2147))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1528:1528:1528) (1497:1497:1497))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2545:2545:2545) (2406:2406:2406))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1742:1742:1742) (1666:1666:1666))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2030:2030:2030) (1940:1940:1940))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2316:2316:2316) (2179:2179:2179))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2022:2022:2022) (1938:1938:1938))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_g\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1802:1802:1802) (1739:1739:1739))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (865:865:865) (820:820:820))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (854:854:854) (809:809:809))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1647:1647:1647) (1640:1640:1640))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (847:847:847) (793:793:793))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1092:1092:1092) (1031:1031:1031))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1774:1774:1774) (1711:1711:1711))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1687:1687:1687) (1569:1569:1569))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_b\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1282:1282:1282) (1285:1285:1285))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_blk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (883:883:883) (841:841:841))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vga_clk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1224:1224:1224) (1212:1212:1212))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|clk_25M\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1600:1600:1600) (1567:1567:1567))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst_n\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|clk_25M)
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1906:1906:1906))
        (PORT asdata (1878:1878:1878) (1782:1782:1782))
        (PORT clrn (5916:5916:5916) (5650:5650:5650))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u_vga_ctrl\|clk_25M\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1658:1658:1658) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[10\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (388:388:388))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[11\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (324:324:324))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5877:5877:5877) (5627:5627:5627))
        (PORT sclr (928:928:928) (948:948:948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (690:690:690))
        (PORT datab (512:512:512) (525:525:525))
        (PORT datac (645:645:645) (635:635:635))
        (PORT datad (657:657:657) (645:645:645))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (PORT datad (260:260:260) (327:327:327))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|hsync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (509:509:509))
        (PORT datab (522:522:522) (536:536:536))
        (PORT datac (468:468:468) (496:496:496))
        (PORT datad (690:690:690) (682:682:682))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|hsync\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (475:475:475) (493:493:493))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (446:446:446))
        (PORT datab (513:513:513) (526:526:526))
        (PORT datac (418:418:418) (401:401:401))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (256:256:256))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5877:5877:5877) (5627:5627:5627))
        (PORT sclr (928:928:928) (948:948:948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (365:365:365))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5877:5877:5877) (5627:5627:5627))
        (PORT sclr (928:928:928) (948:948:948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (389:389:389))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5877:5877:5877) (5627:5627:5627))
        (PORT sclr (928:928:928) (948:948:948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (402:402:402))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5877:5877:5877) (5627:5627:5627))
        (PORT sclr (928:928:928) (948:948:948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (384:384:384))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5877:5877:5877) (5627:5627:5627))
        (PORT sclr (928:928:928) (948:948:948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (366:366:366))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5877:5877:5877) (5627:5627:5627))
        (PORT sclr (928:928:928) (948:948:948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (385:385:385))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5877:5877:5877) (5627:5627:5627))
        (PORT sclr (928:928:928) (948:948:948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (364:364:364))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5877:5877:5877) (5627:5627:5627))
        (PORT sclr (928:928:928) (948:948:948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[8\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (380:380:380))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5877:5877:5877) (5627:5627:5627))
        (PORT sclr (928:928:928) (948:948:948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5877:5877:5877) (5627:5627:5627))
        (PORT sclr (928:928:928) (948:948:948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_h_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5877:5877:5877) (5627:5627:5627))
        (PORT sclr (928:928:928) (948:948:948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (355:355:355))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (728:728:728))
        (PORT datab (522:522:522) (536:536:536))
        (PORT datac (468:468:468) (496:496:496))
        (PORT datad (439:439:439) (468:468:468))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (511:511:511))
        (PORT datab (517:517:517) (540:540:540))
        (PORT datac (661:661:661) (659:659:659))
        (PORT datad (450:450:450) (475:475:475))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (448:448:448))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (417:417:417) (400:400:400))
        (PORT datad (589:589:589) (539:539:539))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always5\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (513:513:513))
        (PORT datad (472:472:472) (503:503:503))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|hsync\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (585:585:585))
        (PORT datab (406:406:406) (395:395:395))
        (PORT datac (194:194:194) (224:224:224))
        (PORT datad (451:451:451) (477:477:477))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|hsync\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (391:391:391))
        (PORT datab (454:454:454) (426:426:426))
        (PORT datad (596:596:596) (543:543:543))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|hsync)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5888:5888:5888) (5646:5646:5646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (505:505:505))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[8\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1872:1872:1872))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6169:6169:6169) (5933:5933:5933))
        (PORT sclr (1197:1197:1197) (1207:1207:1207))
        (PORT ena (1355:1355:1355) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[10\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1872:1872:1872))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6169:6169:6169) (5933:5933:5933))
        (PORT sclr (1197:1197:1197) (1207:1207:1207))
        (PORT ena (1355:1355:1355) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[11\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1872:1872:1872))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6169:6169:6169) (5933:5933:5933))
        (PORT sclr (1197:1197:1197) (1207:1207:1207))
        (PORT ena (1355:1355:1355) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always7\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (650:650:650) (644:644:644))
        (PORT datad (463:463:463) (489:489:489))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|end_v_addr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (480:480:480))
        (PORT datab (283:283:283) (353:353:353))
        (PORT datac (252:252:252) (323:323:323))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|end_v_addr\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (264:264:264) (342:342:342))
        (PORT datad (268:268:268) (337:337:337))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|end_v_addr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (PORT datab (293:293:293) (366:366:366))
        (PORT datac (363:363:363) (349:349:349))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|end_v_addr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (728:728:728))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (645:645:645) (609:609:609))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1870:1870:1870))
        (PORT asdata (947:947:947) (896:896:896))
        (PORT clrn (6168:6168:6168) (5926:5926:5926))
        (PORT sclr (1239:1239:1239) (1253:1253:1253))
        (PORT ena (1553:1553:1553) (1455:1455:1455))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (371:371:371))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1872:1872:1872))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6169:6169:6169) (5933:5933:5933))
        (PORT sclr (1197:1197:1197) (1207:1207:1207))
        (PORT ena (1355:1355:1355) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (374:374:374))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1872:1872:1872))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6169:6169:6169) (5933:5933:5933))
        (PORT sclr (1197:1197:1197) (1207:1207:1207))
        (PORT ena (1355:1355:1355) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (379:379:379))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1872:1872:1872))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6169:6169:6169) (5933:5933:5933))
        (PORT sclr (1197:1197:1197) (1207:1207:1207))
        (PORT ena (1355:1355:1355) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (493:493:493))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1872:1872:1872))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6169:6169:6169) (5933:5933:5933))
        (PORT sclr (1197:1197:1197) (1207:1207:1207))
        (PORT ena (1355:1355:1355) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (490:490:490))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1872:1872:1872))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6169:6169:6169) (5933:5933:5933))
        (PORT sclr (1197:1197:1197) (1207:1207:1207))
        (PORT ena (1355:1355:1355) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (482:482:482))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1872:1872:1872))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6169:6169:6169) (5933:5933:5933))
        (PORT sclr (1197:1197:1197) (1207:1207:1207))
        (PORT ena (1355:1355:1355) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (498:498:498))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1872:1872:1872))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6169:6169:6169) (5933:5933:5933))
        (PORT sclr (1197:1197:1197) (1207:1207:1207))
        (PORT ena (1355:1355:1355) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|cnt_v_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1872:1872:1872))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6169:6169:6169) (5933:5933:5933))
        (PORT sclr (1197:1197:1197) (1207:1207:1207))
        (PORT ena (1355:1355:1355) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (678:678:678))
        (PORT datab (494:494:494) (505:505:505))
        (PORT datac (421:421:421) (451:451:451))
        (PORT datad (365:365:365) (350:350:350))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vsync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (505:505:505))
        (PORT datab (508:508:508) (526:526:526))
        (PORT datac (649:649:649) (642:642:642))
        (PORT datad (455:455:455) (478:478:478))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vsync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (432:432:432))
        (PORT datab (297:297:297) (372:372:372))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vsync)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1870:1870:1870))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6168:6168:6168) (5926:5926:5926))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (371:371:371))
        (PORT datab (290:290:290) (363:363:363))
        (PORT datac (440:440:440) (461:461:461))
        (PORT datad (290:290:290) (362:362:362))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (393:393:393))
        (PORT datab (707:707:707) (704:704:704))
        (PORT datac (370:370:370) (362:362:362))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (402:402:402))
        (PORT datab (312:312:312) (385:385:385))
        (PORT datac (277:277:277) (353:353:353))
        (PORT datad (281:281:281) (348:348:348))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (695:695:695))
        (PORT datab (519:519:519) (541:541:541))
        (PORT datac (373:373:373) (352:352:352))
        (PORT datad (375:375:375) (362:362:362))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (679:679:679))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (PORT datab (300:300:300) (376:376:376))
        (PORT datac (428:428:428) (463:463:463))
        (PORT datad (270:270:270) (340:340:340))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always7\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (677:677:677))
        (PORT datab (500:500:500) (513:513:513))
        (PORT datac (392:392:392) (371:371:371))
        (PORT datad (406:406:406) (433:433:433))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (499:499:499))
        (PORT datab (289:289:289) (362:362:362))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always7\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (694:694:694))
        (PORT datab (502:502:502) (518:518:518))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (533:533:533))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (522:522:522))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (511:511:511))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (488:488:488))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (510:510:510))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (507:507:507))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (511:511:511))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|h_addr\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (755:755:755))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|h_addr\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (775:775:775) (776:776:776))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|h_addr\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (844:844:844))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|h_addr\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (694:694:694))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|h_addr\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (876:876:876) (818:818:818))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|h_addr\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (633:633:633))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|h_addr\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (915:915:915) (845:845:845))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|h_addr\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (649:649:649))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|h_addr\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (699:699:699))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|h_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6133:6133:6133) (5901:5901:5901))
        (PORT sclr (1253:1253:1253) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|h_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6133:6133:6133) (5901:5901:5901))
        (PORT sclr (1253:1253:1253) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|h_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6133:6133:6133) (5901:5901:5901))
        (PORT sclr (1253:1253:1253) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (536:536:536))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (525:525:525))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|h_addr\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (643:643:643))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|h_addr\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (907:907:907) (835:835:835))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|h_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6133:6133:6133) (5901:5901:5901))
        (PORT sclr (1253:1253:1253) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|h_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6133:6133:6133) (5901:5901:5901))
        (PORT sclr (1253:1253:1253) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|h_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6133:6133:6133) (5901:5901:5901))
        (PORT sclr (1253:1253:1253) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|h_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6133:6133:6133) (5901:5901:5901))
        (PORT sclr (1253:1253:1253) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (PORT datad (273:273:273) (335:335:335))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|h_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6133:6133:6133) (5901:5901:5901))
        (PORT sclr (1253:1253:1253) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|h_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6133:6133:6133) (5901:5901:5901))
        (PORT sclr (1253:1253:1253) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|h_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6133:6133:6133) (5901:5901:5901))
        (PORT sclr (1253:1253:1253) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|h_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6133:6133:6133) (5901:5901:5901))
        (PORT sclr (1253:1253:1253) (1268:1268:1268))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datac (405:405:405) (429:429:429))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (362:362:362))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Equal6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (739:739:739))
        (PORT datab (534:534:534) (561:561:561))
        (PORT datac (473:473:473) (514:514:514))
        (PORT datad (411:411:411) (396:396:396))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (560:560:560))
        (PORT datac (473:473:473) (515:515:515))
        (PORT datad (481:481:481) (514:514:514))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (560:560:560))
        (PORT datac (474:474:474) (515:515:515))
        (PORT datad (481:481:481) (514:514:514))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (683:683:683))
        (PORT datab (504:504:504) (520:520:520))
        (PORT datac (647:647:647) (635:635:635))
        (PORT datad (389:389:389) (371:371:371))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|WideNor0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (547:547:547))
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (216:216:216) (247:247:247))
        (PORT datad (216:216:216) (237:237:237))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (400:400:400) (383:383:383))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Equal2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (376:376:376))
        (PORT datab (293:293:293) (367:367:367))
        (PORT datac (214:214:214) (244:244:244))
        (PORT datad (418:418:418) (435:435:435))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Equal7\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (516:516:516))
        (PORT datad (482:482:482) (515:515:515))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (544:544:544))
        (PORT datab (511:511:511) (545:545:545))
        (PORT datac (649:649:649) (638:638:638))
        (PORT datad (486:486:486) (522:522:522))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Equal7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (678:678:678))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (385:385:385) (367:367:367))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|WideNor0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (377:377:377))
        (PORT datab (293:293:293) (368:368:368))
        (PORT datac (214:214:214) (244:244:244))
        (PORT datad (418:418:418) (436:436:436))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (561:561:561))
        (PORT datac (472:472:472) (513:513:513))
        (PORT datad (483:483:483) (516:516:516))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (547:547:547))
        (PORT datab (534:534:534) (561:561:561))
        (PORT datac (471:471:471) (512:512:512))
        (PORT datad (484:484:484) (517:517:517))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|WideNor0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (748:748:748) (721:721:721))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (218:218:218) (240:240:240))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|WideNor0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (290:290:290))
        (PORT datab (260:260:260) (287:287:287))
        (PORT datac (391:391:391) (372:372:372))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Selector7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (665:665:665))
        (PORT datab (694:694:694) (673:673:673))
        (PORT datad (384:384:384) (374:374:374))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_gen\|data_dis\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1906:1906:1906))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5916:5916:5916) (5650:5650:5650))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_r\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (720:720:720))
        (PORT datab (720:720:720) (665:665:665))
        (PORT datac (680:680:680) (654:654:654))
        (PORT datad (666:666:666) (669:669:669))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_r\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (411:411:411) (412:412:412))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5888:5888:5888) (5646:5646:5646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_r\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (409:409:409) (411:411:411))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5888:5888:5888) (5646:5646:5646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_r\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (412:412:412) (414:414:414))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5888:5888:5888) (5646:5646:5646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_r\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (416:416:416) (419:419:419))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_r\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5888:5888:5888) (5646:5646:5646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_r\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (413:413:413) (415:415:415))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_r\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5888:5888:5888) (5646:5646:5646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_r\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (414:414:414) (416:416:416))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_r\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5888:5888:5888) (5646:5646:5646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (289:289:289))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (399:399:399) (383:383:383))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (420:420:420))
        (PORT datab (241:241:241) (268:268:268))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_gen\|data_dis\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6231:6231:6231) (5993:5993:5993))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_r\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (721:721:721))
        (PORT datab (721:721:721) (666:666:666))
        (PORT datac (763:763:763) (777:777:777))
        (PORT datad (917:917:917) (859:859:859))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_r\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1887:1887:1887))
        (PORT asdata (566:566:566) (595:595:595))
        (PORT clrn (5888:5888:5888) (5646:5646:5646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_r\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1887:1887:1887))
        (PORT asdata (566:566:566) (594:594:594))
        (PORT clrn (5888:5888:5888) (5646:5646:5646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (656:656:656))
        (PORT datab (736:736:736) (749:749:749))
        (PORT datac (417:417:417) (398:398:398))
        (PORT datad (386:386:386) (371:371:371))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Selector13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (393:393:393))
        (PORT datab (466:466:466) (449:449:449))
        (PORT datad (664:664:664) (607:607:607))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_gen\|data_dis\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6184:6184:6184) (5948:5948:5948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_g\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (472:472:472))
        (PORT datab (987:987:987) (954:954:954))
        (PORT datac (879:879:879) (821:821:821))
        (PORT datad (931:931:931) (887:887:887))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_g\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (470:470:470))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1885:1885:1885))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6184:6184:6184) (5948:5948:5948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (468:468:468))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1885:1885:1885))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6184:6184:6184) (5948:5948:5948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (467:467:467))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1885:1885:1885))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6184:6184:6184) (5948:5948:5948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1885:1885:1885))
        (PORT asdata (793:793:793) (790:790:790))
        (PORT clrn (6184:6184:6184) (5948:5948:5948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (458:458:458))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1885:1885:1885))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6184:6184:6184) (5948:5948:5948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_g\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (463:463:463))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1885:1885:1885))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6184:6184:6184) (5948:5948:5948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Selector9\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (638:638:638) (589:589:589))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|WideNor0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (445:445:445))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (213:213:213) (243:243:243))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|WideNor0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (649:649:649))
        (PORT datab (639:639:639) (590:590:590))
        (PORT datac (435:435:435) (419:419:419))
        (PORT datad (401:401:401) (386:386:386))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Selector9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (460:460:460) (437:437:437))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_gen\|data_dis\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6184:6184:6184) (5948:5948:5948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_g\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1145:1145:1145))
        (PORT datab (436:436:436) (469:469:469))
        (PORT datac (876:876:876) (817:817:817))
        (PORT datad (927:927:927) (883:883:883))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1885:1885:1885))
        (PORT asdata (737:737:737) (730:730:730))
        (PORT clrn (6184:6184:6184) (5948:5948:5948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1885:1885:1885))
        (PORT asdata (735:735:735) (728:728:728))
        (PORT clrn (6184:6184:6184) (5948:5948:5948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (657:657:657))
        (PORT datab (470:470:470) (453:453:453))
        (PORT datad (399:399:399) (384:384:384))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_gen\|data_dis\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6184:6184:6184) (5948:5948:5948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_b\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (884:884:884))
        (PORT datab (985:985:985) (954:954:954))
        (PORT datac (662:662:662) (662:662:662))
        (PORT datad (993:993:993) (943:943:943))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (391:391:391) (390:390:390))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5974:5974:5974) (5708:5708:5708))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (389:389:389) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5974:5974:5974) (5708:5708:5708))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (392:392:392) (391:391:391))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5974:5974:5974) (5708:5708:5708))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_b\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (392:392:392) (391:391:391))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5974:5974:5974) (5708:5708:5708))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_b\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (388:388:388) (388:388:388))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5974:5974:5974) (5708:5708:5708))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_b\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (389:389:389) (388:388:388))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1884:1884:1884))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5974:5974:5974) (5708:5708:5708))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_data_gen\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (646:646:646))
        (PORT datab (445:445:445) (421:421:421))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_data_gen\|data_dis\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6184:6184:6184) (5948:5948:5948))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_b\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (736:736:736))
        (PORT datab (726:726:726) (673:673:673))
        (PORT datac (686:686:686) (660:660:660))
        (PORT datad (711:711:711) (680:680:680))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_b\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (339:339:339))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_b\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5888:5888:5888) (5646:5646:5646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|vga_b\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (342:342:342))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_b\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1887:1887:1887))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5888:5888:5888) (5646:5646:5646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_vga_ctrl\|always7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (681:681:681))
        (PORT datab (512:512:512) (531:531:531))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (905:905:905) (844:844:844))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_vga_ctrl\|vga_blk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1870:1870:1870))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (6168:6168:6168) (5926:5926:5926))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
)
