INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccit/ALU_basys3_clean/ALU_basys3_clean.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccit/ALU_basys3_clean/ALU_basys3_clean.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccit/ALU_basys3_clean/ALU_basys3_clean.srcs/sources_1/new/top_ALU_basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ALU_basys3
