{
  "name": "core_arch::x86::avx512ifma::_mm512_maskz_madd52lo_epu64",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512ifma::vpmadd52luq_512": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "core_arch::x86::avx512f::_mm512_setzero_si512": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns vector of type `__m512i` with all elements set to zero.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_setzero_si512&expand=5024)\n",
      "adt": {
        "core_arch::x86::__m512i": "Constructor"
      }
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ]
  },
  "path": 11105,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512ifma.rs:97:1: 99:2",
  "src": "pub fn _mm512_maskz_madd52lo_epu64(k: __mmask8, a: __m512i, b: __m512i, c: __m512i) -> __m512i {\n    unsafe { simd_select_bitmask(k, vpmadd52luq_512(a, b, c), _mm512_setzero_si512()) }\n}",
  "mir": "fn core_arch::x86::avx512ifma::_mm512_maskz_madd52lo_epu64(_1: u8, _2: core_arch::x86::__m512i, _3: core_arch::x86::__m512i, _4: core_arch::x86::__m512i) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let mut _5: core_arch::x86::__m512i;\n    let mut _6: core_arch::x86::__m512i;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    debug c => _4;\n    bb0: {\n        StorageLive(_5);\n        _5 = core_arch::x86::avx512ifma::vpmadd52luq_512(_2, _3, _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = core_arch::x86::avx512f::_mm512_setzero_si512() -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _0 = intrinsics::simd::simd_select_bitmask::<u8, core_arch::x86::__m512i>(_1, move _5, move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Multiply packed unsigned 52-bit integers in each 64-bit element of\n `b` and `c` to form a 104-bit intermediate result. Add the low 52-bit\n unsigned integer from the intermediate result with the\n corresponding unsigned 64-bit integer in `a`, and store the\n results in `dst` using writemask `k` (elements are zeroed\n out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#avx512techs=AVX512IFMA52&text=_mm512_maskz_madd52lo_epu64)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}