`timescale 1 ps / 1 ps
module module_0 (
    input [id_1 : id_1] id_2,
    input logic id_3,
    input [1  &  id_2 : id_3] id_4
);
  id_5 id_6 (
      .id_2(id_4),
      .id_3(id_1),
      .id_4(id_3),
      .id_3(id_1),
      .id_2(id_4),
      .id_4(id_3)
  );
  id_7 id_8 (
      .id_2(id_1),
      .id_4(id_3),
      .id_3(id_4)
  );
endmodule
