ndw	,	V_24
radeon_ring_lock	,	F_18
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_32
ring	,	V_4
uint64_t	,	T_2
radeon_device	,	V_1
DIV_ROUND_UP	,	F_17
DMA_PACKET_COPY	,	V_19
radeon_ring_test_lockup	,	F_4
upper_32_bits	,	F_8
lower_32_bits	,	F_7
vm_id	,	V_28
u32	,	T_1
radeon_ring	,	V_3
si_dma_vm_set_pages	,	F_11
ib	,	V_12
pd_addr	,	V_29
radeon_ring_unlock_undo	,	F_25
DMA_PACKET_WRITE	,	V_25
radeon_ring_lockup_update	,	F_3
num_gpu_pages	,	V_39
DMA_PACKET	,	F_6
si_dma_vm_write_pages	,	F_9
count	,	V_15
radeon_ring_write	,	F_14
radeon_fence	,	V_36
sync	,	V_44
si_dma_vm_copy_pages	,	F_5
DRM_ERROR	,	F_19
radeon_ring_unlock_commit	,	F_26
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_33
radeon_sync_create	,	F_16
reservation_object	,	V_40
idx	,	V_7
radeon_sync	,	V_43
ring_index	,	V_45
si_dma_is_lockup	,	F_1
flags	,	V_22
si_dma_vm_flush	,	F_13
radeon_vm_map_gart	,	F_10
reset_mask	,	V_5
num_loops	,	V_52
radeon_sync_free	,	F_20
dst_offset	,	V_38
si_gpu_check_soft_reset	,	F_2
DMA_PACKET_SRBM_WRITE	,	V_30
RADEON_GPU_PAGE_SHIFT	,	V_54
"radeon: moving bo (%d).\n"	,	L_1
rdev	,	V_2
size_in_bytes	,	V_49
radeon_sync_rings	,	F_23
copy	,	V_47
addr	,	V_20
value	,	V_23
mask	,	V_6
asic	,	V_46
resv	,	V_41
src	,	V_14
incr	,	V_21
radeon_fence_emit	,	F_24
cur_size_in_bytes	,	V_50
DMA_PTE_PDE_PACKET	,	F_12
R600_RING_TYPE_DMA_INDEX	,	V_8
uint32_t	,	T_3
i	,	V_51
radeon_ib	,	V_11
R600_PTE_VALID	,	V_27
si_copy_dma	,	F_15
RADEON_RESET_DMA	,	V_9
ptr	,	V_17
R600_PTE_SYSTEM	,	V_26
RADEON_RESET_DMA1	,	V_10
dma_ring_index	,	V_48
r	,	V_53
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_31
VM_INVALIDATE_REQUEST	,	V_34
pe	,	V_13
length_dw	,	V_18
bytes	,	V_16
radeon_sync_resv	,	F_22
src_offset	,	V_37
fence	,	V_42
DMA_PACKET_POLL_REG_MEM	,	V_35
ERR_PTR	,	F_21
