Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  5 09:16:03 2025
| Host         : myDELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_v2_timing_summary_routed.rpt -pb top_v2_timing_summary_routed.pb -rpx top_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : top_v2
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 2 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.655        0.000                      0                  715        0.154        0.000                      0                  715        3.500        0.000                       0                   256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.655        0.000                      0                  481        0.154        0.000                      0                  481        3.500        0.000                       0                   256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.980        0.000                      0                  234        0.948        0.000                      0                  234  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 nrf_controller/rx_payload_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 2.522ns (47.569%)  route 2.780ns (52.431%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.929ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.855     5.929    nrf_controller/CLK
    SLICE_X106Y66        FDCE                                         r  nrf_controller/rx_payload_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDCE (Prop_fdce_C_Q)         0.456     6.385 r  nrf_controller/rx_payload_reg[11]/Q
                         net (fo=2, routed)           1.010     7.394    nrf_controller/rx_payload[11]
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     7.546 r  nrf_controller/led1_latched_i_7/O
                         net (fo=2, routed)           0.457     8.003    nrf_controller/led1_latched_i_7_n_0
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.326     8.329 r  nrf_controller/led1_counter[0]_i_36/O
                         net (fo=1, routed)           0.546     8.875    nrf_controller/led1_counter[0]_i_36_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I0_O)        0.124     8.999 r  nrf_controller/led1_counter[0]_i_21/O
                         net (fo=29, routed)          0.767     9.766    nrf_controller/led1_counter[0]_i_21_n_0
    SLICE_X110Y68        LUT4 (Prop_lut4_I0_O)        0.124     9.890 r  nrf_controller/led1_counter[4]_i_8/O
                         net (fo=1, routed)           0.000     9.890    nrf_controller/led1_counter[4]_i_8_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.440 r  nrf_controller/led1_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    nrf_controller/led1_counter_reg[4]_i_1_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  nrf_controller/led1_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    nrf_controller/led1_counter_reg[8]_i_1_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  nrf_controller/led1_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    nrf_controller/led1_counter_reg[12]_i_1_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  nrf_controller/led1_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.782    nrf_controller/led1_counter_reg[16]_i_1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.896 r  nrf_controller/led1_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.896    nrf_controller/led1_counter_reg[20]_i_1_n_0
    SLICE_X110Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.230 r  nrf_controller/led1_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.230    nrf_controller_n_63
    SLICE_X110Y73        FDCE                                         r  led1_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.671    13.435    clk_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  led1_counter_reg[25]/C
                         clock pessimism              0.423    13.859    
                         clock uncertainty           -0.035    13.823    
    SLICE_X110Y73        FDCE (Setup_fdce_C_D)        0.062    13.885    led1_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 nrf_controller/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/current_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.182ns (23.808%)  route 3.783ns (76.192%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.843     5.917    nrf_controller/CLK
    SLICE_X107Y74        FDCE                                         r  nrf_controller/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDCE (Prop_fdce_C_Q)         0.456     6.373 f  nrf_controller/current_state_reg[1]/Q
                         net (fo=58, routed)          1.715     8.088    nrf_controller/current_state_reg_n_0_[1]
    SLICE_X103Y73        LUT4 (Prop_lut4_I0_O)        0.152     8.240 r  nrf_controller/current_state[5]_i_20/O
                         net (fo=1, routed)           0.307     8.547    nrf_controller/current_state[5]_i_20_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I5_O)        0.326     8.873 r  nrf_controller/current_state[5]_i_13/O
                         net (fo=1, routed)           0.171     9.044    nrf_controller/spi_master_inst/current_state_reg[1]_1
    SLICE_X102Y72        LUT6 (Prop_lut6_I1_O)        0.124     9.168 r  nrf_controller/spi_master_inst/current_state[5]_i_6/O
                         net (fo=1, routed)           0.863    10.031    nrf_controller/spi_master_inst/current_state[5]_i_6_n_0
    SLICE_X104Y75        LUT6 (Prop_lut6_I4_O)        0.124    10.155 r  nrf_controller/spi_master_inst/current_state[5]_i_1/O
                         net (fo=6, routed)           0.726    10.881    nrf_controller/current_state
    SLICE_X103Y71        FDCE                                         r  nrf_controller/current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.597    13.361    nrf_controller/CLK
    SLICE_X103Y71        FDCE                                         r  nrf_controller/current_state_reg[3]/C
                         clock pessimism              0.423    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X103Y71        FDCE (Setup_fdce_C_CE)      -0.205    13.544    nrf_controller/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 nrf_controller/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.182ns (23.519%)  route 3.844ns (76.481%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.843     5.917    nrf_controller/CLK
    SLICE_X107Y74        FDCE                                         r  nrf_controller/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDCE (Prop_fdce_C_Q)         0.456     6.373 f  nrf_controller/current_state_reg[1]/Q
                         net (fo=58, routed)          1.715     8.088    nrf_controller/current_state_reg_n_0_[1]
    SLICE_X103Y73        LUT4 (Prop_lut4_I0_O)        0.152     8.240 r  nrf_controller/current_state[5]_i_20/O
                         net (fo=1, routed)           0.307     8.547    nrf_controller/current_state[5]_i_20_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I5_O)        0.326     8.873 r  nrf_controller/current_state[5]_i_13/O
                         net (fo=1, routed)           0.171     9.044    nrf_controller/spi_master_inst/current_state_reg[1]_1
    SLICE_X102Y72        LUT6 (Prop_lut6_I1_O)        0.124     9.168 r  nrf_controller/spi_master_inst/current_state[5]_i_6/O
                         net (fo=1, routed)           0.863    10.031    nrf_controller/spi_master_inst/current_state[5]_i_6_n_0
    SLICE_X104Y75        LUT6 (Prop_lut6_I4_O)        0.124    10.155 r  nrf_controller/spi_master_inst/current_state[5]_i_1/O
                         net (fo=6, routed)           0.787    10.942    nrf_controller/current_state
    SLICE_X107Y74        FDCE                                         r  nrf_controller/current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.666    13.430    nrf_controller/CLK
    SLICE_X107Y74        FDCE                                         r  nrf_controller/current_state_reg[1]/C
                         clock pessimism              0.486    13.917    
                         clock uncertainty           -0.035    13.881    
    SLICE_X107Y74        FDCE (Setup_fdce_C_CE)      -0.205    13.676    nrf_controller/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 nrf_controller/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/current_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.182ns (23.635%)  route 3.819ns (76.365%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 13.432 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.843     5.917    nrf_controller/CLK
    SLICE_X107Y74        FDCE                                         r  nrf_controller/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDCE (Prop_fdce_C_Q)         0.456     6.373 f  nrf_controller/current_state_reg[1]/Q
                         net (fo=58, routed)          1.715     8.088    nrf_controller/current_state_reg_n_0_[1]
    SLICE_X103Y73        LUT4 (Prop_lut4_I0_O)        0.152     8.240 r  nrf_controller/current_state[5]_i_20/O
                         net (fo=1, routed)           0.307     8.547    nrf_controller/current_state[5]_i_20_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I5_O)        0.326     8.873 r  nrf_controller/current_state[5]_i_13/O
                         net (fo=1, routed)           0.171     9.044    nrf_controller/spi_master_inst/current_state_reg[1]_1
    SLICE_X102Y72        LUT6 (Prop_lut6_I1_O)        0.124     9.168 r  nrf_controller/spi_master_inst/current_state[5]_i_6/O
                         net (fo=1, routed)           0.863    10.031    nrf_controller/spi_master_inst/current_state[5]_i_6_n_0
    SLICE_X104Y75        LUT6 (Prop_lut6_I4_O)        0.124    10.155 r  nrf_controller/spi_master_inst/current_state[5]_i_1/O
                         net (fo=6, routed)           0.763    10.918    nrf_controller/current_state
    SLICE_X107Y73        FDCE                                         r  nrf_controller/current_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.668    13.432    nrf_controller/CLK
    SLICE_X107Y73        FDCE                                         r  nrf_controller/current_state_reg[5]/C
                         clock pessimism              0.464    13.897    
                         clock uncertainty           -0.035    13.861    
    SLICE_X107Y73        FDCE (Setup_fdce_C_CE)      -0.205    13.656    nrf_controller/current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 nrf_controller/rx_payload_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.427ns (46.613%)  route 2.780ns (53.387%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.929ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.855     5.929    nrf_controller/CLK
    SLICE_X106Y66        FDCE                                         r  nrf_controller/rx_payload_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDCE (Prop_fdce_C_Q)         0.456     6.385 r  nrf_controller/rx_payload_reg[11]/Q
                         net (fo=2, routed)           1.010     7.394    nrf_controller/rx_payload[11]
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     7.546 r  nrf_controller/led1_latched_i_7/O
                         net (fo=2, routed)           0.457     8.003    nrf_controller/led1_latched_i_7_n_0
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.326     8.329 r  nrf_controller/led1_counter[0]_i_36/O
                         net (fo=1, routed)           0.546     8.875    nrf_controller/led1_counter[0]_i_36_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I0_O)        0.124     8.999 r  nrf_controller/led1_counter[0]_i_21/O
                         net (fo=29, routed)          0.767     9.766    nrf_controller/led1_counter[0]_i_21_n_0
    SLICE_X110Y68        LUT4 (Prop_lut4_I0_O)        0.124     9.890 r  nrf_controller/led1_counter[4]_i_8/O
                         net (fo=1, routed)           0.000     9.890    nrf_controller/led1_counter[4]_i_8_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.440 r  nrf_controller/led1_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    nrf_controller/led1_counter_reg[4]_i_1_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  nrf_controller/led1_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    nrf_controller/led1_counter_reg[8]_i_1_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  nrf_controller/led1_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    nrf_controller/led1_counter_reg[12]_i_1_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  nrf_controller/led1_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.782    nrf_controller/led1_counter_reg[16]_i_1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.896 r  nrf_controller/led1_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.896    nrf_controller/led1_counter_reg[20]_i_1_n_0
    SLICE_X110Y73        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.135 r  nrf_controller/led1_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.135    nrf_controller_n_62
    SLICE_X110Y73        FDCE                                         r  led1_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.671    13.435    clk_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  led1_counter_reg[26]/C
                         clock pessimism              0.423    13.859    
                         clock uncertainty           -0.035    13.823    
    SLICE_X110Y73        FDCE (Setup_fdce_C_D)        0.062    13.885    led1_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 nrf_controller/rx_payload_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 2.411ns (46.448%)  route 2.780ns (53.552%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.929ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.855     5.929    nrf_controller/CLK
    SLICE_X106Y66        FDCE                                         r  nrf_controller/rx_payload_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDCE (Prop_fdce_C_Q)         0.456     6.385 r  nrf_controller/rx_payload_reg[11]/Q
                         net (fo=2, routed)           1.010     7.394    nrf_controller/rx_payload[11]
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     7.546 r  nrf_controller/led1_latched_i_7/O
                         net (fo=2, routed)           0.457     8.003    nrf_controller/led1_latched_i_7_n_0
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.326     8.329 r  nrf_controller/led1_counter[0]_i_36/O
                         net (fo=1, routed)           0.546     8.875    nrf_controller/led1_counter[0]_i_36_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I0_O)        0.124     8.999 r  nrf_controller/led1_counter[0]_i_21/O
                         net (fo=29, routed)          0.767     9.766    nrf_controller/led1_counter[0]_i_21_n_0
    SLICE_X110Y68        LUT4 (Prop_lut4_I0_O)        0.124     9.890 r  nrf_controller/led1_counter[4]_i_8/O
                         net (fo=1, routed)           0.000     9.890    nrf_controller/led1_counter[4]_i_8_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.440 r  nrf_controller/led1_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    nrf_controller/led1_counter_reg[4]_i_1_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  nrf_controller/led1_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    nrf_controller/led1_counter_reg[8]_i_1_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  nrf_controller/led1_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    nrf_controller/led1_counter_reg[12]_i_1_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  nrf_controller/led1_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.782    nrf_controller/led1_counter_reg[16]_i_1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.896 r  nrf_controller/led1_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.896    nrf_controller/led1_counter_reg[20]_i_1_n_0
    SLICE_X110Y73        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.119 r  nrf_controller/led1_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.119    nrf_controller_n_64
    SLICE_X110Y73        FDCE                                         r  led1_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.671    13.435    clk_IBUF_BUFG
    SLICE_X110Y73        FDCE                                         r  led1_counter_reg[24]/C
                         clock pessimism              0.423    13.859    
                         clock uncertainty           -0.035    13.823    
    SLICE_X110Y73        FDCE (Setup_fdce_C_D)        0.062    13.885    led1_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  2.766    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 nrf_controller/rx_payload_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 2.408ns (46.417%)  route 2.780ns (53.583%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.929ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.855     5.929    nrf_controller/CLK
    SLICE_X106Y66        FDCE                                         r  nrf_controller/rx_payload_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDCE (Prop_fdce_C_Q)         0.456     6.385 r  nrf_controller/rx_payload_reg[11]/Q
                         net (fo=2, routed)           1.010     7.394    nrf_controller/rx_payload[11]
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     7.546 r  nrf_controller/led1_latched_i_7/O
                         net (fo=2, routed)           0.457     8.003    nrf_controller/led1_latched_i_7_n_0
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.326     8.329 r  nrf_controller/led1_counter[0]_i_36/O
                         net (fo=1, routed)           0.546     8.875    nrf_controller/led1_counter[0]_i_36_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I0_O)        0.124     8.999 r  nrf_controller/led1_counter[0]_i_21/O
                         net (fo=29, routed)          0.767     9.766    nrf_controller/led1_counter[0]_i_21_n_0
    SLICE_X110Y68        LUT4 (Prop_lut4_I0_O)        0.124     9.890 r  nrf_controller/led1_counter[4]_i_8/O
                         net (fo=1, routed)           0.000     9.890    nrf_controller/led1_counter[4]_i_8_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.440 r  nrf_controller/led1_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    nrf_controller/led1_counter_reg[4]_i_1_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  nrf_controller/led1_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    nrf_controller/led1_counter_reg[8]_i_1_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  nrf_controller/led1_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    nrf_controller/led1_counter_reg[12]_i_1_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  nrf_controller/led1_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.782    nrf_controller/led1_counter_reg[16]_i_1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.116 r  nrf_controller/led1_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.116    nrf_controller_n_60
    SLICE_X110Y72        FDCE                                         r  led1_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.672    13.436    clk_IBUF_BUFG
    SLICE_X110Y72        FDCE                                         r  led1_counter_reg[21]/C
                         clock pessimism              0.423    13.860    
                         clock uncertainty           -0.035    13.824    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)        0.062    13.886    led1_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.886    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 nrf_controller/rx_payload_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 2.387ns (46.200%)  route 2.780ns (53.800%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.929ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.855     5.929    nrf_controller/CLK
    SLICE_X106Y66        FDCE                                         r  nrf_controller/rx_payload_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDCE (Prop_fdce_C_Q)         0.456     6.385 r  nrf_controller/rx_payload_reg[11]/Q
                         net (fo=2, routed)           1.010     7.394    nrf_controller/rx_payload[11]
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     7.546 r  nrf_controller/led1_latched_i_7/O
                         net (fo=2, routed)           0.457     8.003    nrf_controller/led1_latched_i_7_n_0
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.326     8.329 r  nrf_controller/led1_counter[0]_i_36/O
                         net (fo=1, routed)           0.546     8.875    nrf_controller/led1_counter[0]_i_36_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I0_O)        0.124     8.999 r  nrf_controller/led1_counter[0]_i_21/O
                         net (fo=29, routed)          0.767     9.766    nrf_controller/led1_counter[0]_i_21_n_0
    SLICE_X110Y68        LUT4 (Prop_lut4_I0_O)        0.124     9.890 r  nrf_controller/led1_counter[4]_i_8/O
                         net (fo=1, routed)           0.000     9.890    nrf_controller/led1_counter[4]_i_8_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.440 r  nrf_controller/led1_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    nrf_controller/led1_counter_reg[4]_i_1_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  nrf_controller/led1_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    nrf_controller/led1_counter_reg[8]_i_1_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  nrf_controller/led1_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    nrf_controller/led1_counter_reg[12]_i_1_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  nrf_controller/led1_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.782    nrf_controller/led1_counter_reg[16]_i_1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.095 r  nrf_controller/led1_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.095    nrf_controller_n_58
    SLICE_X110Y72        FDCE                                         r  led1_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.672    13.436    clk_IBUF_BUFG
    SLICE_X110Y72        FDCE                                         r  led1_counter_reg[23]/C
                         clock pessimism              0.423    13.860    
                         clock uncertainty           -0.035    13.824    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)        0.062    13.886    led1_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.886    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 nrf_controller/rx_payload_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led1_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 2.313ns (45.418%)  route 2.780ns (54.582%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.929ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.855     5.929    nrf_controller/CLK
    SLICE_X106Y66        FDCE                                         r  nrf_controller/rx_payload_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDCE (Prop_fdce_C_Q)         0.456     6.385 r  nrf_controller/rx_payload_reg[11]/Q
                         net (fo=2, routed)           1.010     7.394    nrf_controller/rx_payload[11]
    SLICE_X106Y67        LUT5 (Prop_lut5_I0_O)        0.152     7.546 r  nrf_controller/led1_latched_i_7/O
                         net (fo=2, routed)           0.457     8.003    nrf_controller/led1_latched_i_7_n_0
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.326     8.329 r  nrf_controller/led1_counter[0]_i_36/O
                         net (fo=1, routed)           0.546     8.875    nrf_controller/led1_counter[0]_i_36_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I0_O)        0.124     8.999 r  nrf_controller/led1_counter[0]_i_21/O
                         net (fo=29, routed)          0.767     9.766    nrf_controller/led1_counter[0]_i_21_n_0
    SLICE_X110Y68        LUT4 (Prop_lut4_I0_O)        0.124     9.890 r  nrf_controller/led1_counter[4]_i_8/O
                         net (fo=1, routed)           0.000     9.890    nrf_controller/led1_counter[4]_i_8_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.440 r  nrf_controller/led1_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.440    nrf_controller/led1_counter_reg[4]_i_1_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.554 r  nrf_controller/led1_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    nrf_controller/led1_counter_reg[8]_i_1_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.668 r  nrf_controller/led1_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.668    nrf_controller/led1_counter_reg[12]_i_1_n_0
    SLICE_X110Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  nrf_controller/led1_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.782    nrf_controller/led1_counter_reg[16]_i_1_n_0
    SLICE_X110Y72        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.021 r  nrf_controller/led1_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.021    nrf_controller_n_59
    SLICE_X110Y72        FDCE                                         r  led1_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.672    13.436    clk_IBUF_BUFG
    SLICE_X110Y72        FDCE                                         r  led1_counter_reg[22]/C
                         clock pessimism              0.423    13.860    
                         clock uncertainty           -0.035    13.824    
    SLICE_X110Y72        FDCE (Setup_fdce_C_D)        0.062    13.886    led1_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.886    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 nrf_controller/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/current_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.182ns (24.266%)  route 3.689ns (75.734%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.843     5.917    nrf_controller/CLK
    SLICE_X107Y74        FDCE                                         r  nrf_controller/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDCE (Prop_fdce_C_Q)         0.456     6.373 f  nrf_controller/current_state_reg[1]/Q
                         net (fo=58, routed)          1.715     8.088    nrf_controller/current_state_reg_n_0_[1]
    SLICE_X103Y73        LUT4 (Prop_lut4_I0_O)        0.152     8.240 r  nrf_controller/current_state[5]_i_20/O
                         net (fo=1, routed)           0.307     8.547    nrf_controller/current_state[5]_i_20_n_0
    SLICE_X102Y72        LUT6 (Prop_lut6_I5_O)        0.326     8.873 r  nrf_controller/current_state[5]_i_13/O
                         net (fo=1, routed)           0.171     9.044    nrf_controller/spi_master_inst/current_state_reg[1]_1
    SLICE_X102Y72        LUT6 (Prop_lut6_I1_O)        0.124     9.168 r  nrf_controller/spi_master_inst/current_state[5]_i_6/O
                         net (fo=1, routed)           0.863    10.031    nrf_controller/spi_master_inst/current_state[5]_i_6_n_0
    SLICE_X104Y75        LUT6 (Prop_lut6_I4_O)        0.124    10.155 r  nrf_controller/spi_master_inst/current_state[5]_i_1/O
                         net (fo=6, routed)           0.633    10.788    nrf_controller/current_state
    SLICE_X106Y74        FDCE                                         r  nrf_controller/current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.666    13.430    nrf_controller/CLK
    SLICE_X106Y74        FDCE                                         r  nrf_controller/current_state_reg[0]/C
                         clock pessimism              0.464    13.895    
                         clock uncertainty           -0.035    13.859    
    SLICE_X106Y74        FDCE (Setup_fdce_C_CE)      -0.205    13.654    nrf_controller/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  2.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/tx_shift_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/tx_shift_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.623     1.709    nrf_controller/spi_master_inst/CLK
    SLICE_X111Y74        FDCE                                         r  nrf_controller/spi_master_inst/tx_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDCE (Prop_fdce_C_Q)         0.141     1.850 r  nrf_controller/spi_master_inst/tx_shift_reg[1]/Q
                         net (fo=1, routed)           0.101     1.951    nrf_controller/spi_master_inst/tx_shift_reg_n_0_[1]
    SLICE_X112Y74        LUT3 (Prop_lut3_I0_O)        0.045     1.996 r  nrf_controller/spi_master_inst/tx_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.996    nrf_controller/spi_master_inst/tx_shift[2]
    SLICE_X112Y74        FDCE                                         r  nrf_controller/spi_master_inst/tx_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.892     2.234    nrf_controller/spi_master_inst/CLK
    SLICE_X112Y74        FDCE                                         r  nrf_controller/spi_master_inst/tx_shift_reg[2]/C
                         clock pessimism             -0.512     1.722    
    SLICE_X112Y74        FDCE (Hold_fdce_C_D)         0.120     1.842    nrf_controller/spi_master_inst/tx_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nrf_controller/spi_data_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/tx_shift_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.623     1.709    nrf_controller/CLK
    SLICE_X110Y74        FDCE                                         r  nrf_controller/spi_data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.141     1.850 r  nrf_controller/spi_data_in_reg[6]/Q
                         net (fo=1, routed)           0.087     1.937    nrf_controller/spi_master_inst/spi_data_in_reg[7][6]
    SLICE_X111Y74        LUT3 (Prop_lut3_I2_O)        0.045     1.982 r  nrf_controller/spi_master_inst/tx_shift[6]_i_2/O
                         net (fo=1, routed)           0.000     1.982    nrf_controller/spi_master_inst/tx_shift[6]
    SLICE_X111Y74        FDCE                                         r  nrf_controller/spi_master_inst/tx_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.892     2.234    nrf_controller/spi_master_inst/CLK
    SLICE_X111Y74        FDCE                                         r  nrf_controller/spi_master_inst/tx_shift_reg[6]/C
                         clock pessimism             -0.512     1.722    
    SLICE_X111Y74        FDCE (Hold_fdce_C_D)         0.092     1.814    nrf_controller/spi_master_inst/tx_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 nrf_controller/spi_data_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/tx_shift_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.223%)  route 0.113ns (37.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.622     1.708    nrf_controller/CLK
    SLICE_X109Y74        FDCE                                         r  nrf_controller/spi_data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDCE (Prop_fdce_C_Q)         0.141     1.849 r  nrf_controller/spi_data_in_reg[1]/Q
                         net (fo=1, routed)           0.113     1.962    nrf_controller/spi_master_inst/spi_data_in_reg[7][1]
    SLICE_X111Y74        LUT3 (Prop_lut3_I2_O)        0.045     2.007 r  nrf_controller/spi_master_inst/tx_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     2.007    nrf_controller/spi_master_inst/tx_shift[1]
    SLICE_X111Y74        FDCE                                         r  nrf_controller/spi_master_inst/tx_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.892     2.234    nrf_controller/spi_master_inst/CLK
    SLICE_X111Y74        FDCE                                         r  nrf_controller/spi_master_inst/tx_shift_reg[1]/C
                         clock pessimism             -0.490     1.744    
    SLICE_X111Y74        FDCE (Hold_fdce_C_D)         0.092     1.836    nrf_controller/spi_master_inst/tx_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.235%)  route 0.123ns (39.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.631     1.717    nrf_controller/spi_master_inst/CLK
    SLICE_X113Y66        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  nrf_controller/spi_master_inst/clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.123     1.981    nrf_controller/spi_master_inst/clk_div_counter_reg_n_0_[0]
    SLICE_X112Y66        LUT6 (Prop_lut6_I3_O)        0.045     2.026 r  nrf_controller/spi_master_inst/clk_div_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.026    nrf_controller/spi_master_inst/clk_div_counter[3]
    SLICE_X112Y66        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.901     2.243    nrf_controller/spi_master_inst/CLK
    SLICE_X112Y66        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[3]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X112Y66        FDCE (Hold_fdce_C_D)         0.121     1.851    nrf_controller/spi_master_inst/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.848%)  route 0.125ns (40.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.631     1.717    nrf_controller/spi_master_inst/CLK
    SLICE_X113Y66        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  nrf_controller/spi_master_inst/clk_div_counter_reg[0]/Q
                         net (fo=7, routed)           0.125     1.983    nrf_controller/spi_master_inst/clk_div_counter_reg_n_0_[0]
    SLICE_X112Y66        LUT5 (Prop_lut5_I3_O)        0.045     2.028 r  nrf_controller/spi_master_inst/clk_div_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.028    nrf_controller/spi_master_inst/clk_div_counter[2]
    SLICE_X112Y66        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.901     2.243    nrf_controller/spi_master_inst/CLK
    SLICE_X112Y66        FDCE                                         r  nrf_controller/spi_master_inst/clk_div_counter_reg[2]/C
                         clock pessimism             -0.513     1.730    
    SLICE_X112Y66        FDCE (Hold_fdce_C_D)         0.120     1.850    nrf_controller/spi_master_inst/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nrf_controller/payload_byte_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/payload_byte_index_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.221%)  route 0.110ns (36.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.626     1.712    nrf_controller/CLK
    SLICE_X106Y70        FDCE                                         r  nrf_controller/payload_byte_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDCE (Prop_fdce_C_Q)         0.141     1.853 r  nrf_controller/payload_byte_index_reg[0]/Q
                         net (fo=57, routed)          0.110     1.963    nrf_controller/payload_byte_index_reg_n_0_[0]
    SLICE_X107Y70        LUT5 (Prop_lut5_I3_O)        0.048     2.011 r  nrf_controller/payload_byte_index[3]_i_2/O
                         net (fo=1, routed)           0.000     2.011    nrf_controller/payload_byte_index[3]_i_2_n_0
    SLICE_X107Y70        FDCE                                         r  nrf_controller/payload_byte_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.894     2.236    nrf_controller/CLK
    SLICE_X107Y70        FDCE                                         r  nrf_controller/payload_byte_index_reg[3]/C
                         clock pessimism             -0.511     1.725    
    SLICE_X107Y70        FDCE (Hold_fdce_C_D)         0.107     1.832    nrf_controller/payload_byte_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/rx_shift_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.628     1.714    nrf_controller/spi_master_inst/CLK
    SLICE_X113Y69        FDCE                                         r  nrf_controller/spi_master_inst/rx_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDCE (Prop_fdce_C_Q)         0.141     1.855 r  nrf_controller/spi_master_inst/rx_shift_reg[4]/Q
                         net (fo=2, routed)           0.124     1.979    nrf_controller/spi_master_inst/p_0_in[5]
    SLICE_X112Y70        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.897     2.239    nrf_controller/spi_master_inst/CLK
    SLICE_X112Y70        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[5]/C
                         clock pessimism             -0.512     1.727    
    SLICE_X112Y70        FDCE (Hold_fdce_C_D)         0.063     1.790    nrf_controller/spi_master_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nrf_controller/payload_byte_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/payload_byte_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.626     1.712    nrf_controller/CLK
    SLICE_X106Y70        FDCE                                         r  nrf_controller/payload_byte_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDCE (Prop_fdce_C_Q)         0.141     1.853 r  nrf_controller/payload_byte_index_reg[0]/Q
                         net (fo=57, routed)          0.110     1.963    nrf_controller/payload_byte_index_reg_n_0_[0]
    SLICE_X107Y70        LUT4 (Prop_lut4_I1_O)        0.045     2.008 r  nrf_controller/payload_byte_index[2]_i_1/O
                         net (fo=1, routed)           0.000     2.008    nrf_controller/payload_byte_index[2]_i_1_n_0
    SLICE_X107Y70        FDCE                                         r  nrf_controller/payload_byte_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.894     2.236    nrf_controller/CLK
    SLICE_X107Y70        FDCE                                         r  nrf_controller/payload_byte_index_reg[2]/C
                         clock pessimism             -0.511     1.725    
    SLICE_X107Y70        FDCE (Hold_fdce_C_D)         0.091     1.816    nrf_controller/payload_byte_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/rx_shift_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.627     1.713    nrf_controller/spi_master_inst/CLK
    SLICE_X113Y70        FDCE                                         r  nrf_controller/spi_master_inst/rx_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.141     1.854 r  nrf_controller/spi_master_inst/rx_shift_reg[5]/Q
                         net (fo=2, routed)           0.128     1.982    nrf_controller/spi_master_inst/p_0_in[6]
    SLICE_X112Y70        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.897     2.239    nrf_controller/spi_master_inst/CLK
    SLICE_X112Y70        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[6]/C
                         clock pessimism             -0.513     1.726    
    SLICE_X112Y70        FDCE (Hold_fdce_C_D)         0.063     1.789    nrf_controller/spi_master_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nrf_controller/spi_master_inst/rx_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_master_inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.627     1.713    nrf_controller/spi_master_inst/CLK
    SLICE_X113Y70        FDCE                                         r  nrf_controller/spi_master_inst/rx_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.141     1.854 r  nrf_controller/spi_master_inst/rx_shift_reg[0]/Q
                         net (fo=2, routed)           0.121     1.975    nrf_controller/spi_master_inst/p_0_in[1]
    SLICE_X112Y70        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.897     2.239    nrf_controller/spi_master_inst/CLK
    SLICE_X112Y70        FDCE                                         r  nrf_controller/spi_master_inst/data_out_reg[1]/C
                         clock pessimism             -0.513     1.726    
    SLICE_X112Y70        FDCE (Hold_fdce_C_D)         0.052     1.778    nrf_controller/spi_master_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y67   led0_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y69   led0_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y69   led0_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y70   led0_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y70   led0_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y70   led0_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y70   led0_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y71   led0_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X104Y71   led0_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y69   led0_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y69   led0_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y70   led0_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y70   led0_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y70   led0_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y70   led0_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y71   led0_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y71   led0_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y71   led0_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y71   led0_counter_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y67   led0_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y69   led0_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y69   led0_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y70   led0_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y70   led0_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y70   led0_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y70   led0_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y71   led0_counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y71   led0_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X104Y71   led0_counter_reg[18]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.948ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.580ns (14.027%)  route 3.555ns (85.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.870     8.455    nrf_controller/spi_master_inst/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=121, routed)         1.685    10.264    nrf_controller/FSM_sequential_state_reg
    SLICE_X103Y71        FDCE                                         f  nrf_controller/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.597    13.361    nrf_controller/CLK
    SLICE_X103Y71        FDCE                                         r  nrf_controller/current_state_reg[3]/C
                         clock pessimism              0.323    13.684    
                         clock uncertainty           -0.035    13.649    
    SLICE_X103Y71        FDCE (Recov_fdce_C_CLR)     -0.405    13.244    nrf_controller/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.580ns (13.871%)  route 3.601ns (86.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 13.359 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.719     8.304    nrf_controller/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     8.428 f  nrf_controller/payload_ready_i_2/O
                         net (fo=108, routed)         1.882    10.310    nrf_controller_n_5
    SLICE_X104Y72        FDCE                                         f  led0_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.595    13.359    clk_IBUF_BUFG
    SLICE_X104Y72        FDCE                                         r  led0_counter_reg[20]/C
                         clock pessimism              0.323    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X104Y72        FDCE (Recov_fdce_C_CLR)     -0.319    13.328    led0_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.328    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.580ns (13.871%)  route 3.601ns (86.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 13.359 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.719     8.304    nrf_controller/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     8.428 f  nrf_controller/payload_ready_i_2/O
                         net (fo=108, routed)         1.882    10.310    nrf_controller_n_5
    SLICE_X104Y72        FDCE                                         f  led0_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.595    13.359    clk_IBUF_BUFG
    SLICE_X104Y72        FDCE                                         r  led0_counter_reg[21]/C
                         clock pessimism              0.323    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X104Y72        FDCE (Recov_fdce_C_CLR)     -0.319    13.328    led0_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.328    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.580ns (13.871%)  route 3.601ns (86.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 13.359 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.719     8.304    nrf_controller/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     8.428 f  nrf_controller/payload_ready_i_2/O
                         net (fo=108, routed)         1.882    10.310    nrf_controller_n_5
    SLICE_X104Y72        FDCE                                         f  led0_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.595    13.359    clk_IBUF_BUFG
    SLICE_X104Y72        FDCE                                         r  led0_counter_reg[22]/C
                         clock pessimism              0.323    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X104Y72        FDCE (Recov_fdce_C_CLR)     -0.319    13.328    led0_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.328    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.580ns (13.871%)  route 3.601ns (86.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 13.359 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.719     8.304    nrf_controller/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     8.428 f  nrf_controller/payload_ready_i_2/O
                         net (fo=108, routed)         1.882    10.310    nrf_controller_n_5
    SLICE_X104Y72        FDCE                                         f  led0_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.595    13.359    clk_IBUF_BUFG
    SLICE_X104Y72        FDCE                                         r  led0_counter_reg[23]/C
                         clock pessimism              0.323    13.682    
                         clock uncertainty           -0.035    13.647    
    SLICE_X104Y72        FDCE (Recov_fdce_C_CLR)     -0.319    13.328    led0_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.328    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/addr_byte_index_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.580ns (14.027%)  route 3.555ns (85.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.870     8.455    nrf_controller/spi_master_inst/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=121, routed)         1.685    10.264    nrf_controller/FSM_sequential_state_reg
    SLICE_X102Y71        FDCE                                         f  nrf_controller/addr_byte_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.597    13.361    nrf_controller/CLK
    SLICE_X102Y71        FDCE                                         r  nrf_controller/addr_byte_index_reg[2]/C
                         clock pessimism              0.323    13.684    
                         clock uncertainty           -0.035    13.649    
    SLICE_X102Y71        FDCE (Recov_fdce_C_CLR)     -0.361    13.288    nrf_controller/addr_byte_index_reg[2]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/addr_byte_index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.580ns (14.027%)  route 3.555ns (85.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.870     8.455    nrf_controller/spi_master_inst/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=121, routed)         1.685    10.264    nrf_controller/FSM_sequential_state_reg
    SLICE_X102Y71        FDCE                                         f  nrf_controller/addr_byte_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.597    13.361    nrf_controller/CLK
    SLICE_X102Y71        FDCE                                         r  nrf_controller/addr_byte_index_reg[1]/C
                         clock pessimism              0.323    13.684    
                         clock uncertainty           -0.035    13.649    
    SLICE_X102Y71        FDCE (Recov_fdce_C_CLR)     -0.319    13.330    nrf_controller/addr_byte_index_reg[1]
  -------------------------------------------------------------------
                         required time                         13.330    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_latched_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.580ns (14.336%)  route 3.466ns (85.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 13.362 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.719     8.304    nrf_controller/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     8.428 f  nrf_controller/payload_ready_i_2/O
                         net (fo=108, routed)         1.747    10.174    nrf_controller_n_5
    SLICE_X105Y70        FDCE                                         f  led0_latched_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.598    13.362    clk_IBUF_BUFG
    SLICE_X105Y70        FDCE                                         r  led0_latched_reg/C
                         clock pessimism              0.323    13.685    
                         clock uncertainty           -0.035    13.650    
    SLICE_X105Y70        FDCE (Recov_fdce_C_CLR)     -0.405    13.245    led0_latched_reg
  -------------------------------------------------------------------
                         required time                         13.245    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/delay_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.580ns (14.509%)  route 3.417ns (85.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 13.356 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.870     8.455    nrf_controller/spi_master_inst/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=121, routed)         1.547    10.126    nrf_controller/FSM_sequential_state_reg
    SLICE_X103Y75        FDCE                                         f  nrf_controller/delay_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.592    13.356    nrf_controller/CLK
    SLICE_X103Y75        FDCE                                         r  nrf_controller/delay_counter_reg[11]/C
                         clock pessimism              0.323    13.679    
                         clock uncertainty           -0.035    13.644    
    SLICE_X103Y75        FDCE (Recov_fdce_C_CLR)     -0.405    13.239    nrf_controller/delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/delay_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.580ns (14.509%)  route 3.417ns (85.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 13.356 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  reset_sync_reg/Q
                         net (fo=4, routed)           1.870     8.455    nrf_controller/spi_master_inst/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.124     8.579 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=121, routed)         1.547    10.126    nrf_controller/FSM_sequential_state_reg
    SLICE_X103Y75        FDCE                                         f  nrf_controller/delay_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.592    13.356    nrf_controller/CLK
    SLICE_X103Y75        FDCE                                         r  nrf_controller/delay_counter_reg[15]/C
                         clock pessimism              0.323    13.679    
                         clock uncertainty           -0.035    13.644    
    SLICE_X103Y75        FDCE (Recov_fdce_C_CLR)     -0.405    13.239    nrf_controller/delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  3.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.186ns (17.610%)  route 0.870ns (82.390%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=4, routed)           0.684     2.628    nrf_controller/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.045     2.673 f  nrf_controller/nrf_ce_i_3/O
                         net (fo=5, routed)           0.186     2.859    nrf_controller_n_3
    SLICE_X112Y78        FDCE                                         f  led_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.896     2.238    clk_IBUF_BUFG
    SLICE_X112Y78        FDCE                                         r  led_state_reg[2]/C
                         clock pessimism             -0.261     1.977    
    SLICE_X112Y78        FDCE (Remov_fdce_C_CLR)     -0.067     1.910    led_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.186ns (17.610%)  route 0.870ns (82.390%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=4, routed)           0.684     2.628    nrf_controller/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.045     2.673 f  nrf_controller/nrf_ce_i_3/O
                         net (fo=5, routed)           0.186     2.859    nrf_controller_n_3
    SLICE_X112Y78        FDCE                                         f  led_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.896     2.238    clk_IBUF_BUFG
    SLICE_X112Y78        FDCE                                         r  led_state_reg[3]/C
                         clock pessimism             -0.261     1.977    
    SLICE_X112Y78        FDCE (Remov_fdce_C_CLR)     -0.067     1.910    led_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.186ns (17.610%)  route 0.870ns (82.390%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=4, routed)           0.684     2.628    nrf_controller/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.045     2.673 f  nrf_controller/nrf_ce_i_3/O
                         net (fo=5, routed)           0.186     2.859    nrf_controller/nrf_csn_reg_0
    SLICE_X112Y78        FDCE                                         f  nrf_controller/rx_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.896     2.238    nrf_controller/CLK
    SLICE_X112Y78        FDCE                                         r  nrf_controller/rx_ready_reg/C
                         clock pessimism             -0.261     1.977    
    SLICE_X112Y78        FDCE (Remov_fdce_C_CLR)     -0.067     1.910    nrf_controller/rx_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/nrf_csn_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.186ns (17.462%)  route 0.879ns (82.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=4, routed)           0.684     2.628    nrf_controller/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.045     2.673 f  nrf_controller/nrf_ce_i_3/O
                         net (fo=5, routed)           0.195     2.868    nrf_controller/nrf_csn_reg_0
    SLICE_X112Y76        FDPE                                         f  nrf_controller/nrf_csn_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.893     2.235    nrf_controller/CLK
    SLICE_X112Y76        FDPE                                         r  nrf_controller/nrf_csn_reg/C
                         clock pessimism             -0.261     1.974    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.071     1.903    nrf_controller/nrf_csn_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.186ns (17.218%)  route 0.894ns (82.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=4, routed)           0.684     2.628    nrf_controller/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.045     2.673 f  nrf_controller/payload_ready_i_2/O
                         net (fo=108, routed)         0.210     2.883    nrf_controller_n_5
    SLICE_X112Y75        FDCE                                         f  led_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.892     2.234    clk_IBUF_BUFG
    SLICE_X112Y75        FDCE                                         r  led_state_reg[1]/C
                         clock pessimism             -0.261     1.973    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.067     1.906    led_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_data_in_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.186ns (15.493%)  route 1.015ns (84.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=4, routed)           0.746     2.690    nrf_controller/spi_master_inst/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.045     2.735 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=121, routed)         0.268     3.003    nrf_controller/FSM_sequential_state_reg
    SLICE_X112Y72        FDCE                                         f  nrf_controller/spi_data_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.895     2.237    nrf_controller/CLK
    SLICE_X112Y72        FDCE                                         r  nrf_controller/spi_data_in_reg[4]/C
                         clock pessimism             -0.261     1.976    
    SLICE_X112Y72        FDCE (Remov_fdce_C_CLR)     -0.067     1.909    nrf_controller/spi_data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/spi_data_in_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.186ns (15.493%)  route 1.015ns (84.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=4, routed)           0.746     2.690    nrf_controller/spi_master_inst/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.045     2.735 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=121, routed)         0.268     3.003    nrf_controller/FSM_sequential_state_reg
    SLICE_X112Y72        FDCE                                         f  nrf_controller/spi_data_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.895     2.237    nrf_controller/CLK
    SLICE_X112Y72        FDCE                                         r  nrf_controller/spi_data_in_reg[7]/C
                         clock pessimism             -0.261     1.976    
    SLICE_X112Y72        FDCE (Remov_fdce_C_CLR)     -0.067     1.909    nrf_controller/spi_data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.186ns (15.520%)  route 1.012ns (84.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=4, routed)           0.746     2.690    nrf_controller/spi_master_inst/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.045     2.735 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=121, routed)         0.266     3.001    nrf_controller/FSM_sequential_state_reg
    SLICE_X108Y77        FDCE                                         f  nrf_controller/rx_poll_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.892     2.234    nrf_controller/CLK
    SLICE_X108Y77        FDCE                                         r  nrf_controller/rx_poll_counter_reg[0]/C
                         clock pessimism             -0.261     1.973    
    SLICE_X108Y77        FDCE (Remov_fdce_C_CLR)     -0.067     1.906    nrf_controller/rx_poll_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.186ns (15.520%)  route 1.012ns (84.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=4, routed)           0.746     2.690    nrf_controller/spi_master_inst/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.045     2.735 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=121, routed)         0.266     3.001    nrf_controller/FSM_sequential_state_reg
    SLICE_X108Y77        FDCE                                         f  nrf_controller/rx_poll_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.892     2.234    nrf_controller/CLK
    SLICE_X108Y77        FDCE                                         r  nrf_controller/rx_poll_counter_reg[18]/C
                         clock pessimism             -0.261     1.973    
    SLICE_X108Y77        FDCE (Remov_fdce_C_CLR)     -0.067     1.906    nrf_controller/rx_poll_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nrf_controller/rx_poll_counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.186ns (15.520%)  route 1.012ns (84.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  reset_sync_reg/Q
                         net (fo=4, routed)           0.746     2.690    nrf_controller/spi_master_inst/reset_sync
    SLICE_X112Y78        LUT1 (Prop_lut1_I0_O)        0.045     2.735 f  nrf_controller/spi_master_inst/clk_div_counter[7]_i_2/O
                         net (fo=121, routed)         0.266     3.001    nrf_controller/FSM_sequential_state_reg
    SLICE_X108Y77        FDCE                                         f  nrf_controller/rx_poll_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.892     2.234    nrf_controller/CLK
    SLICE_X108Y77        FDCE                                         r  nrf_controller/rx_poll_counter_reg[20]/C
                         clock pessimism             -0.261     1.973    
    SLICE_X108Y77        FDCE (Remov_fdce_C_CLR)     -0.067     1.906    nrf_controller/rx_poll_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  1.095    





