

================================================================
== Synthesis Summary Report of 'srcnn'
================================================================
+ General Information: 
    * Date:           Fri Oct 17 19:42:22 2025
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        srcnn_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------+------+------+------------+-----------+-----------+------------+------+----------+---------------+---------+-------------+-------------+-----+
    |           Modules          | Issue|      |  Latency   |  Latency  | Iteration |            | Trip |          |               |         |             |             |     |
    |           & Loops          | Type | Slack|  (cycles)  |    (ns)   |  Latency  |  Interval  | Count| Pipelined|     BRAM      |   DSP   |      FF     |     LUT     | URAM|
    +----------------------------+------+------+------------+-----------+-----------+------------+------+----------+---------------+---------+-------------+-------------+-----+
    |+ srcnn                     |     -|  0.03|  3597595064|  3.598e+10|          -|  3597595065|     -|        no|  11134 (3865%)|  8 (~0%)|  66471 (28%)|  16436 (14%)|    -|
    | + conv1                    |     -|  0.03|  1882819729|  1.883e+10|          -|  1882819729|     -|        no|       70 (24%)|  3 (~0%)|  65117 (27%)|  14101 (12%)|    -|
    |  o outputFeatureTile       |     -|  7.30|  1882819728|  1.883e+10|  235352466|           -|     8|        no|              -|        -|            -|            -|    -|
    |   o outputHeightTile       |     -|  7.30|   235352464|  2.354e+09|   29419058|           -|     8|        no|              -|        -|            -|            -|    -|
    |    o outputWidthTile       |     -|  7.30|    29419056|  2.942e+08|    3677382|           -|     8|        no|              -|        -|            -|            -|    -|
    |     o initializeWithBias   |     -|  7.30|       16920|  1.692e+05|       2115|           -|     8|        no|              -|        -|            -|            -|    -|
    |      o VITIS_LOOP_35_1     |     -|  7.30|        2112|  2.112e+04|         66|           -|    32|        no|              -|        -|            -|            -|    -|
    |       o VITIS_LOOP_36_2    |     -|  7.30|          64|    640.000|          2|           -|    32|        no|              -|        -|            -|            -|    -|
    |     o VITIS_LOOP_50_3      |     -|  7.30|        4880|  4.880e+04|        122|           -|    40|        no|              -|        -|            -|            -|    -|
    |      o VITIS_LOOP_51_4     |     -|  7.30|         120|  1.200e+03|          3|           -|    40|        no|              -|        -|            -|            -|    -|
    |     o loadWeightTile       |     -|  7.30|        3400|  3.400e+04|        425|           -|     8|        no|              -|        -|            -|            -|    -|
    |      o VITIS_LOOP_63_6     |     -|  7.30|         423|  4.230e+03|         47|           -|     9|        no|              -|        -|            -|            -|    -|
    |       o VITIS_LOOP_64_7    |     -|  7.30|          45|    450.000|          5|           -|     9|        no|              -|        -|            -|            -|    -|
    |     o tileCalculation      |     -|  7.30|     3635264|  3.635e+07|     113602|           -|    32|        no|              -|        -|            -|            -|    -|
    |      o debug1              |     -|  7.30|      113600|  1.136e+06|       3550|           -|    32|        no|              -|        -|            -|            -|    -|
    |       o debug2             |     -|  7.30|        3548|  3.548e+04|        887|           -|     4|        no|              -|        -|            -|            -|    -|
    |        o debug3            |     -|  7.30|         441|  4.410e+03|         49|           -|     9|        no|              -|        -|            -|            -|    -|
    |        o debug3            |     -|  7.30|         441|  4.410e+03|         49|           -|     9|        no|              -|        -|            -|            -|    -|
    |     o tileWritewBack       |     -|  7.30|       16912|  1.691e+05|       2114|           -|     8|        no|              -|        -|            -|            -|    -|
    |      o VITIS_LOOP_102_9    |     -|  7.30|        2112|  2.112e+04|         66|           -|    32|        no|              -|        -|            -|            -|    -|
    |       o VITIS_LOOP_103_10  |     -|  7.30|          64|    640.000|          2|           -|    32|        no|              -|        -|            -|            -|    -|
    | + conv2                    |     -|  0.28|  1202718817|  1.203e+10|          -|  1202718817|     -|        no|              -|        -|    311 (~0%)|    436 (~0%)|    -|
    |  o VITIS_LOOP_10_1         |     -|  7.30|  1202718816|  1.203e+10|   37584963|           -|    32|        no|              -|        -|            -|            -|    -|
    |   o VITIS_LOOP_11_2        |     -|  7.30|    37584960|  3.758e+08|     147392|           -|   255|        no|              -|        -|            -|            -|    -|
    |    o VITIS_LOOP_12_3       |     -|  7.30|      147390|  1.474e+06|        578|           -|   255|        no|              -|        -|            -|            -|    -|
    |     o VITIS_LOOP_15_4      |     -|  7.30|         576|  5.760e+03|          9|           -|    64|        no|              -|        -|            -|            -|    -|
    | + conv3                    |     -|  0.28|   493280161|  4.933e+09|          -|   493280161|     -|        no|              -|        -|    366 (~0%)|    605 (~0%)|    -|
    |  o VITIS_LOOP_13_2         |     -|  7.30|   493280160|  4.933e+09|    1934432|           -|   255|        no|              -|        -|            -|            -|    -|
    |   o VITIS_LOOP_14_3        |     -|  7.30|     1934430|  1.934e+07|       7586|           -|   255|        no|              -|        -|            -|            -|    -|
    |    o VITIS_LOOP_18_4       |     -|  7.30|        7584|  7.584e+04|        237|           -|    32|        no|              -|        -|            -|            -|    -|
    |     o VITIS_LOOP_19_5      |     -|  7.30|         235|  2.350e+03|         47|           -|     5|        no|              -|        -|            -|            -|    -|
    |      o VITIS_LOOP_30_6     |     -|  7.30|          45|    450.000|          9|           -|     5|        no|              -|        -|            -|            -|    -|
    | o VITIS_LOOP_18_1          |     -|  7.30|    12517568|  1.252e+08|     195587|           -|    64|        no|              -|        -|            -|            -|    -|
    |  o VITIS_LOOP_19_2         |     -|  7.30|      195585|  1.956e+06|        767|           -|   255|        no|              -|        -|            -|            -|    -|
    |   o VITIS_LOOP_20_3        |     -|  7.30|         765|  7.650e+03|          3|           -|   255|        no|              -|        -|            -|            -|    -|
    | o VITIS_LOOP_28_4          |     -|  7.30|     6258784|  6.259e+07|     195587|           -|    32|        no|              -|        -|            -|            -|    -|
    |  o VITIS_LOOP_29_5         |     -|  7.30|      195585|  1.956e+06|        767|           -|   255|        no|              -|        -|            -|            -|    -|
    |   o VITIS_LOOP_30_6        |     -|  7.30|         765|  7.650e+03|          3|           -|   255|        no|              -|        -|            -|            -|    -|
    +----------------------------+------+------+------------+-----------+-----------+------------+------+----------+---------------+---------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------------+-----------+----------+
| Port                   | Direction | Bitwidth |
+------------------------+-----------+----------+
| conv1_biases_address0  | out       | 6        |
| conv1_biases_q0        | in        | 32       |
| conv1_weights_address0 | out       | 13       |
| conv1_weights_q0       | in        | 32       |
| conv2_biases_address0  | out       | 5        |
| conv2_biases_q0        | in        | 32       |
| conv2_weights_address0 | out       | 11       |
| conv2_weights_q0       | in        | 32       |
| conv3_weights_address0 | out       | 10       |
| conv3_weights_q0       | in        | 32       |
| input_ftmap_address0   | out       | 16       |
| input_ftmap_q0         | in        | 32       |
| output_ftmap_address0  | out       | 16       |
| output_ftmap_d0        | out       | 32       |
+------------------------+-----------+----------+

* Other Ports
+--------------+---------+-----------+----------+
| Port         | Mode    | Direction | Bitwidth |
+--------------+---------+-----------+----------+
| conv3_biases | ap_none | in        | 32       |
+--------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+----------+
| Argument      | Direction | Datatype |
+---------------+-----------+----------+
| input_ftmap   | in        | float*   |
| conv1_weights | in        | float*   |
| conv1_biases  | in        | float*   |
| conv2_weights | in        | float*   |
| conv2_biases  | in        | float*   |
| conv3_weights | in        | float*   |
| conv3_biases  | in        | float*   |
| output_ftmap  | out       | float*   |
+---------------+-----------+----------+

* SW-to-HW Mapping
+---------------+------------------------+---------+----------+
| Argument      | HW Interface           | HW Type | HW Usage |
+---------------+------------------------+---------+----------+
| input_ftmap   | input_ftmap_address0   | port    | offset   |
| input_ftmap   | input_ftmap_ce0        | port    |          |
| input_ftmap   | input_ftmap_q0         | port    |          |
| conv1_weights | conv1_weights_address0 | port    | offset   |
| conv1_weights | conv1_weights_ce0      | port    |          |
| conv1_weights | conv1_weights_q0       | port    |          |
| conv1_biases  | conv1_biases_address0  | port    | offset   |
| conv1_biases  | conv1_biases_ce0       | port    |          |
| conv1_biases  | conv1_biases_q0        | port    |          |
| conv2_weights | conv2_weights_address0 | port    | offset   |
| conv2_weights | conv2_weights_ce0      | port    |          |
| conv2_weights | conv2_weights_q0       | port    |          |
| conv2_biases  | conv2_biases_address0  | port    | offset   |
| conv2_biases  | conv2_biases_ce0       | port    |          |
| conv2_biases  | conv2_biases_q0        | port    |          |
| conv3_weights | conv3_weights_address0 | port    | offset   |
| conv3_weights | conv3_weights_ce0      | port    |          |
| conv3_weights | conv3_weights_q0       | port    |          |
| conv3_biases  | conv3_biases           | port    |          |
| output_ftmap  | output_ftmap_address0  | port    | offset   |
| output_ftmap  | output_ftmap_ce0       | port    |          |
| output_ftmap  | output_ftmap_we0       | port    |          |
| output_ftmap  | output_ftmap_d0        | port    |          |
+---------------+------------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-------------------+------+--------+---------+
| Name                                | DSP | Pragma | Variable          | Op   | Impl   | Latency |
+-------------------------------------+-----+--------+-------------------+------+--------+---------+
| + srcnn                             | 8   |        |                   |      |        |         |
|   sub_ln21_fu_2990_p2               | -   |        | sub_ln21          | sub  | fabric | 0       |
|   add_ln18_fu_3006_p2               | -   |        | add_ln18          | add  | fabric | 0       |
|   add_ln21_fu_3021_p2               | -   |        | add_ln21          | add  | fabric | 0       |
|   sub_ln21_1_fu_3042_p2             | -   |        | sub_ln21_1        | sub  | fabric | 0       |
|   add_ln19_fu_3054_p2               | -   |        | add_ln19          | add  | fabric | 0       |
|   add_ln21_1_fu_3068_p2             | -   |        | add_ln21_1        | add  | fabric | 0       |
|   add_ln20_fu_3084_p2               | -   |        | add_ln20          | add  | fabric | 0       |
|   sub_ln31_fu_3158_p2               | -   |        | sub_ln31          | sub  | fabric | 0       |
|   add_ln28_fu_3174_p2               | -   |        | add_ln28          | add  | fabric | 0       |
|   add_ln31_fu_3189_p2               | -   |        | add_ln31          | add  | fabric | 0       |
|   sub_ln31_1_fu_3210_p2             | -   |        | sub_ln31_1        | sub  | fabric | 0       |
|   add_ln29_fu_3222_p2               | -   |        | add_ln29          | add  | fabric | 0       |
|   add_ln31_1_fu_3236_p2             | -   |        | add_ln31_1        | add  | fabric | 0       |
|   add_ln30_fu_3252_p2               | -   |        | add_ln30          | add  | fabric | 0       |
|  + conv1                            | 3   |        |                   |      |        |         |
|    add_ln28_fu_6718_p2              | -   |        | add_ln28          | add  | fabric | 0       |
|    add_ln30_fu_6778_p2              | -   |        | add_ln30          | add  | fabric | 0       |
|    add_ln31_fu_6812_p2              | -   |        | add_ln31          | add  | fabric | 0       |
|    add_ln34_fu_6886_p2              | -   |        | add_ln34          | add  | fabric | 0       |
|    add_ln35_fu_6947_p2              | -   |        | add_ln35          | add  | fabric | 0       |
|    add_ln37_fu_6957_p2              | -   |        | add_ln37          | add  | fabric | 0       |
|    add_ln36_fu_6979_p2              | -   |        | add_ln36          | add  | fabric | 0       |
|    add_ln50_1_fu_6914_p2            | -   |        | add_ln50_1        | add  | fabric | 0       |
|    add_ln50_2_fu_6985_p2            | -   |        | add_ln50_2        | add  | fabric | 0       |
|    add_ln54_fu_7017_p2              | -   |        | add_ln54          | add  | fabric | 0       |
|    add_ln50_fu_7032_p2              | -   |        | add_ln50          | add  | fabric | 0       |
|    tmp1_fu_7038_p2                  | -   |        | tmp1              | add  | fabric | 0       |
|    empty_fu_7048_p2                 | -   |        | empty             | add  | fabric | 0       |
|    empty_46_fu_7071_p2              | -   |        | empty_46          | add  | fabric | 0       |
|    sub_ln54_fu_7110_p2              | -   |        | sub_ln54          | sub  | fabric | 0       |
|    add_ln51_1_fu_7120_p2            | -   |        | add_ln51_1        | add  | fabric | 0       |
|    add_ln54_1_fu_7140_p2            | -   |        | add_ln54_1        | add  | fabric | 0       |
|    add_ln51_fu_7185_p2              | -   |        | add_ln51          | add  | fabric | 0       |
|    add_ln53_fu_7191_p2              | -   |        | add_ln53          | add  | fabric | 0       |
|    add_ln53_1_fu_7201_p2            | -   |        | add_ln53_1        | add  | fabric | 0       |
|    add_ln53_2_fu_7220_p2            | -   |        | add_ln53_2        | add  | fabric | 0       |
|    add_ln54_2_fu_7259_p2            | -   |        | add_ln54_2        | add  | fabric | 0       |
|    add_ln51_2_fu_7320_p2            | -   |        | add_ln51_2        | add  | fabric | 0       |
|    add_ln50_3_fu_7269_p2            | -   |        | add_ln50_3        | add  | fabric | 0       |
|    add_ln61_fu_7354_p2              | -   |        | add_ln61          | add  | fabric | 0       |
|    empty_48_fu_7363_p2              | -   |        | empty_48          | add  | fabric | 0       |
|    add_ln65_fu_7385_p2              | -   |        | add_ln65          | add  | fabric | 0       |
|    add_ln65_1_fu_9987_p2            | -   |        | add_ln65_1        | add  | fabric | 0       |
|    add_ln65_2_fu_10004_p2           | -   |        | add_ln65_2        | add  | fabric | 0       |
|    add_ln63_fu_10016_p2             | -   |        | add_ln63          | add  | fabric | 0       |
|    add_ln65_3_fu_10026_p2           | -   |        | add_ln65_3        | add  | fabric | 0       |
|    add_ln64_fu_10042_p2             | -   |        | add_ln64          | add  | fabric | 0       |
|    add_ln81_fu_13957_p2             | -   |        | add_ln81          | add  | fabric | 0       |
|    add_ln83_fu_13963_p2             | -   |        | add_ln83          | add  | fabric | 0       |
|    empty_50_fu_13973_p2             | -   |        | empty_50          | add  | fabric | 0       |
|    indvars_iv_next76_fu_14013_p2    | -   |        | indvars_iv_next76 | add  | fabric | 0       |
|    mul_6ns_8ns_13_1_1_U10           | -   |        | mul30             | mul  | auto   | 0       |
|    empty_51_fu_14043_p2             | -   |        | empty_51          | add  | fabric | 0       |
|    mul_6ns_8ns_13_1_1_U11           | -   |        | mul27             | mul  | auto   | 0       |
|    empty_52_fu_14073_p2             | -   |        | empty_52          | add  | fabric | 0       |
|    mul_6ns_8ns_13_1_1_U12           | -   |        | mul24             | mul  | auto   | 0       |
|    empty_53_fu_14103_p2             | -   |        | empty_53          | add  | fabric | 0       |
|    mul_6ns_8ns_13_1_1_U13           | -   |        | mul21             | mul  | auto   | 0       |
|    empty_54_fu_14133_p2             | -   |        | empty_54          | add  | fabric | 0       |
|    mul_6ns_8ns_13_1_1_U14           | -   |        | mul18             | mul  | auto   | 0       |
|    empty_55_fu_14163_p2             | -   |        | empty_55          | add  | fabric | 0       |
|    mul_6ns_8ns_13_1_1_U15           | -   |        | mul15             | mul  | auto   | 0       |
|    empty_56_fu_14193_p2             | -   |        | empty_56          | add  | fabric | 0       |
|    mul_6ns_8ns_13_1_1_U16           | -   |        | mul12             | mul  | auto   | 0       |
|    empty_57_fu_14223_p2             | -   |        | empty_57          | add  | fabric | 0       |
|    mul_6ns_8ns_13_1_1_U17           | -   |        | mul_ln85          | mul  | auto   | 0       |
|    add_ln89_fu_14315_p2             | -   |        | add_ln89          | add  | fabric | 0       |
|    empty_58_fu_14321_p2             | -   |        | empty_58          | add  | fabric | 0       |
|    mul_6ns_8ns_13_1_1_U19           | -   |        | mul_ln90          | mul  | auto   | 0       |
|    add_ln92_fu_15074_p2             | -   |        | add_ln92          | add  | fabric | 0       |
|    add_ln92_1_fu_15080_p2           | -   |        | add_ln92_1        | add  | fabric | 0       |
|    add_ln92_2_fu_15116_p2           | -   |        | add_ln92_2        | add  | fabric | 0       |
|    add_ln92_3_fu_15152_p2           | -   |        | add_ln92_3        | add  | fabric | 0       |
|    add_ln92_4_fu_15187_p2           | -   |        | add_ln92_4        | add  | fabric | 0       |
|    add_ln92_5_fu_15250_p2           | -   |        | add_ln92_5        | add  | fabric | 0       |
|    add_ln92_6_fu_15285_p2           | -   |        | add_ln92_6        | add  | fabric | 0       |
|    add_ln92_7_fu_15480_p2           | -   |        | add_ln92_7        | add  | fabric | 0       |
|    add_ln92_8_fu_15515_p2           | -   |        | add_ln92_8        | add  | fabric | 0       |
|    add_ln92_9_fu_15550_p2           | -   |        | add_ln92_9        | add  | fabric | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U3 | 3   |        | mul_0_1           | fmul | maxdsp | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U3 | 3   |        | mul_0_3           | fmul | maxdsp | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U3 | 3   |        | mul_0_5           | fmul | maxdsp | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U3 | 3   |        | mul_0_7           | fmul | maxdsp | 2       |
|    add_ln89_1_fu_16013_p2           | -   |        | add_ln89_1        | add  | fabric | 0       |
|    empty_61_fu_16019_p2             | -   |        | empty_61          | add  | fabric | 0       |
|    mul_6ns_8ns_13_1_1_U97           | -   |        | mul_ln90_1        | mul  | auto   | 0       |
|    add_ln92_10_fu_16778_p2          | -   |        | add_ln92_10       | add  | fabric | 0       |
|    add_ln92_11_fu_16784_p2          | -   |        | add_ln92_11       | add  | fabric | 0       |
|    add_ln92_12_fu_16820_p2          | -   |        | add_ln92_12       | add  | fabric | 0       |
|    add_ln92_13_fu_16856_p2          | -   |        | add_ln92_13       | add  | fabric | 0       |
|    add_ln92_14_fu_16891_p2          | -   |        | add_ln92_14       | add  | fabric | 0       |
|    add_ln92_15_fu_16926_p2          | -   |        | add_ln92_15       | add  | fabric | 0       |
|    add_ln92_16_fu_16930_p2          | -   |        | add_ln92_16       | add  | fabric | 0       |
|    add_ln92_17_fu_16934_p2          | -   |        | add_ln92_17       | add  | fabric | 0       |
|    add_ln92_18_fu_16938_p2          | -   |        | add_ln92_18       | add  | fabric | 0       |
|    add_ln92_19_fu_16942_p2          | -   |        | add_ln92_19       | add  | fabric | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U3 | 3   |        | mul_1_1           | fmul | maxdsp | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U3 | 3   |        | mul_1_3           | fmul | maxdsp | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U3 | 3   |        | mul_1_5           | fmul | maxdsp | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U3 | 3   |        | mul_1_7           | fmul | maxdsp | 2       |
|    add_ln85_fu_16762_p2             | -   |        | add_ln85          | add  | fabric | 0       |
|    add_ln83_1_fu_14261_p2           | -   |        | add_ln83_1        | add  | fabric | 0       |
|    add_ln101_fu_17698_p2            | -   |        | add_ln101         | add  | fabric | 0       |
|    empty_59_fu_17707_p2             | -   |        | empty_59          | add  | fabric | 0       |
|    sub_ln104_fu_17729_p2            | -   |        | sub_ln104         | sub  | fabric | 0       |
|    add_ln102_fu_17760_p2            | -   |        | add_ln102         | add  | fabric | 0       |
|    empty_60_fu_17766_p2             | -   |        | empty_60          | add  | fabric | 0       |
|    add_ln104_1_fu_17776_p2          | -   |        | add_ln104_1       | add  | fabric | 0       |
|    sub_ln104_1_fu_17797_p2          | -   |        | sub_ln104_1       | sub  | fabric | 0       |
|    add_ln104_2_fu_17807_p2          | -   |        | add_ln104_2       | add  | fabric | 0       |
|    add_ln103_fu_17833_p2            | -   |        | add_ln103         | add  | fabric | 0       |
|    add_ln104_fu_17839_p2            | -   |        | add_ln104         | add  | fabric | 0       |
|    add_ln104_3_fu_17849_p2          | -   |        | add_ln104_3       | add  | fabric | 0       |
|    add_ln25_fu_6792_p2              | -   |        | add_ln25          | add  | fabric | 0       |
|  + conv2                            | 0   |        |                   |      |        |         |
|    sub_ln20_fu_209_p2               | -   |        | sub_ln20          | sub  | fabric | 0       |
|    add_ln10_fu_233_p2               | -   |        | add_ln10          | add  | fabric | 0       |
|    add_ln20_fu_251_p2               | -   |        | add_ln20          | add  | fabric | 0       |
|    sub_ln20_1_fu_272_p2             | -   |        | sub_ln20_1        | sub  | fabric | 0       |
|    add_ln11_fu_284_p2               | -   |        | add_ln11          | add  | fabric | 0       |
|    add_ln20_2_fu_302_p2             | -   |        | add_ln20_2        | add  | fabric | 0       |
|    add_ln12_fu_318_p2               | -   |        | add_ln12          | add  | fabric | 0       |
|    sub_ln17_fu_344_p2               | -   |        | sub_ln17          | sub  | fabric | 0       |
|    add_ln17_fu_354_p2               | -   |        | add_ln17          | add  | fabric | 0       |
|    add_ln17_2_fu_391_p2             | -   |        | add_ln17_2        | add  | fabric | 0       |
|    add_ln15_fu_407_p2               | -   |        | add_ln15          | add  | fabric | 0       |
|  + conv3                            | 0   |        |                   |      |        |         |
|    sub_ln46_fu_239_p2               | -   |        | sub_ln46          | sub  | fabric | 0       |
|    add_ln13_fu_255_p2               | -   |        | add_ln13          | add  | fabric | 0       |
|    add_ln46_fu_265_p2               | -   |        | add_ln46          | add  | fabric | 0       |
|    add_ln14_fu_285_p2               | -   |        | add_ln14          | add  | fabric | 0       |
|    sub_ln41_fu_315_p2               | -   |        | sub_ln41          | sub  | fabric | 0       |
|    add_ln41_fu_337_p2               | -   |        | add_ln41          | add  | fabric | 0       |
|    add_ln18_fu_349_p2               | -   |        | add_ln18          | add  | fabric | 0       |
|    add_ln41_1_fu_364_p2             | -   |        | add_ln41_1        | add  | fabric | 0       |
|    add_ln41_2_fu_385_p2             | -   |        | add_ln41_2        | add  | fabric | 0       |
|    add_ln19_fu_397_p2               | -   |        | add_ln19          | add  | fabric | 0       |
|    add_ln20_fu_403_p2               | -   |        | add_ln20          | add  | fabric | 0       |
|    add_ln20_1_fu_413_p2             | -   |        | add_ln20_1        | add  | fabric | 0       |
|    add_ln41_3_fu_466_p2             | -   |        | add_ln41_3        | add  | fabric | 0       |
|    sub_ln41_1_fu_487_p2             | -   |        | sub_ln41_1        | sub  | fabric | 0       |
|    add_ln41_4_fu_497_p2             | -   |        | add_ln41_4        | add  | fabric | 0       |
|    add_ln30_fu_513_p2               | -   |        | add_ln30          | add  | fabric | 0       |
|    add_ln31_fu_519_p2               | -   |        | add_ln31          | add  | fabric | 0       |
|    add_ln31_1_fu_529_p2             | -   |        | add_ln31_1        | add  | fabric | 0       |
|    add_ln41_5_fu_582_p2             | -   |        | add_ln41_5        | add  | fabric | 0       |
+-------------------------------------+-----+--------+-------------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------------------------+-------+------+--------+----------------------------------------------------------+---------+------+---------+
| Name                                                          | BRAM  | URAM | Pragma | Variable                                                 | Storage | Impl | Latency |
+---------------------------------------------------------------+-------+------+--------+----------------------------------------------------------+---------+------+---------+
| + srcnn                                                       | 11134 | 0    |        |                                                          |         |      |         |
|   feat1_U                                                     | 7374  | -    |        | feat1                                                    | ram_1p  | auto | 1       |
|   feat2_U                                                     | 3690  | -    |        | feat2                                                    | ram_1p  | auto | 1       |
|  + conv1                                                      | 70    | 0    |        |                                                          |         |      |         |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_U | 2     | -    |        | conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | ram_1p  | auto | 1       |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_U | 2     | -    |        | conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | ram_1p  | auto | 1       |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_U | 2     | -    |        | conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | ram_1p  | auto | 1       |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_U | 2     | -    |        | conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | ram_1p  | auto | 1       |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_U | 2     | -    |        | conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | ram_1p  | auto | 1       |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_U | 2     | -    |        | conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | ram_1p  | auto | 1       |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U | 2     | -    |        | conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | ram_1p  | auto | 1       |
|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U   | 2     | -    |        | conv1_float_255_255_float_1_9_9_float_float_255_255_ou   | ram_1p  | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_1_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_1_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_2_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_2_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_3_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_3_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_4_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_4_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_5_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_5_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_6_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_6_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_7_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_7_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_8_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_8_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_0_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_0_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_1_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_1_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_2_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_2_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_3_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_3_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_4_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_4_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_5_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_5_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_6_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_6_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_7_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_7_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_8_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_8_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_0_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_0_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_1_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_1_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_2_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_2_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_3_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_3_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_4_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_4_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_5_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_5_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_6_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_6_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_7_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_7_0    | ram_s2p | auto | 1       |
|    p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_8_0_U    | 2     | -    |        | p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_8_0    | ram_s2p | auto | 1       |
+---------------------------------------------------------------+-------+------+--------+----------------------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+-----------------+--------------------------------+-----------------------------------+------------------------------------------------------+
| Type            | Options                        | Location                          | Messages                                             |
+-----------------+--------------------------------+-----------------------------------+------------------------------------------------------+
| array_partition | variable=w_tile factor=3 dim=3 | src/conv1.cpp:74 in conv1, w_tile | 'factor' in '#pragma HLS array_partition' is ignored |
+-----------------+--------------------------------+-----------------------------------+------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------+-------------------------------------+
| Type            | Options                                | Location                            |
+-----------------+----------------------------------------+-------------------------------------+
| array_partition | variable=out_tile complete dim=1       | src/conv1.cpp:70 in conv1, out_tile |
| array_partition | variable=w_tile complete dim=1         | src/conv1.cpp:71 in conv1, w_tile   |
| array_partition | variable=w_tile complete dim=4         | src/conv1.cpp:75 in conv1, w_tile   |
| array_partition | variable=in_tile cyclic factor=3 dim=2 | src/conv1.cpp:78 in conv1, in_tile  |
| array_partition | variable=in_tile cyclic factor=9 dim=3 | src/conv1.cpp:79 in conv1, in_tile  |
| unroll          | factor=2                               | src/conv1.cpp:86 in conv1           |
| unroll          | factor=9                               | src/conv1.cpp:91 in conv1           |
| pipeline        | off                                    | src/conv2.cpp:9 in conv2            |
| pipeline        | off                                    | src/conv3.cpp:9 in conv3            |
| pipeline        | off                                    | src/srcnn.cpp:12 in srcnn           |
+-----------------+----------------------------------------+-------------------------------------+


