{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683119093870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683119093871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  3 15:04:53 2023 " "Processing started: Wed May  3 15:04:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683119093871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683119093871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shift_register_universal8 -c shift_register_universal8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off shift_register_universal8 -c shift_register_universal8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683119093871 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683119094016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683119094298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683119094298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683119105353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683119105353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_universal8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_universal8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_universal8-behavioral " "Found design unit 1: shift_register_universal8-behavioral" {  } { { "shift_register_universal8.vhd" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/shift_register_universal8.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683119105677 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_universal8 " "Found entity 1: shift_register_universal8" {  } { { "shift_register_universal8.vhd" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/shift_register_universal8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683119105677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683119105677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_shift_register_universal8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_shift_register_universal8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_shift_register_universal8-behavior " "Found design unit 1: tb_shift_register_universal8-behavior" {  } { { "tb_shift_register_universal8.vhd" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/tb_shift_register_universal8.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683119105679 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_shift_register_universal8 " "Found entity 1: tb_shift_register_universal8" {  } { { "tb_shift_register_universal8.vhd" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/tb_shift_register_universal8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683119105679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683119105679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shift_register_universal8 " "Elaborating entity \"shift_register_universal8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683119105706 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg shift_register_universal8.vhd(26) " "VHDL Process Statement warning at shift_register_universal8.vhd(26): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_register_universal8.vhd" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/shift_register_universal8.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683119105707 "|shift_register_universal8"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg\[0\] reg\[0\]~_emulated reg\[0\]~1 " "Register \"reg\[0\]\" is converted into an equivalent circuit using register \"reg\[0\]~_emulated\" and latch \"reg\[0\]~1\"" {  } { { "shift_register_universal8.vhd" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/shift_register_universal8.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683119106127 "|shift_register_universal8|reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg\[1\] reg\[1\]~_emulated reg\[0\]~1 " "Register \"reg\[1\]\" is converted into an equivalent circuit using register \"reg\[1\]~_emulated\" and latch \"reg\[0\]~1\"" {  } { { "shift_register_universal8.vhd" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/shift_register_universal8.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683119106127 "|shift_register_universal8|reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg\[2\] reg\[2\]~_emulated reg\[0\]~1 " "Register \"reg\[2\]\" is converted into an equivalent circuit using register \"reg\[2\]~_emulated\" and latch \"reg\[0\]~1\"" {  } { { "shift_register_universal8.vhd" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/shift_register_universal8.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683119106127 "|shift_register_universal8|reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg\[3\] reg\[3\]~_emulated reg\[0\]~1 " "Register \"reg\[3\]\" is converted into an equivalent circuit using register \"reg\[3\]~_emulated\" and latch \"reg\[0\]~1\"" {  } { { "shift_register_universal8.vhd" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/shift_register_universal8.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683119106127 "|shift_register_universal8|reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg\[4\] reg\[4\]~_emulated reg\[0\]~1 " "Register \"reg\[4\]\" is converted into an equivalent circuit using register \"reg\[4\]~_emulated\" and latch \"reg\[0\]~1\"" {  } { { "shift_register_universal8.vhd" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/shift_register_universal8.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683119106127 "|shift_register_universal8|reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg\[5\] reg\[5\]~_emulated reg\[0\]~1 " "Register \"reg\[5\]\" is converted into an equivalent circuit using register \"reg\[5\]~_emulated\" and latch \"reg\[0\]~1\"" {  } { { "shift_register_universal8.vhd" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/shift_register_universal8.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683119106127 "|shift_register_universal8|reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg\[6\] reg\[6\]~_emulated reg\[0\]~1 " "Register \"reg\[6\]\" is converted into an equivalent circuit using register \"reg\[6\]~_emulated\" and latch \"reg\[0\]~1\"" {  } { { "shift_register_universal8.vhd" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/shift_register_universal8.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683119106127 "|shift_register_universal8|reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg\[7\] reg\[7\]~_emulated reg\[0\]~1 " "Register \"reg\[7\]\" is converted into an equivalent circuit using register \"reg\[7\]~_emulated\" and latch \"reg\[0\]~1\"" {  } { { "shift_register_universal8.vhd" "" { Text "C:/intelFPGA_lite/22.1std/TP2_shift_register_universal8/shift_register_universal8.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683119106127 "|shift_register_universal8|reg[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1683119106127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683119106219 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683119106540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683119106540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683119106568 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683119106568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683119106568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683119106568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683119106586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  3 15:05:06 2023 " "Processing ended: Wed May  3 15:05:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683119106586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683119106586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683119106586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683119106586 ""}
