;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 0, <402
	JMN 0, <402
	JMP 2, <0
	JMP 2, <0
	ADD #223, <0
	ADD #223, <1
	SPL 72, 1
	SUB <0, @2
	SUB <0, @2
	SLT 210, 0
	SUB -7, @-135
	CMP #-12, @-6
	CMP #-12, @-6
	SUB 72, 0
	SUB 23, <12
	ADD #210, -30
	SPL @300, 90
	CMP 300, 90
	SLT 30, 9
	ADD 210, 30
	ADD #223, <0
	SUB 3, 21
	JMP 512, #510
	ADD 30, 9
	SLT 30, 9
	SUB -207, <-120
	JMZ 0, 906
	JMP -147, 100
	JMZ -147, 100
	SLT 30, 9
	DAT #0, <2
	SUB -7, @-135
	SUB 30, 216
	ADD #223, <0
	CMP @-127, 100
	DAT <749, #95
	JMN 0, <402
	CMP -207, <-120
	SPL -127, 100
	SUB -232, <-120
	ADD #270, <1
	ADD #270, <1
	JMZ @270, @4
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
