{"vcs1":{"timestamp_begin":1746041682.672533108, "rt":5.78, "ut":5.49, "st":0.23}}
{"vcselab":{"timestamp_begin":1746041688.525801815, "rt":0.27, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1746041688.858638616, "rt":0.27, "ut":0.15, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746041682.370713030}
{"VCS_COMP_START_TIME": 1746041682.370713030}
{"VCS_COMP_END_TIME": 1746041689.199662935}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379284}}
{"vcselab": {"peak_mem": 174924}}
