{"task_id": "circuit7", "completion": "always @ (posedge clk)\n\tbegin\n\t\tif (a)\n\t\t\tq <= 1'b1;\n\t\telse\n\t\t\tq <= 1'b0;\n\tend\n\nendmodule"}
