{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652130763217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652130763217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 18:12:43 2022 " "Processing started: Mon May 09 18:12:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652130763217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130763217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogioRM -c relogioRM " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogioRM -c relogioRM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130763217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652130763684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652130763684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arquitetura " "Found design unit 1: contador-arquitetura" {  } { { "contador.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772759 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772761 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaUm-comportamento " "Found design unit 1: somaUm-comportamento" {  } { { "somaUm.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/somaUm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772762 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaUm " "Found entity 1: somaUm" {  } { { "somaUm.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/somaUm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772764 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/muxGenerico4x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772766 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/muxGenerico4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772767 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/memoriaRAM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772769 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/memoriaRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoria.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/memoria.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772771 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoria.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/flipFlop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772772 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/flipFlop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772774 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772774 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 desvio-comportamento " "Found design unit 1: desvio-comportamento" {  } { { "desvio.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/desvio.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772776 ""} { "Info" "ISGN_ENTITY_NAME" "1 desvio " "Found entity 1: desvio" {  } { { "desvio.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/desvio.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodergeneric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodergeneric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderGeneric-comportamento " "Found design unit 1: decoderGeneric-comportamento" {  } { { "decoderGeneric.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/decoderGeneric.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772777 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderGeneric " "Found entity 1: decoderGeneric" {  } { { "decoderGeneric.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/decoderGeneric.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772779 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-comportamento " "Found design unit 1: decoder-comportamento" {  } { { "decoder.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772781 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dechex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dechex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decHex7Seg-arch_name " "Found design unit 1: decHex7Seg-arch_name" {  } { { "decHex7Seg.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/decHex7Seg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772783 ""} { "Info" "ISGN_ENTITY_NAME" "1 decHex7seg " "Found entity 1: decHex7seg" {  } { { "decHex7Seg.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/decHex7Seg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772785 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8bits-comportamento " "Found design unit 1: buffer_3_state_8bits-comportamento" {  } { { "buffer_3_state_8bits.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/buffer_3_state_8bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772787 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8bits " "Found entity 1: buffer_3_state_8bits" {  } { { "buffer_3_state_8bits.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/buffer_3_state_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_1porta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_1porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_1porta-comportamento " "Found design unit 1: buffer_3_state_1porta-comportamento" {  } { { "buffer_3_state_1porta.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/buffer_3_state_1porta.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772790 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_1porta " "Found entity 1: buffer_3_state_1porta" {  } { { "buffer_3_state_1porta.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/buffer_3_state_1porta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state-comportamento " "Found design unit 1: buffer_3_state-comportamento" {  } { { "buffer_3_state.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/buffer_3_state.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772792 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state " "Found entity 1: buffer_3_state" {  } { { "buffer_3_state.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/buffer_3_state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_rm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_rm-arquitetura " "Found design unit 1: CPU_rm-arquitetura" {  } { { "CPU_rm.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/CPU_rm.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772795 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_rm " "Found entity 1: CPU_rm" {  } { { "CPU_rm.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/CPU_rm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772797 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772801 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/divisorGenerico_e_Interface.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772803 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652130772803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador " "Elaborating entity \"contador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652130772846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "contador.vhd" "ROM" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "contador.vhd" "RAM" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_rm CPU_rm:CPU " "Elaborating entity \"CPU_rm\" for hierarchy \"CPU_rm:CPU\"" {  } { { "contador.vhd" "CPU" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772887 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "control\[3..2\] CPU_rm.vhd(20) " "Using initial value X (don't care) for net \"control\[3..2\]\" at CPU_rm.vhd(20)" {  } { { "CPU_rm.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/CPU_rm.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130772889 "|contador|CPU_rm:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem CPU_rm:CPU\|bancoRegistradoresArqRegMem:BANCO_REG " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"CPU_rm:CPU\|bancoRegistradoresArqRegMem:BANCO_REG\"" {  } { { "CPU_rm.vhd" "BANCO_REG" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/CPU_rm.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU_rm:CPU\|muxGenerico2x1:MUX_ULA " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\"" {  } { { "CPU_rm.vhd" "MUX_ULA" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/CPU_rm.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU_rm:CPU\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU_rm:CPU\|registradorGenerico:PC\"" {  } { { "CPU_rm.vhd" "PC" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/CPU_rm.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaUm CPU_rm:CPU\|somaUm:PC_INC " "Elaborating entity \"somaUm\" for hierarchy \"CPU_rm:CPU\|somaUm:PC_INC\"" {  } { { "CPU_rm.vhd" "PC_INC" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/CPU_rm.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU_rm:CPU\|muxGenerico4x1:MUX_DESVIO " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU_rm:CPU\|muxGenerico4x1:MUX_DESVIO\"" {  } { { "CPU_rm.vhd" "MUX_DESVIO" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/CPU_rm.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU_rm:CPU\|ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU_rm:CPU\|ULASomaSub:ULA\"" {  } { { "CPU_rm.vhd" "ULA" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/CPU_rm.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder CPU_rm:CPU\|decoder:DECODER " "Elaborating entity \"decoder\" for hierarchy \"CPU_rm:CPU\|decoder:DECODER\"" {  } { { "CPU_rm.vhd" "DECODER" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/CPU_rm.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "desvio CPU_rm:CPU\|desvio:DESVIO " "Elaborating entity \"desvio\" for hierarchy \"CPU_rm:CPU\|desvio:DESVIO\"" {  } { { "CPU_rm.vhd" "DESVIO" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/CPU_rm.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop CPU_rm:CPU\|flipFlop:FLAGer " "Elaborating entity \"flipFlop\" for hierarchy \"CPU_rm:CPU\|flipFlop:FLAGer\"" {  } { { "CPU_rm.vhd" "FLAGer" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/CPU_rm.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:RegLEDconj " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:RegLEDconj\"" {  } { { "contador.vhd" "RegLEDconj" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:decoderBlock " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:decoderBlock\"" {  } { { "contador.vhd" "decoderBlock" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decHex7seg decHex7seg:HEX0_decoder " "Elaborating entity \"decHex7seg\" for hierarchy \"decHex7seg:HEX0_decoder\"" {  } { { "contador.vhd" "HEX0_decoder" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico decHex7seg:HEX0_decoder\|registradorGenerico:REG_4bits " "Elaborating entity \"registradorGenerico\" for hierarchy \"decHex7seg:HEX0_decoder\|registradorGenerico:REG_4bits\"" {  } { { "decHex7Seg.vhd" "REG_4bits" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/decHex7Seg.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg decHex7seg:HEX0_decoder\|conversorHex7Seg:DECODER_7seg " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"decHex7seg:HEX0_decoder\|conversorHex7Seg:DECODER_7seg\"" {  } { { "decHex7Seg.vhd" "DECODER_7seg" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/decHex7Seg.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state buffer_3_state:bufferSWConj " "Elaborating entity \"buffer_3_state\" for hierarchy \"buffer_3_state:bufferSWConj\"" {  } { { "contador.vhd" "bufferSWConj" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8bits buffer_3_state_8bits:bufferSW8 " "Elaborating entity \"buffer_3_state_8bits\" for hierarchy \"buffer_3_state_8bits:bufferSW8\"" {  } { { "contador.vhd" "bufferSW8" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "contador.vhd" "detectorSub0" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 288 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceTempo0 " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceTempo0\"" {  } { { "contador.vhd" "interfaceTempo0" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/divisorGenerico_e_Interface.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceTempo1 " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceTempo1\"" {  } { { "contador.vhd" "interfaceTempo1" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/divisorGenerico_e_Interface.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceTempo2 " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceTempo2\"" {  } { { "contador.vhd" "interfaceTempo2" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/divisorGenerico_e_Interface.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceTempo3 " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceTempo3\"" {  } { { "contador.vhd" "interfaceTempo3" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/contador.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/divisorGenerico_e_Interface.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130772935 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU_rm:CPU\|bancoRegistradoresArqRegMem:BANCO_REG\|registrador " "RAM logic \"CPU_rm:CPU\|bancoRegistradoresArqRegMem:BANCO_REG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652130773239 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/memoriaRAM.vhd" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652130773239 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652130773239 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[0\] CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[0\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[0\]\" to the node \"CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[0\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/memoriaRAM.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1652130773798 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3_state_8bits:bufferSW8\|saida\[1\] CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[1\] " "Converted the fan-out from the tri-state buffer \"buffer_3_state_8bits:bufferSW8\|saida\[1\]\" to the node \"CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[1\]\" into an OR gate" {  } { { "buffer_3_state_8bits.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/buffer_3_state_8bits.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1652130773798 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3_state_8bits:bufferSW8\|saida\[2\] CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[2\] " "Converted the fan-out from the tri-state buffer \"buffer_3_state_8bits:bufferSW8\|saida\[2\]\" to the node \"CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[2\]\" into an OR gate" {  } { { "buffer_3_state_8bits.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/buffer_3_state_8bits.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1652130773798 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3_state_8bits:bufferSW8\|saida\[3\] CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[3\] " "Converted the fan-out from the tri-state buffer \"buffer_3_state_8bits:bufferSW8\|saida\[3\]\" to the node \"CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[3\]\" into an OR gate" {  } { { "buffer_3_state_8bits.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/buffer_3_state_8bits.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1652130773798 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3_state_8bits:bufferSW8\|saida\[4\] CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[4\] " "Converted the fan-out from the tri-state buffer \"buffer_3_state_8bits:bufferSW8\|saida\[4\]\" to the node \"CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[4\]\" into an OR gate" {  } { { "buffer_3_state_8bits.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/buffer_3_state_8bits.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1652130773798 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3_state_8bits:bufferSW8\|saida\[5\] CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[5\] " "Converted the fan-out from the tri-state buffer \"buffer_3_state_8bits:bufferSW8\|saida\[5\]\" to the node \"CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[5\]\" into an OR gate" {  } { { "buffer_3_state_8bits.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/buffer_3_state_8bits.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1652130773798 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3_state_8bits:bufferSW8\|saida\[6\] CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[6\] " "Converted the fan-out from the tri-state buffer \"buffer_3_state_8bits:bufferSW8\|saida\[6\]\" to the node \"CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[6\]\" into an OR gate" {  } { { "buffer_3_state_8bits.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/buffer_3_state_8bits.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1652130773798 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_3_state_8bits:bufferSW8\|saida\[7\] CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[7\] " "Converted the fan-out from the tri-state buffer \"buffer_3_state_8bits:bufferSW8\|saida\[7\]\" to the node \"CPU_rm:CPU\|muxGenerico2x1:MUX_ULA\|saida_MUX\[7\]\" into an OR gate" {  } { { "buffer_3_state_8bits.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/buffer_3_state_8bits.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1652130773798 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1652130773798 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652130774407 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652130775853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652130775853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1416 " "Implemented 1416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652130775966 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652130775966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1317 " "Implemented 1317 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652130775966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652130775966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652130775989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 18:12:55 2022 " "Processing ended: Mon May 09 18:12:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652130775989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652130775989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652130775989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652130775989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652130777328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652130777329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 18:12:56 2022 " "Processing started: Mon May 09 18:12:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652130777329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652130777329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off relogioRM -c relogioRM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off relogioRM -c relogioRM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652130777329 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652130777442 ""}
{ "Info" "0" "" "Project  = relogioRM" {  } {  } 0 0 "Project  = relogioRM" 0 0 "Fitter" 0 0 1652130777443 ""}
{ "Info" "0" "" "Revision = relogioRM" {  } {  } 0 0 "Revision = relogioRM" 0 0 "Fitter" 0 0 1652130777443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652130777581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652130777582 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "relogioRM 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"relogioRM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652130777602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652130777650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652130777650 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652130777921 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652130777948 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652130778094 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 99 " "No exact pin location assignment(s) for 31 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652130778293 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1652130782509 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 711 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 711 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652130782690 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1652130782690 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652130782691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652130782700 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652130782702 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652130782707 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652130782711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652130782711 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652130782713 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogioRM.sdc " "Synopsys Design Constraints File file not found: 'relogioRM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652130783467 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652130783467 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652130783484 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652130783486 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652130783486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652130783586 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652130783588 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652130783588 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652130783689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652130786572 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1652130787061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:23 " "Fitter placement preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652130809420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652130825602 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652130828753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652130828753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652130830167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652130835373 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652130835373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652130847876 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652130847876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652130847878 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.04 " "Total time spent on timing analysis during the Fitter is 4.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652130850925 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652130850946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652130852380 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652130852381 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652130853806 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652130859356 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/output_files/relogioRM.fit.smsg " "Generated suppressed messages file C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/output_files/relogioRM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652130859724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5936 " "Peak virtual memory: 5936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652130860503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 18:14:20 2022 " "Processing ended: Mon May 09 18:14:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652130860503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652130860503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:50 " "Total CPU time (on all processors): 00:02:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652130860503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652130860503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652130861713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652130861714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 18:14:21 2022 " "Processing started: Mon May 09 18:14:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652130861714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652130861714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off relogioRM -c relogioRM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off relogioRM -c relogioRM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652130861714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652130862553 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652130865346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652130866902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 18:14:26 2022 " "Processing ended: Mon May 09 18:14:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652130866902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652130866902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652130866902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652130866902 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652130867687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652130868741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652130868742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 18:14:28 2022 " "Processing started: Mon May 09 18:14:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652130868742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652130868742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta relogioRM -c relogioRM " "Command: quartus_sta relogioRM -c relogioRM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652130868742 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652130868858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652130869692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652130869692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130869730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130869730 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogioRM.sdc " "Synopsys Design Constraints File file not found: 'relogioRM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652130870735 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130870735 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652130870746 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652130870746 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652130870746 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652130870746 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652130870746 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652130870746 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652130870746 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652130870746 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652130870746 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652130870746 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652130870746 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652130870760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652130870762 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652130870763 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652130870981 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652130871525 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652130871525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.406 " "Worst-case setup slack is -10.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130871707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130871707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.406           -5078.395 CLOCK_50  " "  -10.406           -5078.395 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130871707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130871707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130871851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130871851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 CLOCK_50  " "    0.445               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130871851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130871851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.682 " "Worst-case recovery slack is -7.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.682              -7.682 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick  " "   -7.682              -7.682 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.533              -7.533 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick  " "   -7.533              -7.533 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.237              -7.237 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick  " "   -7.237              -7.237 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.687             -13.371 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick  " "   -6.687             -13.371 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.699              -4.699 KEY\[3\]  " "   -4.699              -4.699 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.653              -9.299 FPGA_RESET_N  " "   -4.653              -9.299 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.639              -4.639 KEY\[2\]  " "   -4.639              -4.639 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.491              -4.491 KEY\[0\]  " "   -4.491              -4.491 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.317              -4.317 KEY\[1\]  " "   -4.317              -4.317 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130872257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.693 " "Worst-case removal slack is 0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 KEY\[0\]  " "    0.693               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 KEY\[1\]  " "    0.694               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043               0.000 FPGA_RESET_N  " "    1.043               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.059               0.000 KEY\[3\]  " "    1.059               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 KEY\[2\]  " "    1.064               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.593               0.000 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick  " "    3.593               0.000 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.113               0.000 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick  " "    4.113               0.000 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.380               0.000 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick  " "    4.380               0.000 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.573               0.000 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick  " "    4.573               0.000 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130872666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -579.704 CLOCK_50  " "   -0.538            -579.704 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.706 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick  " "   -0.538              -1.706 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.613 FPGA_RESET_N  " "   -0.538              -1.613 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.946 KEY\[2\]  " "   -0.538              -0.946 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.899 KEY\[3\]  " "   -0.538              -0.899 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.867 KEY\[0\]  " "   -0.538              -0.867 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.845 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.845 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.831 KEY\[1\]  " "   -0.538              -0.831 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.824 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.824 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.796 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.796 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130872907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130872907 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652130873151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652130873186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652130877446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652130877724 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652130877910 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652130877910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.339 " "Worst-case setup slack is -10.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.339           -4953.840 CLOCK_50  " "  -10.339           -4953.840 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130878043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.286 " "Worst-case hold slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 CLOCK_50  " "    0.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130878144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.804 " "Worst-case recovery slack is -7.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.804              -7.804 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick  " "   -7.804              -7.804 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.668              -7.668 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick  " "   -7.668              -7.668 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.391              -7.391 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick  " "   -7.391              -7.391 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.897             -13.790 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick  " "   -6.897             -13.790 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.906              -4.906 KEY\[3\]  " "   -4.906              -4.906 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.900              -9.792 FPGA_RESET_N  " "   -4.900              -9.792 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.860              -4.860 KEY\[2\]  " "   -4.860              -4.860 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.688              -4.688 KEY\[0\]  " "   -4.688              -4.688 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.521              -4.521 KEY\[1\]  " "   -4.521              -4.521 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130878355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.918 " "Worst-case removal slack is 0.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.918               0.000 KEY\[1\]  " "    0.918               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 KEY\[0\]  " "    0.921               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 KEY\[2\]  " "    1.149               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.200               0.000 KEY\[3\]  " "    1.200               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.211               0.000 FPGA_RESET_N  " "    1.211               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.750               0.000 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick  " "    3.750               0.000 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.221               0.000 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick  " "    4.221               0.000 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.422               0.000 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick  " "    4.422               0.000 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.620               0.000 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick  " "    4.620               0.000 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130878436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -585.771 CLOCK_50  " "   -0.538            -585.771 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.757 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick  " "   -0.538              -1.757 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.660 FPGA_RESET_N  " "   -0.538              -1.660 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.968 KEY\[2\]  " "   -0.538              -0.968 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.904 KEY\[3\]  " "   -0.538              -0.904 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.887 KEY\[0\]  " "   -0.538              -0.887 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.843 KEY\[1\]  " "   -0.538              -0.843 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.827 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.827 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.813 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.813 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.786 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.786 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130878469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130878469 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652130878701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652130879243 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652130885292 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652130885527 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652130885543 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652130885543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.992 " "Worst-case setup slack is -4.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130885750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.992           -2380.504 CLOCK_50  " "   -4.992           -2380.504 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130885750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130885750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.060 " "Worst-case hold slack is 0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130885916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130885916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 CLOCK_50  " "    0.060               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130885916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130885916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.724 " "Worst-case recovery slack is -3.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.724              -3.724 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick  " "   -3.724              -3.724 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.630              -3.630 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick  " "   -3.630              -3.630 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.443              -3.443 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick  " "   -3.443              -3.443 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.204              -6.408 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick  " "   -3.204              -6.408 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.155              -4.308 FPGA_RESET_N  " "   -2.155              -4.308 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.066              -2.066 KEY\[2\]  " "   -2.066              -2.066 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.979              -1.979 KEY\[3\]  " "   -1.979              -1.979 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.969              -1.969 KEY\[0\]  " "   -1.969              -1.969 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.754              -1.754 KEY\[1\]  " "   -1.754              -1.754 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130886126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.153 " "Worst-case removal slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 KEY\[1\]  " "    0.153               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 KEY\[0\]  " "    0.303               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 KEY\[3\]  " "    0.338               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 KEY\[2\]  " "    0.452               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 FPGA_RESET_N  " "    0.508               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.716               0.000 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick  " "    1.716               0.000 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.928               0.000 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick  " "    1.928               0.000 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.098               0.000 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick  " "    2.098               0.000 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.219               0.000 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick  " "    2.219               0.000 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130886313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.344 " "Worst-case minimum pulse width slack is -0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344             -73.200 CLOCK_50  " "   -0.344             -73.200 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.336              -0.473 KEY\[3\]  " "   -0.336              -0.473 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -0.452 KEY\[1\]  " "   -0.294              -0.452 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130              -0.130 KEY\[0\]  " "   -0.130              -0.130 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.062 KEY\[2\]  " "   -0.062              -0.062 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.038 FPGA_RESET_N  " "   -0.020              -0.038 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.018 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick  " "   -0.010              -0.018 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick  " "    0.023               0.000 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick  " "    0.037               0.000 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick  " "    0.097               0.000 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130886443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130886443 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652130887032 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652130887434 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652130887444 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652130887444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.437 " "Worst-case setup slack is -4.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130887585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130887585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.437           -2079.453 CLOCK_50  " "   -4.437           -2079.453 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130887585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130887585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.155 " "Worst-case hold slack is -0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130887820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130887820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155              -1.781 CLOCK_50  " "   -0.155              -1.781 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130887820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130887820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.439 " "Worst-case recovery slack is -3.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.439              -3.439 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick  " "   -3.439              -3.439 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.356              -3.356 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick  " "   -3.356              -3.356 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.192              -3.192 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick  " "   -3.192              -3.192 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.989              -5.978 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick  " "   -2.989              -5.978 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.988              -3.974 FPGA_RESET_N  " "   -1.988              -3.974 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.855              -1.855 KEY\[2\]  " "   -1.855              -1.855 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.840              -1.840 KEY\[3\]  " "   -1.840              -1.840 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.802              -1.802 KEY\[0\]  " "   -1.802              -1.802 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.604              -1.604 KEY\[1\]  " "   -1.604              -1.604 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130888047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.188 " "Worst-case removal slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 KEY\[1\]  " "    0.188               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 KEY\[0\]  " "    0.307               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 KEY\[3\]  " "    0.357               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 KEY\[2\]  " "    0.437               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 FPGA_RESET_N  " "    0.518               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.684               0.000 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick  " "    1.684               0.000 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.864               0.000 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick  " "    1.864               0.000 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.012               0.000 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick  " "    2.012               0.000 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.120               0.000 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick  " "    2.120               0.000 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130888169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.341 " "Worst-case minimum pulse width slack is -0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.341             -72.596 CLOCK_50  " "   -0.341             -72.596 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.334              -0.427 KEY\[3\]  " "   -0.334              -0.427 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296              -0.401 KEY\[1\]  " "   -0.296              -0.401 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153              -0.153 KEY\[0\]  " "   -0.153              -0.153 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.113 KEY\[2\]  " "   -0.113              -0.113 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.082 FPGA_RESET_N  " "   -0.042              -0.082 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick  " "    0.013               0.000 divisorGenerico_e_Interface:interfaceTempo0\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick  " "    0.056               0.000 divisorGenerico_e_Interface:interfaceTempo2\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick  " "    0.063               0.000 divisorGenerico_e_Interface:interfaceTempo3\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick  " "    0.116               0.000 divisorGenerico_e_Interface:interfaceTempo1\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652130888400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652130888400 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652130897916 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652130897923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652130898016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 18:14:58 2022 " "Processing ended: Mon May 09 18:14:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652130898016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652130898016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652130898016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652130898016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652130899224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652130899224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 18:14:59 2022 " "Processing started: Mon May 09 18:14:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652130899224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652130899224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off relogioRM -c relogioRM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off relogioRM -c relogioRM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652130899224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1652130900266 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "relogioRM.vho C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/simulation/modelsim/ simulation " "Generated file relogioRM.vho in folder \"C:/Users/Bea/descomp/meu_careca_preferido/projetos/p1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652130900499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652130900554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 18:15:00 2022 " "Processing ended: Mon May 09 18:15:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652130900554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652130900554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652130900554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652130900554 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652130901216 ""}
