--- verilog_synth
+++ uhdm_synth
@@ -1,7 +1,7 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* dynports =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:2.1-35.10" *)
+(* top =  1  *)
 module blockrom(clk, address_in, data_out);
 (* src = "dut.sv:3.37-3.40" *)
 input clk;
@@ -23,10 +23,9 @@
 wire _07_;
 wire _08_;
 wire _09_;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:10.15-10.25" *)
 wire [7:0] data_out_r;
-(* src = "dut.sv:13.10-13.11" *)
-wire [31:0] i;
 (* src = "dut.sv:13.12-13.13" *)
 wire [31:0] j;
 \$_NOT_  _10_ (
@@ -49,42 +48,42 @@
 .S(address_in[2]),
 .Y(_00_[5])
 );
-\$_NOR_  _14_ (
+\$_ORNOT_  _14_ (
+.A(address_in[2]),
+.B(address_in[1]),
+.Y(_02_)
+);
+\$_AND_  _15_ (
+.A(address_in[2]),
+.B(address_in[1]),
+.Y(_01_)
+);
+\$_NOR_  _16_ (
 .A(address_in[0]),
 .B(address_in[1]),
 .Y(_06_)
 );
-\$_XNOR_  _15_ (
+\$_XNOR_  _17_ (
 .A(address_in[0]),
 .B(address_in[1]),
 .Y(_07_)
 );
-\$_MUX_  _16_ (
+\$_MUX_  _18_ (
 .A(_07_),
 .B(_06_),
 .S(address_in[2]),
 .Y(_00_[4])
 );
-\$_ORNOT_  _17_ (
-.A(address_in[2]),
-.B(address_in[1]),
-.Y(_02_)
-);
-\$_AND_  _18_ (
-.A(address_in[2]),
-.B(address_in[1]),
-.Y(_01_)
-);
-\$_NAND_  _19_ (
+\$_AND_  _19_ (
 .A(address_in[0]),
 .B(address_in[1]),
 .Y(_08_)
 );
 \$_MUX_  _20_ (
-.A(_07_),
-.B(_08_),
+.A(_08_),
+.B(address_in[1]),
 .S(address_in[2]),
-.Y(_00_[3])
+.Y(_00_[2])
 );
 \$_MUX_  _21_ (
 .A(_05_),
@@ -92,16 +91,16 @@
 .S(address_in[2]),
 .Y(_00_[0])
 );
-\$_AND_  _22_ (
+\$_NAND_  _22_ (
 .A(address_in[0]),
 .B(address_in[1]),
 .Y(_09_)
 );
 \$_MUX_  _23_ (
-.A(_09_),
-.B(address_in[1]),
+.A(_07_),
+.B(_09_),
 .S(address_in[2]),
-.Y(_00_[2])
+.Y(_00_[3])
 );
 \$_DFF_P_  \data_out_r_reg[0]  /* _24_ */ (
 .C(clk),
@@ -147,6 +146,5 @@
 .R(_01_)
 );
 assign j = 32'd2810991328;
-assign i = 32'd8;
 assign data_out = data_out_r;
 endmodule
