// Seed: 1235406239
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input tri id_2,
    input wor id_3,
    output wire id_4,
    input tri1 id_5,
    output tri id_6,
    input supply0 id_7
);
  tri0 id_9, id_10, id_11 = 1;
  wire id_12 = 1;
  wire id_13;
  supply0 id_14 = 1;
  assign id_4 = id_9;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input tri0 id_3
);
  module_0(
      id_3, id_3, id_3, id_3, id_2, id_3, id_2, id_1
  );
endmodule
