

================================================================
== Vitis HLS Report for 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE'
================================================================
* Date:           Thu Oct  2 21:25:35 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.755 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  768|  768|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_STORE  |      768|      768|         2|          1|          1|   768|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i153 = alloca i32 1"   --->   Operation 5 'alloca' 'i153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_cast1_cast11 = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast1_cast"   --->   Operation 6 'read' 'p_cast1_cast11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_cast_cast10 = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_cast_cast"   --->   Operation 7 'read' 'p_cast_cast10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln55_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln55"   --->   Operation 8 'read' 'sext_ln55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln55_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln55_1"   --->   Operation 9 'read' 'sext_ln55_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln55_cast = sext i62 %sext_ln55_read"   --->   Operation 10 'sext' 'sext_ln55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln55_1_cast = sext i62 %sext_ln55_1_read"   --->   Operation 11 'sext' 'sext_ln55_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %out_v_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_57, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_58, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%store_ln0 = store i10 0, i10 %i153"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split.i.i"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i153_load = load i10 %i153" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 32 'load' 'i153_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.71ns)   --->   "%i = add i10 %i153_load, i10 1" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i10 %i153_load" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 34 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i10 %i153_load" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 35 'trunc' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i153_load, i32 4, i32 9" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 36 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i6 %lshr_ln" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 37 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln55_1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i153_load, i32 3, i32 9" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 38 'partselect' 'lshr_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i7 %lshr_ln55_1" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 39 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%out_k_rope_0_addr = getelementptr i32 %out_k_rope_0, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 40 'getelementptr' 'out_k_rope_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%out_k_rope_1_addr = getelementptr i32 %out_k_rope_1, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 41 'getelementptr' 'out_k_rope_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%out_k_rope_2_addr = getelementptr i32 %out_k_rope_2, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 42 'getelementptr' 'out_k_rope_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out_k_rope_3_addr = getelementptr i32 %out_k_rope_3, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 43 'getelementptr' 'out_k_rope_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%out_k_rope_4_addr = getelementptr i32 %out_k_rope_4, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 44 'getelementptr' 'out_k_rope_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%out_k_rope_5_addr = getelementptr i32 %out_k_rope_5, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 45 'getelementptr' 'out_k_rope_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%out_k_rope_6_addr = getelementptr i32 %out_k_rope_6, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 46 'getelementptr' 'out_k_rope_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%out_k_rope_7_addr = getelementptr i32 %out_k_rope_7, i64 0, i64 %zext_ln55_1" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 47 'getelementptr' 'out_k_rope_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_0_load = muxlogic i7 %out_k_rope_0_addr"   --->   Operation 48 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_0_load = load i7 %out_k_rope_0_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 49 'load' 'out_k_rope_0_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_1_load = muxlogic i7 %out_k_rope_1_addr"   --->   Operation 50 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_1_load = load i7 %out_k_rope_1_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 51 'load' 'out_k_rope_1_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_2_load = muxlogic i7 %out_k_rope_2_addr"   --->   Operation 52 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_2_load = load i7 %out_k_rope_2_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 53 'load' 'out_k_rope_2_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_3_load = muxlogic i7 %out_k_rope_3_addr"   --->   Operation 54 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_3_load = load i7 %out_k_rope_3_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 55 'load' 'out_k_rope_3_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_4_load = muxlogic i7 %out_k_rope_4_addr"   --->   Operation 56 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_4_load = load i7 %out_k_rope_4_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 57 'load' 'out_k_rope_4_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_5_load = muxlogic i7 %out_k_rope_5_addr"   --->   Operation 58 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_5_load = load i7 %out_k_rope_5_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 59 'load' 'out_k_rope_5_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_6_load = muxlogic i7 %out_k_rope_6_addr"   --->   Operation 60 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_6_load = load i7 %out_k_rope_6_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 61 'load' 'out_k_rope_6_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_k_rope_7_load = muxlogic i7 %out_k_rope_7_addr"   --->   Operation 62 'muxlogic' 'muxLogicRAMAddr_to_out_k_rope_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (0.72ns) (share mux size 2)   --->   "%out_k_rope_7_load = load i7 %out_k_rope_7_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 63 'load' 'out_k_rope_7_load' <Predicate = true> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%out_v_0_addr = getelementptr i32 %out_v_0, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 64 'getelementptr' 'out_v_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%out_v_1_addr = getelementptr i32 %out_v_1, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 65 'getelementptr' 'out_v_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%out_v_2_addr = getelementptr i32 %out_v_2, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 66 'getelementptr' 'out_v_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%out_v_3_addr = getelementptr i32 %out_v_3, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 67 'getelementptr' 'out_v_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%out_v_4_addr = getelementptr i32 %out_v_4, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 68 'getelementptr' 'out_v_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%out_v_5_addr = getelementptr i32 %out_v_5, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 69 'getelementptr' 'out_v_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%out_v_6_addr = getelementptr i32 %out_v_6, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 70 'getelementptr' 'out_v_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%out_v_7_addr = getelementptr i32 %out_v_7, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 71 'getelementptr' 'out_v_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%out_v_8_addr = getelementptr i32 %out_v_8, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 72 'getelementptr' 'out_v_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%out_v_9_addr = getelementptr i32 %out_v_9, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 73 'getelementptr' 'out_v_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%out_v_10_addr = getelementptr i32 %out_v_10, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 74 'getelementptr' 'out_v_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%out_v_11_addr = getelementptr i32 %out_v_11, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 75 'getelementptr' 'out_v_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%out_v_12_addr = getelementptr i32 %out_v_12, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 76 'getelementptr' 'out_v_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%out_v_13_addr = getelementptr i32 %out_v_13, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 77 'getelementptr' 'out_v_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%out_v_14_addr = getelementptr i32 %out_v_14, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 78 'getelementptr' 'out_v_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%out_v_15_addr = getelementptr i32 %out_v_15, i64 0, i64 %zext_ln55" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 79 'getelementptr' 'out_v_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_0_load = muxlogic i6 %out_v_0_addr"   --->   Operation 80 'muxlogic' 'muxLogicRAMAddr_to_out_v_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_0_load = load i6 %out_v_0_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 81 'load' 'out_v_0_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_1_load = muxlogic i6 %out_v_1_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_out_v_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_1_load = load i6 %out_v_1_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 83 'load' 'out_v_1_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_2_load = muxlogic i6 %out_v_2_addr"   --->   Operation 84 'muxlogic' 'muxLogicRAMAddr_to_out_v_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_2_load = load i6 %out_v_2_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 85 'load' 'out_v_2_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_3_load = muxlogic i6 %out_v_3_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_out_v_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_3_load = load i6 %out_v_3_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 87 'load' 'out_v_3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_4_load = muxlogic i6 %out_v_4_addr"   --->   Operation 88 'muxlogic' 'muxLogicRAMAddr_to_out_v_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_4_load = load i6 %out_v_4_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 89 'load' 'out_v_4_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_5_load = muxlogic i6 %out_v_5_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_out_v_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_5_load = load i6 %out_v_5_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 91 'load' 'out_v_5_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_6_load = muxlogic i6 %out_v_6_addr"   --->   Operation 92 'muxlogic' 'muxLogicRAMAddr_to_out_v_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_6_load = load i6 %out_v_6_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 93 'load' 'out_v_6_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_7_load = muxlogic i6 %out_v_7_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_out_v_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_7_load = load i6 %out_v_7_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 95 'load' 'out_v_7_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_8_load = muxlogic i6 %out_v_8_addr"   --->   Operation 96 'muxlogic' 'muxLogicRAMAddr_to_out_v_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_8_load = load i6 %out_v_8_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 97 'load' 'out_v_8_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_9_load = muxlogic i6 %out_v_9_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_out_v_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_9_load = load i6 %out_v_9_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 99 'load' 'out_v_9_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_10_load = muxlogic i6 %out_v_10_addr"   --->   Operation 100 'muxlogic' 'muxLogicRAMAddr_to_out_v_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_10_load = load i6 %out_v_10_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 101 'load' 'out_v_10_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_11_load = muxlogic i6 %out_v_11_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_out_v_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_11_load = load i6 %out_v_11_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 103 'load' 'out_v_11_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_12_load = muxlogic i6 %out_v_12_addr"   --->   Operation 104 'muxlogic' 'muxLogicRAMAddr_to_out_v_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_12_load = load i6 %out_v_12_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 105 'load' 'out_v_12_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_13_load = muxlogic i6 %out_v_13_addr"   --->   Operation 106 'muxlogic' 'muxLogicRAMAddr_to_out_v_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_13_load = load i6 %out_v_13_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 107 'load' 'out_v_13_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_14_load = muxlogic i6 %out_v_14_addr"   --->   Operation 108 'muxlogic' 'muxLogicRAMAddr_to_out_v_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_14_load = load i6 %out_v_14_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 109 'load' 'out_v_14_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_out_v_15_load = muxlogic i6 %out_v_15_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_out_v_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (0.62ns) (share mux size 2)   --->   "%out_v_15_load = load i6 %out_v_15_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 111 'load' 'out_v_15_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 112 [1/1] (0.60ns)   --->   "%icmp_ln55 = icmp_eq  i10 %i153_load, i10 767" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 112 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.39ns)   --->   "%store_ln55 = store i10 %i, i10 %i153" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 113 'store' 'store_ln55' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc.split.i.i, void %Loop_CACHE_STORE_proc.3.exit.exitStub" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 114 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.75>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln55_1_cast" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 115 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln55_cast" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 116 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MHSA.cpp:56->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 117 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86" [kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 119 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_0_load = load i7 %out_k_rope_0_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 120 'load' 'out_k_rope_0_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 121 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_1_load = load i7 %out_k_rope_1_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 121 'load' 'out_k_rope_1_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 122 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_2_load = load i7 %out_k_rope_2_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 122 'load' 'out_k_rope_2_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 123 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_3_load = load i7 %out_k_rope_3_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 123 'load' 'out_k_rope_3_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 124 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_4_load = load i7 %out_k_rope_4_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 124 'load' 'out_k_rope_4_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 125 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_5_load = load i7 %out_k_rope_5_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 125 'load' 'out_k_rope_5_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 126 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_6_load = load i7 %out_k_rope_6_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 126 'load' 'out_k_rope_6_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 127 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 2)   --->   "%out_k_rope_7_load = load i7 %out_k_rope_7_addr" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 127 'load' 'out_k_rope_7_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 128 [1/1] (0.70ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %out_k_rope_0_load, i3 1, i32 %out_k_rope_1_load, i3 2, i32 %out_k_rope_2_load, i3 3, i32 %out_k_rope_3_load, i3 4, i32 %out_k_rope_4_load, i3 5, i32 %out_k_rope_5_load, i3 6, i32 %out_k_rope_6_load, i3 7, i32 %out_k_rope_7_load, i32 <undef>, i3 %trunc_ln55" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 128 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %tmp" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 129 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln59 = muxlogic i32 %bitcast_ln59"   --->   Operation 130 'muxlogic' 'muxLogicAXIMData_to_write_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln59 = muxlogic i4 15"   --->   Operation 131 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.08ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem2_addr, i32 %bitcast_ln59, i4 15" [kernel_MHSA.cpp:59->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 132 'write' 'write_ln59' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 133 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_0_load = load i6 %out_v_0_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 133 'load' 'out_v_0_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 134 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_1_load = load i6 %out_v_1_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 134 'load' 'out_v_1_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 135 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_2_load = load i6 %out_v_2_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 135 'load' 'out_v_2_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 136 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_3_load = load i6 %out_v_3_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 136 'load' 'out_v_3_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 137 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_4_load = load i6 %out_v_4_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 137 'load' 'out_v_4_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 138 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_5_load = load i6 %out_v_5_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 138 'load' 'out_v_5_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 139 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_6_load = load i6 %out_v_6_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 139 'load' 'out_v_6_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 140 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_7_load = load i6 %out_v_7_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 140 'load' 'out_v_7_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 141 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_8_load = load i6 %out_v_8_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 141 'load' 'out_v_8_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 142 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_9_load = load i6 %out_v_9_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 142 'load' 'out_v_9_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 143 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_10_load = load i6 %out_v_10_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 143 'load' 'out_v_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 144 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_11_load = load i6 %out_v_11_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 144 'load' 'out_v_11_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 145 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_12_load = load i6 %out_v_12_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 145 'load' 'out_v_12_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 146 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_13_load = load i6 %out_v_13_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 146 'load' 'out_v_13_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 147 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_14_load = load i6 %out_v_14_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 147 'load' 'out_v_14_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 148 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%out_v_15_load = load i6 %out_v_15_addr" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 148 'load' 'out_v_15_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 149 [1/1] (0.79ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %out_v_0_load, i4 1, i32 %out_v_1_load, i4 2, i32 %out_v_2_load, i4 3, i32 %out_v_3_load, i4 4, i32 %out_v_4_load, i4 5, i32 %out_v_5_load, i4 6, i32 %out_v_6_load, i4 7, i32 %out_v_7_load, i4 8, i32 %out_v_8_load, i4 9, i32 %out_v_9_load, i4 10, i32 %out_v_10_load, i4 11, i32 %out_v_11_load, i4 12, i32 %out_v_12_load, i4 13, i32 %out_v_13_load, i4 14, i32 %out_v_14_load, i4 15, i32 %out_v_15_load, i32 <undef>, i4 %trunc_ln55_1" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 149 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %tmp_s" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 150 'bitcast' 'bitcast_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln60 = muxlogic i32 %bitcast_ln60"   --->   Operation 151 'muxlogic' 'muxLogicAXIMData_to_write_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln60 = muxlogic i4 15"   --->   Operation 152 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.08ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem3_addr, i32 %bitcast_ln60, i4 15" [kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55]   --->   Operation 153 'write' 'write_ln60' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 154 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 154 'ret' 'ret_ln0' <Predicate = (icmp_ln55)> <Delay = 0.28>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.503ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i153' [56]  (0.393 ns)
	'load' operation 10 bit ('i153_load', kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55) on local variable 'i153' [59]  (0.000 ns)
	'add' operation 10 bit ('i', kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55) [60]  (0.717 ns)
	'store' operation 0 bit ('store_ln55', kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55) of variable 'i', kernel_MHSA.cpp:55->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55 on local variable 'i153' [155]  (0.393 ns)

 <State 2>: 2.755ns
The critical path consists of the following:
	'load' operation 32 bit ('out_v_0_load', kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55) on array 'out_v_0' [118]  (0.883 ns)
	'sparsemux' operation 32 bit ('tmp_s', kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55) [149]  (0.790 ns)
	'muxlogic' operation 0 bit ('muxLogicAXIMData_to_write_ln60') [151]  (0.000 ns)
	bus write operation ('write_ln60', kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55) on port 'gmem3' (kernel_MHSA.cpp:60->kernel_MHSA.cpp:55->kernel_MHSA.cpp:55) [153]  (1.082 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
