$date
	Sat Aug 30 12:04:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_comparator_4bit $end
$var wire 1 ! A_lt_B $end
$var wire 1 " A_gt_B $end
$var wire 1 # A_eq_B $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var reg 1 # A_eq_B $end
$var reg 1 " A_gt_B $end
$var reg 1 ! A_lt_B $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10000
0#
1"
b110 %
b110 '
b1010 $
b1010 &
#20000
1!
0"
b1110 %
b1110 '
b101 $
b101 &
#30000
1#
0!
b1111 %
b1111 '
b1111 $
b1111 &
#40000
0#
1!
b100 %
b100 '
b11 $
b11 &
#50000
