
source do.tcl
[36mDesign Init(B[m
Information: User units loaded from library 'd_cells_hd' (LNK-040)
Opening block 'dlib:design/dp_out.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Saving library 'dlib' as 'work/dlib'
Closing all libraries...
Opening block 'dlib:design/dp_out.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/dp_out.design
Design 'radiation_sensor_digital_top' was successfully linked.
Information: Saving block 'dlib:design/dp_out.design'
Information: Saving 'dlib:design/dp_out.design' to 'dlib:design/pnr_design_init.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/pnr_design_init.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_design_init.design
Design 'radiation_sensor_digital_top' was successfully linked.
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:42:09 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2305/2305
Ground net VSS                2305/2305
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
[32mBegin building search trees for block dlib:design/pnr_design_init.design
Done building search trees for block dlib:design/pnr_design_init.design (time 0s)
Command check_pg_drc started  at Mon Feb 28 17:42:09 2022
Command check_pg_drc finished at Mon Feb 28 17:42:09 2022
CPU usage for check_pg_drc: 0.01 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.01 seconds ( 0.00 hours)
No errors found.
(B[m
Saving all libraries...
Information: Saving block 'dlib:design/pnr_design_init.design'
Information: Saving 'dlib:design/pnr_design_init.design' to 'dlib:design/pnr_place_opt.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/pnr_place_opt.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mPlace OPT(B[m

check_design -ems_database logs/check_design.pre_placement_stage -checks pre_placement_stage
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : radiation_sensor_digital_top
 Version: P-2019.03
 Date   : Mon Feb 28 17:42:09 2022
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   174        The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   72         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 247 EMS messages : 0 errors, 246 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173           1          There are no relative placement groups in the design.
  PVT-032             2          Corner %s: no PVT mismatches.
  ----------------------------------------------------------------------------------------------------
  Total 3 non-EMS messages : 0 errors, 0 warnings, 3 info.
  ----------------------------------------------------------------------------------------------------

[36mInformation: EMS database is saved to file 'logs/check_design.pre_placement_stage.ems'.(B[m
[36mInformation: Non-EMS messages are saved into file 'check_design2022Feb28174209.log'.(B[m
1

****************************************
Report : check_physical_constraints
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:42:10 2022
****************************************
[33mWarning: The spacing of layer 'NWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'DIFF' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'MV' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'NIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PWBLK' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'POLY1' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CONT' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIA1' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PAD' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIA2' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIA3' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'SBLK' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIATPL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM2' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM3' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'MRES' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'AML' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'NOPIM' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIATP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HRES' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'DNWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HVGOX' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HVPWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HVNWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PDD' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'DEPL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'ISOPW' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'DNWELLMV' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HVDEPL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM23F' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH23F' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM34F' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH34F' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'BNIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'ULN' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'UVWIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'ANODOP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CATDOP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HNW' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'NDF' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PDF' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH2' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH3' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[36mInformation: The layer 'MET2' does not contain any PG shapes. (DCHK-104)(B[m
[36mInformation: The layer 'MET3' does not contain any PG shapes. (DCHK-104)(B[m
[36mInformation: The layer 'MET4' does not contain any PG shapes. (DCHK-104)(B[m
1

Scenario virtual_scenario (mode virtual_scenario corner virtual_scenario) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario virtual_scenario_bc (mode virtual_scenario_bc corner virtual_scenario_bc) is active for hold/leakage_power/dynamic_power/min_capacitance analysis.
Information: Reading file '/home/aparlane/fiuba_thesis/hdl/synth_pnr/synth/work/out_prop.saif'. (POW-073)
Automatic search for SAIF instance radiation_sensor_digital_top
Warning: Object for 'INSTANCE pause_n_latch_sync' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part2' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part2/tx_inst' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part2/tx_inst/bc_inst' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part2/sd_inst' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part3' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part3/framing_inst' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst' not found. (POW-011)
Warning: Object for 'INSTANCE clk_gate_iso14443a_inst/part3/framing_inst/s_inst' not found. (POW-011)
Note - message 'POW-011' limit (10) exceeded. Remainder will be suppressed.

SAIF                matched        not matched   in saif
--------------------------------------------------------
INSTANCE       632 ( 97.4%)        17 (  2.6%)       649
PORT           809 (100.0%)         0 (  0.0%)       809
NET              0 (  0.0%)         0 (  0.0%)         0
IOPATH           0 (  0.0%)         0 (  0.0%)         0
LEAKAGE          0 (  0.0%)         0 (  0.0%)         0


[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314670 ohm/um, via_r = 4.835069 ohm/cut, c = 0.139230 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.141431 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
[36mInformation: CTS will work on the following scenarios. (CTS-101)(B[m
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
[36mInformation: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)(B[m
[36mInformation: Clock derating is enabled(B[m

CTS related app options set by user:
   cts.compile.power_opt_mode = all

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

[36mInformation: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)(B[m

[36mInformation: Total 52 ICGs are unique in the design. (CTS-126)(B[m
[36mInformation: clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_adapter_inst/cached_adc_value_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_adapter_inst/status_flags_reg[error]/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch: reason - unique (CTS-127)(B[m
Note - message 'CTS-127' limit (10) exceeded. Remainder will be suppressed.

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       54
    Merged                    2
    Survived                  1
    Removed                   1
    Skipped                   52
      Unique                  52
    ICG at the end            53

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Begin building search trees for block dlib:design/pnr_place_opt.design
Done building search trees for block dlib:design/pnr_place_opt.design (time 0s)
Running initial placement
----------------------------------------------------------------
running create_placement
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2340, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 114, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
Info: embedded eLpp will optimize for scenario virtual_scenario
Info: embedded eLpp will optimize for scenario virtual_scenario_bc
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
[36mInformation: Doing activity propagation for mode 'virtual_scenario_bc' and corner 'virtual_scenario_bc' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario_bc (POW-052)(B[m
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
[36mInformation: Activity for scenario virtual_scenario was cached, no propagation required. (POW-005)(B[m
[36mInformation: Activity for scenario virtual_scenario_bc was cached, no propagation required. (POW-005)(B[m
*************************************************************************************
******************* ELPP Weight LITE ************************************************
-------------------------------------------------------------------------------------
                     Number of Nets: 2512
             Number of Non-Clk Nets: 2372
  Number of Nets Near 0 Toggle-Rate: 2111
                    Max Toggle Rate: 0.0242
                Average Toggle Rate: 0.0007
                       Weight Range: (0.0000, 33.5401)
 * 51 nets are filtered out.
*************************************************************************************
************************************************************************************
************************ Net Weight Report *****************************************
------------------------------------------------------------------------------------
                   Weights Included: ELPP  
                     Number of Nets: 2340
                         Amt factor: 0.1
                       Weight Range: (0.9, 4.25401)
************************************************************************************
Restructuring in 44 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
[36mInformation: Automatic timing control is enabled.(B[m
Using worst RC corner 'virtual_scenario' for buffer aware analysis.
DTDP placement: scenario=virtual_scenario
Selected 321 sequential cells for slack balancing.
Completed transferring placement data.
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.87. (PLACE-027)(B[m
Creating placement from scratch.
coarse place 0% done.
coarse place 10% done.
coarse place 20% done.
coarse place 30% done.
coarse place 40% done.
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
[36mInformation: Coarse placer weighted wire length estimate = 8.0042e+08(B[m
START_CMD: optimize_dft        CPU:     19 s ( 0.01 hr) ELAPSE:     19 s ( 0.01 hr) MEM-PEAK:   462 Mb Mon Feb 28 17:42:19 2022
END_CMD: optimize_dft          CPU:     19 s ( 0.01 hr) ELAPSE:     19 s ( 0.01 hr) MEM-PEAK:   462 Mb Mon Feb 28 17:42:19 2022
----------------------------------------------------------------

Running initial HFS and DRC step.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Current block utilization is '0.75700', effective utilization is '0.75697'. (OPT-055)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314670 ohm/um, via_r = 4.835069 ohm/cut, c = 0.138815 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139344 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2340, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 125, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:19     0.000     0.000 55035.547     0.000     0.000        15       470         0     0.000       462 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 1 gates / 51 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:25     0.000     0.000 55023.004     0.000     0.000        15       470         0     0.000       551 


    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = 0.231452, TNHS = 25.558624, NHVP = 216

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:25     0.000     0.000 55023.004     0.000     0.000        15       470         0     0.000       553    -0.231

ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Found 1 buffer-tree drivers
Core Area = 14 X 14 ()

Roi-HfsDrc SN: 3403505 (3000.000000)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [1] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:           15            5
  Inverters:            7            4
------------ ------------ ------------
      Total:           22            9
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.62 sec ELAPSE 0 hr : 0 min : 0.62 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 583164 K / inuse 569524 K
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314659 ohm/um, via_r = 4.835052 ohm/cut, c = 0.138112 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139234 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2327, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 117, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:26     0.000     0.000 55208.652     0.000     0.000         5       467         0     0.000       569 


    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:26     0.000     0.000 55208.652     0.000     0.000         5       467         0     0.000       569 


[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314659 ohm/um, via_r = 4.835052 ohm/cut, c = 0.138112 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139234 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Current block utilization is '0.75940', effective utilization is '0.75935'. (OPT-055)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2327, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2327, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:27     0.000     0.000 55208.652     0.000     0.000         5       467         0     0.000       569 

Running initial optimization step.
npo-place-opt command begin                   CPU:    26 s (  0.01 hr )  ELAPSE:    27 s (  0.01 hr )  MEM-PEAK:   569 MB

npo-place-opt timing update complete          CPU:    26 s (  0.01 hr )  ELAPSE:    27 s (  0.01 hr )  MEM-PEAK:   569 MB

npo-place-opt initial QoR
_________________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 423776.000
    2   *        -          -        -      -        -          -      -        -          -        -     58.007
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 423776.000     55208.65       2290          5        467
--------------------------------------------------------------------------------------------------------------------

npo-place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 423776.000     55208.65       2290
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
npo-place-opt initialization complete         CPU:    29 s (  0.01 hr )  ELAPSE:    30 s (  0.01 hr )  MEM-PEAK:   569 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m

npo-place-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0       0.055   423776.00           0.008       569

npo-place-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       0.055   423776.00           0.008       569

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0       0.055   423776.00           0.009       569

npo-place-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       0.055   424442.66           0.009       569

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1679 
Printing options for 'route.common.*'
common.allow_pg_as_shield                               :        true                
common.check_and_update_via_regions_by_design_tech_file :        false               
common.check_shield                                     :        true                
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_within_pins_by_layer_name                :                            
common.continue_with_frozen_global_route                :        false               
common.crosstalk_effort_level                           :        low                 
common.debug_read_patterned_metal_shapes                :        false               
common.derive_connect_within_pin_via_region             :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_multi_thread                              :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.floorplan_aware_hier_va_gr                       :        true                
common.forbid_new_metal_by_layer_name                   :                            
common.forbid_odd_pitch_jog_by_layer_name               :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.optimize_for_pin_access                          :        false               
common.pg_shield_distance_threshold                     :        0                   
common.pin_spacing_control_mode                         :        true                
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.process_pg_augmentation_shapes                   :        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.secondary_pg_pin_effort_level                    :        hard                
common.separate_tie_off_from_secondary_pg               :        false               
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.skip_pnet_ignore_shapes                          :        false               
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.treat_via_array_as_big_via                       :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.voltage_area_aware                               :        relaxed             
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            

Printing options for 'route.global.*'
global.auto_gcell                                       :        true                
global.bail_out_for_high_congestion                     :        false               
global.cgr_runtime_improvement                          :        true                
global.coarse_grid_refinement                           :        true                
global.congestion_consistent_mode                       :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.effort_level                                     :        medium              
global.enable_clock_routing_wide_ndr_flow               :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.interactive_multithread_mode                     :        true                
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.ndr_dr_shape_as_blockage                         :        true                
global.pin_access_factor                                :        1                   
global.report_congestion_enable_cell_snapping           :        false               
global.report_congestion_ignore_buffers                 :        false               
global.river_routing_extra_effort                       :        false               
global.routing_corridor_fast_mode                       :        true                
global.stats_silent_mode                                :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.use_partially_blocked_track_on_zero_cap_gcell    :        false               
global.via_cut_modeling                                 :        false               
global.via_density                                      :        0                   
global.via_optimization                                 :        true                
global.voltage_area_corner_track_utilization            :        100                 

Begin global routing.
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIATP
Successfully added cut lay VIATPL
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
track auto-fill added 0 tracks on MET1
track auto-fill added 0 tracks on MET2
track auto-fill added 0 tracks on MET3
track auto-fill added 0 tracks on MET4
track auto-fill added 1 tracks on METTP
track auto-fill added 1 tracks on METTPL
[36mInformation: Skipping internal port IQ of LSGCPHDLLX0.frame as it is not physical. (ZRT-585)(B[m
Found 0 pin access route guide groups.
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Total number of nets = 2267, of which 0 are not extracted
Total number of open nets = 2236, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   68  Alloctr   68  Proc    0 
[DBIn Done] Total (MB): Used   73  Alloctr   74  Proc 1679 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1679 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 1679 
Net statistics:
Total number of nets     = 2267
Number of nets to route  = 2236
31 nets are fully connected,
 of which 31 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1679 
Average gCell capacity  1.62     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   74  Alloctr   75  Proc 1679 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   74  Alloctr   75  Proc 1679 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  106  Alloctr  107  Proc 1711 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
placement fast mode ON
multi gcell levels ON

Start GR phase 0
54.70 % of the nets are routed.
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  108  Alloctr  108  Proc 1711 
Initial. Routing result:
Initial. Both Dirs: Overflow =   136 Max = 5 GRCs =   146 (1.68%)
Initial. H routing: Overflow =    17 Max = 2 (GRCs =  4) GRCs =    28 (0.64%)
Initial. V routing: Overflow =   119 Max = 5 (GRCs =  1) GRCs =   118 (2.71%)
Initial. MET1       Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. MET2       Overflow =   119 Max = 5 (GRCs =  1) GRCs =   118 (2.71%)
Initial. MET3       Overflow =    15 Max = 2 (GRCs =  4) GRCs =    26 (0.60%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 66633.74
Initial. Layer MET1 wire length = 985.75
Initial. Layer MET2 wire length = 25968.62
Initial. Layer MET3 wire length = 31539.55
Initial. Layer MET4 wire length = 7804.32
Initial. Layer METTP wire length = 335.51
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 13439
Initial. Via VIA12D_R count = 6988
Initial. Via VIA23D_R count = 5815
Initial. Via VIA34D_R count = 628
Initial. Via VIA4TD_R count = 8
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  108  Alloctr  108  Proc 1711 
phase1. Routing result:
phase1. Both Dirs: Overflow =    13 Max = 2 GRCs =    15 (0.17%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. V routing: Overflow =    11 Max = 2 (GRCs =  2) GRCs =    12 (0.28%)
phase1. MET1       Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. MET2       Overflow =    11 Max = 2 (GRCs =  2) GRCs =    12 (0.28%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 66636.13
phase1. Layer MET1 wire length = 985.75
phase1. Layer MET2 wire length = 25932.93
phase1. Layer MET3 wire length = 31461.71
phase1. Layer MET4 wire length = 7841.57
phase1. Layer METTP wire length = 414.17
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 13446
phase1. Via VIA12D_R count = 6988
phase1. Via VIA23D_R count = 5814
phase1. Via VIA34D_R count = 634
phase1. Via VIA4TD_R count = 10
phase1. Via VIAT6L_R count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  108  Alloctr  108  Proc 1711 

Congestion utilization per direction:
Average vertical track utilization   = 18.65 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 18.67 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1711 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  102  Alloctr  103  Proc   32 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1711 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1711 
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
npo-place-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0       0.054   420580.78           0.010       601
npo-place-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0       0.054   420580.78           0.010       601
npo-place-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         0       0.054   420580.78           0.010       601
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         0       0.054   420580.78           0.010       626
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         0       0.054   420580.78           0.010       626

npo-place-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       0.054   420580.78           0.010       626

npo-place-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0       0.054   420580.78           0.010       626

npo-place-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0       0.054   420580.78           0.010       626
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
[36mInformation: Current block utilization is '0.74730', effective utilization is '0.74731'. (OPT-055)(B[m
chip utilization before DTDP: 0.75
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Snapped 2219 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1736 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1736 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 1736 
Net statistics:
Total number of nets     = 2267
Number of nets to route  = 2236
31 nets are fully connected,
 of which 31 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1736 
Average gCell capacity  2.29     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   74  Alloctr   75  Proc 1736 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   74  Alloctr   75  Proc 1736 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  106  Alloctr  107  Proc 1736 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  108  Alloctr  108  Proc 1736 
Initial. Routing result:
Initial. Both Dirs: Overflow =   204 Max = 6 GRCs =   190 (2.18%)
Initial. H routing: Overflow =    27 Max = 2 (GRCs =  6) GRCs =    40 (0.92%)
Initial. V routing: Overflow =   176 Max = 6 (GRCs =  1) GRCs =   150 (3.44%)
Initial. MET1       Overflow =     9 Max = 2 (GRCs =  1) GRCs =     8 (0.18%)
Initial. MET2       Overflow =   175 Max = 6 (GRCs =  1) GRCs =   148 (3.40%)
Initial. MET3       Overflow =    18 Max = 2 (GRCs =  5) GRCs =    32 (0.73%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69394.14
Initial. Layer MET1 wire length = 1644.32
Initial. Layer MET2 wire length = 27587.76
Initial. Layer MET3 wire length = 30657.47
Initial. Layer MET4 wire length = 8929.64
Initial. Layer METTP wire length = 574.96
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 13645
Initial. Via VIA12D_R count = 7097
Initial. Via VIA23D_R count = 5707
Initial. Via VIA34D_R count = 824
Initial. Via VIA4TD_R count = 17
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  108  Alloctr  108  Proc 1736 
phase1. Routing result:
phase1. Both Dirs: Overflow =    26 Max = 3 GRCs =    25 (0.29%)
phase1. H routing: Overflow =     8 Max = 2 (GRCs =  1) GRCs =     8 (0.18%)
phase1. V routing: Overflow =    18 Max = 3 (GRCs =  1) GRCs =    17 (0.39%)
phase1. MET1       Overflow =     8 Max = 2 (GRCs =  1) GRCs =     8 (0.18%)
phase1. MET2       Overflow =    18 Max = 3 (GRCs =  1) GRCs =    17 (0.39%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69394.14
phase1. Layer MET1 wire length = 1641.94
phase1. Layer MET2 wire length = 27606.27
phase1. Layer MET3 wire length = 30630.31
phase1. Layer MET4 wire length = 8911.13
phase1. Layer METTP wire length = 604.50
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 13648
phase1. Via VIA12D_R count = 7097
phase1. Via VIA23D_R count = 5708
phase1. Via VIA34D_R count = 824
phase1. Via VIA4TD_R count = 19
phase1. Via VIAT6L_R count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  108  Alloctr  108  Proc 1736 

Congestion utilization per direction:
Average vertical track utilization   = 19.61 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 17.75 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1736 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  102  Alloctr  102  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1736 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1736 
Using per-layer congestion maps for congestion reduction.
[36mInformation: 1.12% of design has horizontal routing density above target_routing_density of 0.80.(B[m
[36mInformation: 1.58% of design has vertical routing density above target_routing_density of 0.80.(B[m
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)(B[m
coarse place 100% done.
[36mInformation: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.75 to 0.75. (PLACE-030)(B[m
[36mInformation: Coarse placer weighted wire length estimate = 7.32687e+08(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2265, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2265, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
eLpp: using low effort
eLpp: will optimize for scenario virtual_scenario
eLpp: will optimize for scenario virtual_scenario_bc
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
[36mInformation: Doing activity propagation for mode 'virtual_scenario_bc' and corner 'virtual_scenario_bc' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario_bc (POW-052)(B[m
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
eLpp: of 2265 nets, 581 have non-zero toggle rates, with a max toggle rate of 0.024
eLpp: created weights for 2265 nets with range (0.9000 - 3.8996)
Start transferring placement data.
************************************************************************************
************************ Net Weight Report *****************************************
------------------------------------------------------------------------------------
                   Weights Included: ELPP  
                     Number of Nets: 2265
                         Amt factor: 0.1
                       Weight Range: (0.9, 3.89961)
************************************************************************************
[36mInformation: Automatic timing control is enabled.(B[m
DTDP placement: scenario=virtual_scenario
Completed transferring placement data.
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)(B[m
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
[36mInformation: Coarse placer weighted wire length estimate = 7.63846e+08(B[m
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 2228 out of 2228 cells, ratio = 1.000000
Total displacement = 21525.261719(um)
Max displacement = 87.267998(um), HFSINV_6538_1 (143.639999, 250.039993, 0) => (101.277000, 206.815002, 6)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314682 ohm/um, via_r = 4.835085 ohm/cut, c = 0.136967 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138308 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2265, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2265, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2236        Yes DEFAULT_VA

[33mWarning: max_legality_failures=5000 ignored.(B[m
        To use it, set limit_legality_checks to true.
[33mWarning: max_legality_check_range=500 ignored.(B[m
        To use it, set limit_legality_checks to true.
Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2236
number of references:               227
number of site rows:                 60
number of locations attempted:    54103
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2236 (21681 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            1.545 um ( 0.34 row height)
rms weighted cell displacement:   1.545 um ( 0.34 row height)
max cell displacement:            6.622 um ( 1.48 row height)
avg cell displacement:            1.356 um ( 0.30 row height)
avg weighted cell displacement:   1.356 um ( 0.30 row height)
number of cells moved:             2234
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U1861 (INHDLLX1)
  Input location: (278.027,162.778)
  Legal location: (278.04,169.4)
  Displacement:   6.622 um ( 1.48 row height)
Cell: U3302 (INHDLLX1)
  Input location: (278.299,126.676)
  Legal location: (278.04,120.12)
  Displacement:   6.561 um ( 1.46 row height)
Cell: U2794 (NA2I1HDLLX1)
  Input location: (105.363,23.4636)
  Legal location: (105.56,17.08)
  Displacement:   6.387 um ( 1.43 row height)
Cell: U1958 (INHDLLX1)
  Input location: (277.886,99.5811)
  Legal location: (278.04,93.24)
  Displacement:   6.343 um ( 1.42 row height)
Cell: U2218 (INHDLLX1)
  Input location: (274.823,242.935)
  Legal location: (274.68,236.6)
  Displacement:   6.337 um ( 1.41 row height)
Cell: U2907 (NA22HDLLX1)
  Input location: (15.5854,256.346)
  Legal location: (15.4,250.04)
  Displacement:   6.308 um ( 1.41 row height)
Cell: U3328 (INHDLLX1)
  Input location: (216.639,256.312)
  Legal location: (216.44,250.04)
  Displacement:   6.275 um ( 1.40 row height)
Cell: U2250 (NO3HDLLX1)
  Input location: (15.6216,90.5012)
  Legal location: (15.4,84.28)
  Displacement:   6.225 um ( 1.39 row height)
Cell: U2945 (INHDLLX1)
  Input location: (207.29,104.947)
  Legal location: (206.92,111.16)
  Displacement:   6.224 um ( 1.39 row height)
Cell: HFSINV_10731_3 (INHDX1)
  Input location: (128.152,203.681)
  Legal location: (127.96,209.72)
  Displacement:   6.042 um ( 1.35 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 2234 out of 2236 cells, ratio = 0.999106
Total displacement = 3972.308350(um)
Max displacement = 7.873600(um), U2487 (187.796906, 185.196701, 0) => (182.279999, 187.320007, 4)
Displacement histogram:
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314682 ohm/um, via_r = 4.835085 ohm/cut, c = 0.137108 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139012 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2273, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2273, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-place-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       0.054   433581.75           0.011       626
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314682 ohm/um, via_r = 4.835085 ohm/cut, c = 0.137108 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139012 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2273, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2273, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
Running final optimization step.

npo-place-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0       0.054   433581.75           0.011       626
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0       0.054   433581.75           0.013       626
npo-place-opt optimization Phase 14 Iter  2         0.00        0.00      0.00         0       0.054   433581.75           0.013       626

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
npo-place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       0.054   433581.75           0.013       626
Info: place_opt CCD Max prepone offset set to 0.100000 (user unit), Max postpone offset set to 0.066667 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.783657, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.230940, TNHS = -26.795187, NHVP = 222

    Scenario virtual_scenario (setup) WNS = 1.78366, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.23094, TNHS = -26.7952, NHVP = 222
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.783657, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.692108, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.230940, TNHS = -26.795186, NHVP = 222
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Legalizer's PDC rule check is NOT enabled(B[m
[36mInformation: Legalizer's advanced rule check is NOT enabled(B[m
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.783657, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.214662, TNHS = -24.407339, NHVP = 220

    Scenario virtual_scenario (setup) WNS = 1.78366, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.214662, TNHS = -24.4073, NHVP = 220
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.783657, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.692108, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.214662, TNHS = -24.407339, NHVP = 220
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:00.99u 00:00:00.00s 00:00:01.00e: 
npo-place-opt optimization Phase 15 Iter  2         0.00        0.00      0.00         0       0.054   433581.75           0.013       642
npo-place-opt optimization Phase 15 Iter  3         0.00        0.00      0.00         0       0.054   433581.75           0.013       642
npo-place-opt optimization Phase 15 Iter  4         0.00        0.00      0.00         0       0.054   433581.75           0.013       642
npo-place-opt optimization Phase 15 Iter  5         0.00        0.00      0.00         0       0.054   433581.75           0.013       642
Info: place_opt CCD Max prepone offset set to 0.200000 (user unit), Max postpone offset set to 0.133333 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.783657, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.214662, TNHS = -24.407339, NHVP = 220

    Scenario virtual_scenario (setup) WNS = 1.78366, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.214662, TNHS = -24.4073, NHVP = 220
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.783657, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.692108, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.214662, TNHS = -24.407339, NHVP = 220
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Legalizer's PDC rule check is NOT enabled(B[m
[36mInformation: Legalizer's advanced rule check is NOT enabled(B[m
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.783657, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.214662, TNHS = -22.112778, NHVP = 216

    Scenario virtual_scenario (setup) WNS = 1.78366, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.214662, TNHS = -22.1128, NHVP = 216
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.783657, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.692108, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.214662, TNHS = -22.112777, NHVP = 216
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:00.94u 00:00:00.00s 00:00:00.94e: 
npo-place-opt optimization Phase 15 Iter  6         0.00        0.00      0.00         0       0.054   433581.75           0.014       644
npo-place-opt optimization Phase 15 Iter  7         0.00        0.00      0.00         0       0.054   433581.75           0.014       644
npo-place-opt optimization Phase 15 Iter  8         0.00        0.00      0.00         0       0.054   433581.75           0.014       644
Info: place_opt CCD Max prepone offset set to 0.300000 (user unit), Max postpone offset set to 0.200000 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.783657, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.214662, TNHS = -22.112778, NHVP = 216

    Scenario virtual_scenario (setup) WNS = 1.78366, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.214662, TNHS = -22.1128, NHVP = 216
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.783657, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.692108, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.214662, TNHS = -22.112777, NHVP = 216
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Legalizer's PDC rule check is NOT enabled(B[m
[36mInformation: Legalizer's advanced rule check is NOT enabled(B[m
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.783657, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.214662, TNHS = -19.879791, NHVP = 216

    Scenario virtual_scenario (setup) WNS = 1.78366, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.214662, TNHS = -19.8798, NHVP = 216
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.783657, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.692108, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.214662, TNHS = -19.879791, NHVP = 216
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:00.96u 00:00:00.00s 00:00:00.97e: 
npo-place-opt optimization Phase 15 Iter  9         0.00        0.00      0.00         0       0.054   433581.75           0.014       644
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 15 Iter 10         0.00        0.00      0.00         0       0.054   433581.75           0.014       644

npo-place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       0.054   433581.75           0.014       644

npo-place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0       0.054   433581.75           0.014       644

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0       0.054   433581.75           0.014       644

npo-place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       0.054   433581.75           0.014       644

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       0.051   618844.00           0.015       644
npo-place-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         0       0.051   618844.00           0.015       644

npo-place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       0.051   618844.00           0.015       644

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       0.051   618844.00           0.015       644

npo-place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       0.051   618844.00           0.015       644

npo-place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0       0.051   621221.62           0.015       644
npo-place-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         0       0.051   621221.62           0.015       644

npo-place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       0.051   621221.62           0.015       644

npo-place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0       0.051   621221.62           0.015       644

npo-place-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0       0.051   621221.62           0.015       644

npo-place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       0.051   621221.62           0.015       644
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2236        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2236
number of references:               220
number of site rows:                 60
number of locations attempted:    46332
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2236 (20304 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2452 (AO32HDX0)
  Input location: (250.04,182.84)
  Legal location: (250.04,182.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2779 (AO31HDX1)
  Input location: (83.72,39.48)
  Legal location: (83.72,39.48)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3438 (AO31HDX0)
  Input location: (94.92,245.56)
  Legal location: (94.92,245.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3427 (AO31HDX0)
  Input location: (92.12,218.68)
  Legal location: (92.12,218.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2599 (AN33HDX0)
  Input location: (139.16,196.28)
  Legal location: (139.16,196.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2820 (AO31HDX0)
  Input location: (157.08,151.48)
  Legal location: (157.08,151.48)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2252 (AND6HDX1)
  Input location: (24.92,97.72)
  Legal location: (24.92,97.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2146 (AND6HDX0)
  Input location: (238.28,223.16)
  Legal location: (238.28,223.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2597 (AN33HDX1)
  Input location: (123.48,182.84)
  Legal location: (123.48,182.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2763 (AO32HDX0)
  Input location: (57.4,52.92)
  Legal location: (57.4,52.92)
  Displacement:   0.000 um ( 0.00 row height)

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314771 ohm/um, via_r = 4.835217 ohm/cut, c = 0.136674 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138775 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2273, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2273, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

npo-place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       0.051   621221.62           0.015       644

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0       0.051   621221.62           0.015       644
npo-place-opt optimization Phase 30 Iter  2         0.00        0.00      0.00         0       0.051   621221.62           0.015       644
npo-place-opt optimization Phase 30 Iter  3         0.00        0.00      0.00         0       0.051   621221.62           0.015       644
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 30 Iter  4         0.00        0.00      0.00         0       0.051   621221.62           0.015       644
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 30 Iter  5         0.00        0.00      0.00         0       0.051   621221.62           0.015       644

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0       0.051   621221.62           0.015       644
npo-place-opt optimization Phase 31 Iter  2         0.00        0.00      0.00         0       0.051   621221.62           0.015       644

npo-place-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0       0.051   621221.62           0.015       644
npo-place-opt optimization Phase 32 Iter  2         0.00        0.00      0.00         0       0.051   621221.62           0.015       644

npo-place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0       0.051   621221.62           0.015       644
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2236        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2236
number of references:               220
number of site rows:                 60
number of locations attempted:    46332
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2236 (20304 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2452 (AO32HDX0)
  Input location: (250.04,182.84)
  Legal location: (250.04,182.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2779 (AO31HDX1)
  Input location: (83.72,39.48)
  Legal location: (83.72,39.48)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3438 (AO31HDX0)
  Input location: (94.92,245.56)
  Legal location: (94.92,245.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3427 (AO31HDX0)
  Input location: (92.12,218.68)
  Legal location: (92.12,218.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2599 (AN33HDX0)
  Input location: (139.16,196.28)
  Legal location: (139.16,196.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2820 (AO31HDX0)
  Input location: (157.08,151.48)
  Legal location: (157.08,151.48)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2252 (AND6HDX1)
  Input location: (24.92,97.72)
  Legal location: (24.92,97.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2146 (AND6HDX0)
  Input location: (238.28,223.16)
  Legal location: (238.28,223.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2597 (AN33HDX1)
  Input location: (123.48,182.84)
  Legal location: (123.48,182.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2763 (AO32HDX0)
  Input location: (57.4,52.92)
  Legal location: (57.4,52.92)
  Displacement:   0.000 um ( 0.00 row height)

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314771 ohm/um, via_r = 4.835217 ohm/cut, c = 0.136674 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138775 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2273, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2273, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-place-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         0       0.051   621221.62           0.016       644

npo-place-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         0       0.051   621221.62           0.016       644
Enable dominated scenarios

npo-place-opt optimization complete                 0.00        0.00      0.00         0       0.051   621221.62           0.016       644
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.146947400933  9.868959364085  6.078342964085  2.744208841123  8.318151304907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.905001741094  2.705668208015  3.840679064440  3.750206553169  7.663494542299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.376703008244  5.862129596856  7.173013385364  9.669819499761  7.591423047087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.216152744270  4.575115524838  5.624097808820  7.826857753678  4.759179118263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.428099890222  9.589995767959  2.041949187119  3.921160367338  0.650428182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.649141233349  8.249896092760  3.504092505451  1.682716512888  7.173473218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.681370277496  1.012464341716  5.811731466269  5.826730383342  4.349323792435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.846171445633  1.260733350403  0.417982113533  1.833872965081  6.448597237188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.594447054997  2.305937521812  0.754808630179  1.961421911696  2.781343841418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.342268263619  7.457127525390  1.902040524529  5.623407759547  7.269303508696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.220525849418  7.545830367792  0.000576917956  5.833784056721  4.754527789445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.264574003718  4.024048633439  9.406882696875  2.789964161318  0.723234914657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.099065115238  7.972589322471  5.095010659611  1.512371970128  7.396832220513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.221988252880  5.812357642294  2.343752722627  0.037326205045  0.494720740392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.571922703167  6.657348237934  4.022618651365  6.796621002757  0.618502111981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.500804086014  9.249447823838  4.051814509534  5.907689719704  1.709552591590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.698436516996  9.537792075712  6.656485909097  9.409795058072  6.136933613139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.743988482351  9.146613658434  1.286816402201  9.569284760313  2.585884002480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.185009821230  5.311605523580  7.270335930810  7.178452060747  1.109925351474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.604667064520  9.203457754315  1.495330346745  7.734047817127  4.721461481592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.118598756924  6.971643380424  5.921200080218  9.647382889440  1.463872953161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.372589142593  3.981336717453  1.607035996408  5.274420334112  3.831851060490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.058495576609  4.275007601856  1.384268606444  0.375020105316  9.766385384229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.395565702324  4.581753730630  2.717502038536  4.966981499976  1.759188234708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.189593910465  5.452067422874  3.562600480882  0.782685225367  8.475953841826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.700726244710  7.953449003443  6.204395338711  9.392116586733  8.065088368234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.422831488022  4.829439136924  7.350600670545  1.168271101288  8.717383871851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.026054382437  1.106796961829  3.581374566626  9.582673588334  2.434978829243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.242534409251  8.121523862798  0.041999631353  3.183387746508  1.644895273718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.117231050499  7.235043687730  5.075681103017  9.196142641169  6.278170834141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.392013171361  9.740262687188  3.190405392452  9.562340225954  7.726976800869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.980849839941  8.759033961328  5.000258931795  6.583378955672  1.475498228944

npo-place-opt final QoR
_______________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 621221.625
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -     96.068
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 621221.625     50938.68       2236          5        405
--------------------------------------------------------------------------------------------------------------------

npo-place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 621221.625     50938.68       2236

npo-place-opt command complete                CPU:    55 s (  0.02 hr )  ELAPSE:    56 s (  0.02 hr )  MEM-PEAK:   644 MB
npo-place-opt command statistics  CPU=29 sec (0.01 hr) ELAPSED=29 sec (0.01 hr) MEM-PEAK=0.629 GB
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:56     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

Running initial path_opt step.
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.480: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:01     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:01     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:01     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

Running incremental (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
[36mInformation: Current block utilization is '0.70060', effective utilization is '0.70062'. (OPT-055)(B[m
chip utilization before DTDP: 0.70
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1754 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1754 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 1754 
Net statistics:
Total number of nets     = 2275
Number of nets to route  = 2273
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1754 
Average gCell capacity  2.41     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   75  Proc 1754 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   75  Proc 1754 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  107  Proc 1754 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  108  Alloctr  109  Proc 1754 
Initial. Routing result:
Initial. Both Dirs: Overflow =   124 Max = 4 GRCs =   161 (1.85%)
Initial. H routing: Overflow =    11 Max = 1 (GRCs = 18) GRCs =    18 (0.41%)
Initial. V routing: Overflow =   112 Max = 4 (GRCs =  3) GRCs =   143 (3.28%)
Initial. MET1       Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.18%)
Initial. MET2       Overflow =   112 Max = 4 (GRCs =  3) GRCs =   142 (3.26%)
Initial. MET3       Overflow =     3 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 67402.99
Initial. Layer MET1 wire length = 1612.47
Initial. Layer MET2 wire length = 28577.58
Initial. Layer MET3 wire length = 28668.11
Initial. Layer MET4 wire length = 8234.16
Initial. Layer METTP wire length = 310.66
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 13469
Initial. Via VIA12D_R count = 7280
Initial. Via VIA23D_R count = 5520
Initial. Via VIA34D_R count = 661
Initial. Via VIA4TD_R count = 8
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  108  Alloctr  109  Proc 1754 
phase1. Routing result:
phase1. Both Dirs: Overflow =    13 Max = 3 GRCs =    14 (0.16%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. V routing: Overflow =    10 Max = 3 (GRCs =  1) GRCs =    11 (0.25%)
phase1. MET1       Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. MET2       Overflow =    10 Max = 3 (GRCs =  1) GRCs =    11 (0.25%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 67404.63
phase1. Layer MET1 wire length = 1596.68
phase1. Layer MET2 wire length = 28578.08
phase1. Layer MET3 wire length = 28685.05
phase1. Layer MET4 wire length = 8234.16
phase1. Layer METTP wire length = 310.66
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 13476
phase1. Via VIA12D_R count = 7278
phase1. Via VIA23D_R count = 5529
phase1. Via VIA34D_R count = 661
phase1. Via VIA4TD_R count = 8
phase1. Via VIAT6L_R count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  108  Alloctr  109  Proc 1754 

Congestion utilization per direction:
Average vertical track utilization   = 19.52 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 16.46 %
Peak    horizontal track utilization = 85.71 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  108  Proc 1754 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  102  Alloctr  103  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  108  Proc 1754 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1754 
Using per-layer congestion maps for congestion reduction.
[36mInformation: 0.71% of design has horizontal routing density above target_routing_density of 0.80.(B[m
[36mInformation: 1.61% of design has vertical routing density above target_routing_density of 0.80.(B[m
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)(B[m
coarse place 100% done.
[36mInformation: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.70 to 0.70. (PLACE-030)(B[m
[36mInformation: Coarse placer weighted wire length estimate = 7.17372e+08(B[m
ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
eLpp: using low effort
eLpp: will optimize for scenario virtual_scenario
eLpp: will optimize for scenario virtual_scenario_bc
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
[36mInformation: Doing activity propagation for mode 'virtual_scenario_bc' and corner 'virtual_scenario_bc' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario_bc (POW-052)(B[m
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
eLpp: of 2273 nets, 581 have non-zero toggle rates, with a max toggle rate of 0.024
eLpp: created weights for 2273 nets with range (0.9000 - 3.6708)
Start transferring placement data.
************************************************************************************
************************ Net Weight Report *****************************************
------------------------------------------------------------------------------------
                   Weights Included: ELPP  
                     Number of Nets: 2273
                         Amt factor: 0.1
                       Weight Range: (0.9, 3.67075)
************************************************************************************
[36mInformation: Automatic timing control is enabled.(B[m
DTDP placement: scenario=virtual_scenario
Completed transferring placement data.
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)(B[m
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
[36mInformation: Coarse placer weighted wire length estimate = 7.59128e+08(B[m
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 2236 out of 2236 cells, ratio = 1.000000
Total displacement = 18045.212891(um)
Max displacement = 43.779202(um), HFSINV_10731_3 (127.959999, 214.199997, 4) => (157.186096, 197.966904, 2)
Displacement histogram:
----------------------------------------------------------------
START_CMD: optimize_dft        CPU:     64 s ( 0.02 hr) ELAPSE:     64 s ( 0.02 hr) MEM-PEAK:   644 Mb Mon Feb 28 17:43:04 2022
END_CMD: optimize_dft          CPU:     64 s ( 0.02 hr) ELAPSE:     64 s ( 0.02 hr) MEM-PEAK:   644 Mb Mon Feb 28 17:43:04 2022
Fixing logic constant
Fixing logic constant
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314771 ohm/um, via_r = 4.835217 ohm/cut, c = 0.136674 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138775 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2273, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 111, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 89.60
INFO: Available logic one lib cells: LOGIC1HD LOGIC1HDLL 
INFO: Available logic zero lib cells: LOGIC0HD LOGIC0HDLL 
INFO: Tie cell support for abstract block enabled
INFO: Found 1 tie-hi cells with 1 load pins
INFO: Found 9 tie-low cells with 54 load pins
INFO: Number of nets with violations: 10
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
INFO: Removed 1 tie-hi cells
INFO: Removed 9 tie-low cells
INFO: Added 1 tie-hi cells
INFO: Added 9 tie-low cells
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2236        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2236
number of references:               220
number of site rows:                 60
number of locations attempted:    54389
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2236 (20304 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            1.501 um ( 0.34 row height)
rms weighted cell displacement:   1.501 um ( 0.34 row height)
max cell displacement:            5.857 um ( 1.31 row height)
avg cell displacement:            1.331 um ( 0.30 row height)
avg weighted cell displacement:   1.331 um ( 0.30 row height)
number of cells moved:             2233
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2445 (INHDLLX1)
  Input location: (132.965,269.337)
  Legal location: (133,263.48)
  Displacement:   5.857 um ( 1.31 row height)
Cell: U3195 (INHDLLX1)
  Input location: (202.51,113.219)
  Legal location: (207.48,111.16)
  Displacement:   5.380 um ( 1.20 row height)
Cell: U3207 (INHDLLX1)
  Input location: (227.7,121.451)
  Legal location: (222.6,120.12)
  Displacement:   5.271 um ( 1.18 row height)
Cell: U3042 (INHDLLX1)
  Input location: (128.847,217.16)
  Legal location: (125.16,214.2)
  Displacement:   4.728 um ( 1.06 row height)
Cell: U2590 (AN211HDLLX1)
  Input location: (115.116,126.663)
  Legal location: (111.16,129.08)
  Displacement:   4.636 um ( 1.03 row height)
Cell: U2027 (INHDLLX1)
  Input location: (137.009,157.596)
  Legal location: (133.56,160.44)
  Displacement:   4.470 um ( 1.00 row height)
Cell: U3272 (INHDLLX1)
  Input location: (149.755,117.041)
  Legal location: (152.6,120.12)
  Displacement:   4.192 um ( 0.94 row height)
Cell: U3238 (INHDLLX1)
  Input location: (104.829,152.73)
  Legal location: (102.2,155.96)
  Displacement:   4.164 um ( 0.93 row height)
Cell: U1861 (INHDLLX1)
  Input location: (278.484,158.656)
  Legal location: (281.4,155.96)
  Displacement:   3.971 um ( 0.89 row height)
Cell: U2037 (INHDLLX1)
  Input location: (213.713,257.191)
  Legal location: (210.84,254.52)
  Displacement:   3.923 um ( 0.88 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 2233 out of 2236 cells, ratio = 0.998658
Total displacement = 3839.780762(um)
Max displacement = 7.029100(um), U3195 (202.509506, 117.698601, 4) => (207.479996, 115.639999, 4)
Displacement histogram:
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314771 ohm/um, via_r = 4.835217 ohm/cut, c = 0.136674 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138775 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2273, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 112, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:04     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

Running incremental optimization step.
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.482: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:08     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.482: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()

    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 


    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 89.60
INFO: Available logic one lib cells: LOGIC1HD LOGIC1HDLL 
INFO: Available logic zero lib cells: LOGIC0HD LOGIC0HDLL 
INFO: Tie cell support for abstract block enabled
INFO: Found 1 tie-hi cells with 1 load pins
INFO: Found 9 tie-low cells with 54 load pins
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2236        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2236
number of references:               220
number of site rows:                 60
number of locations attempted:    46511
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2236 (20304 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2452 (AO32HDX0)
  Input location: (243.32,182.84)
  Legal location: (243.32,182.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2779 (AO31HDX1)
  Input location: (85.4,39.48)
  Legal location: (85.4,39.48)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3438 (AO31HDX0)
  Input location: (96.6,236.6)
  Legal location: (96.6,236.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3427 (AO31HDX0)
  Input location: (90.44,214.2)
  Legal location: (90.44,214.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2599 (AN33HDX0)
  Input location: (137.48,191.8)
  Legal location: (137.48,191.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2820 (AO31HDX0)
  Input location: (153.72,147)
  Legal location: (153.72,147)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2252 (AND6HDX1)
  Input location: (30.52,84.28)
  Legal location: (30.52,84.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2146 (AND6HDX0)
  Input location: (236.6,227.64)
  Legal location: (236.6,227.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2597 (AN33HDX1)
  Input location: (125.72,187.32)
  Legal location: (125.72,187.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2763 (AO32HDX0)
  Input location: (63,48.44)
  Legal location: (63,48.44)
  Displacement:   0.000 um ( 0.00 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 0 out of 2236 cells, ratio = 0.000000
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314771 ohm/um, via_r = 4.835217 ohm/cut, c = 0.136674 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138775 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2273, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 112, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:10     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.482: virtual_scenario: 0
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
ABF: Core Area = 14 X 14 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:10     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:10     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:10     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.482: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:10     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.482: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()

    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified

    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.482: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 


    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2236        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2236
number of references:               220
number of site rows:                 60
number of locations attempted:    46511
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2236 (20304 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2452 (AO32HDX0)
  Input location: (243.32,182.84)
  Legal location: (243.32,182.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2779 (AO31HDX1)
  Input location: (85.4,39.48)
  Legal location: (85.4,39.48)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3438 (AO31HDX0)
  Input location: (96.6,236.6)
  Legal location: (96.6,236.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3427 (AO31HDX0)
  Input location: (90.44,214.2)
  Legal location: (90.44,214.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2599 (AN33HDX0)
  Input location: (137.48,191.8)
  Legal location: (137.48,191.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2820 (AO31HDX0)
  Input location: (153.72,147)
  Legal location: (153.72,147)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2252 (AND6HDX1)
  Input location: (30.52,84.28)
  Legal location: (30.52,84.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2146 (AND6HDX0)
  Input location: (236.6,227.64)
  Legal location: (236.6,227.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2597 (AN33HDX1)
  Input location: (125.72,187.32)
  Legal location: (125.72,187.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2763 (AO32HDX0)
  Input location: (63,48.44)
  Legal location: (63,48.44)
  Displacement:   0.000 um ( 0.00 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 0 out of 2236 cells, ratio = 0.000000
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314771 ohm/um, via_r = 4.835217 ohm/cut, c = 0.136674 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138775 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2273, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 112, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

Running final path_opt step.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 50938.676     0.000     0.000         5       405         0     0.000       644 

INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:43:12 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2236/2236
Ground net VSS                2236/2236
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
[32mCommand check_pg_drc started  at Mon Feb 28 17:43:12 2022
Command check_pg_drc finished at Mon Feb 28 17:43:12 2022
CPU usage for check_pg_drc: 0.31 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.31 seconds ( 0.00 hours)
No errors found.
(B[m
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1754 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1754 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 1754 
Net statistics:
Total number of nets     = 2275
Number of nets to route  = 2273
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1754 
Average gCell capacity  3.62     on layer (1)    MET1
Average gCell capacity  31.13    on layer (2)    MET2
Average gCell capacity  29.14    on layer (3)    MET3
Average gCell capacity  29.82    on layer (4)    MET4
Average gCell capacity  11.27    on layer (5)    METTP
Average gCell capacity  2.69     on layer (6)    METTPL
Average number of tracks per gCell 30.94         on layer (1)    MET1
Average number of tracks per gCell 33.06         on layer (2)    MET2
Average number of tracks per gCell 30.94         on layer (3)    MET3
Average number of tracks per gCell 33.06         on layer (4)    MET4
Average number of tracks per gCell 15.53         on layer (5)    METTP
Average number of tracks per gCell 3.38  on layer (6)    METTPL
Number of gCells = 1632
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   74  Alloctr   75  Proc 1754 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   74  Alloctr   75  Proc 1754 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   40  Alloctr   40  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  114  Alloctr  115  Proc 1754 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  115  Alloctr  116  Proc 1754 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     4 (0.05%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET1       Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
Initial. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 51593.22
Initial. Layer MET1 wire length = 3909.09
Initial. Layer MET2 wire length = 16032.14
Initial. Layer MET3 wire length = 19407.72
Initial. Layer MET4 wire length = 11894.34
Initial. Layer METTP wire length = 349.93
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 7624
Initial. Via VIA12D_R count = 3811
Initial. Via VIA23D_R count = 2692
Initial. Via VIA34D_R count = 1108
Initial. Via VIA4TD_R count = 13
Initial. Via VIAT6L_R count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   41  Alloctr   41  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  115  Alloctr  116  Proc 1754 

Congestion utilization per direction:
Average vertical track utilization   = 25.80 %
Peak    vertical track utilization   = 72.73 %
Average horizontal track utilization = 25.92 %
Peak    horizontal track utilization = 75.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  115  Alloctr  116  Proc 1754 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  110  Alloctr  110  Proc    0 
[GR: Done] Total (MB): Used  115  Alloctr  116  Proc 1754 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -70  Alloctr  -70  Proc    0 
[DBOUT] Total (MB): Used   44  Alloctr   45  Proc 1754 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   39  Alloctr   39  Proc    0 
[End of Global Routing] Total (MB): Used   44  Alloctr   45  Proc 1754 
****************************************
Report : qor
        -summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:43:13 2022
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
virtual_scenario   (Setup)             1.78           0.00              0
Design             (Setup)             1.78           0.00              0

virtual_scenario_bc
                   (Hold)             -0.30         -61.85            431
Design             (Hold)             -0.30         -61.85            431
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          50938.68
Cell Area (netlist and physical only):        50938.68
Nets with DRC Violations:        0
Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:43:13 2022
****************************************

  Startpoint: clk_r_REG27_S13 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lm_out (output port)
  Mode: virtual_scenario
  Corner: virtual_scenario
  Scenario: virtual_scenario
  Path Group: default
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clk_r_REG27_S13/C (DFRRQHDX1)                    0.00      0.00 r
  clk_r_REG27_S13/Q (DFRRQHDX1)                    3.21      3.21 r
  lm_out (out)                                     0.01      3.22 r
  data arrival time                                          3.22

  max_delay to non-endpoint                        5.00      5.00
  data required time                                         5.00
  ------------------------------------------------------------------------
  data required time                                         5.00
  data arrival time                                         -3.22
  ------------------------------------------------------------------------
  slack (MET)                                                1.78


****************************************
Report : power
        -significant_digits 2
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:43:13 2022
****************************************
Information: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
Mode: virtual_scenario
Corner: virtual_scenario
Scenario: virtual_scenario
Voltage: 1.62
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port C on cell pause_n_latch_sync/pause_n_latched_reg for parameter Tinp. Lowest table value = 0.019200, highest table value = 8.203200, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell pause_n_latch_sync/pause_n_latched_reg for parameter Tinp. Lowest table value = 0.019200, highest table value = 8.203200, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A on cell U1867 for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 1.011600 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A on cell U1867 for parameter Cout. Lowest table value = inf, highest table value = inf, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A on cell U1868 for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 2.923412 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A on cell U1868 for parameter Cout. Lowest table value = inf, highest table value = inf, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port B on cell U1868 for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.460663 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port B on cell U1868 for parameter Cout. Lowest table value = inf, highest table value = inf, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A on cell U1870 for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.365639 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port A on cell U1870 for parameter Cout. Lowest table value = inf, highest table value = inf, value = 0.000000 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.
Warning: Fall toggles on pin clk_r_REG286_S1/Q are impossible given input states; converted to rise toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG53_S19/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG117_S21/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG47_S19/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG529_S1/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG562_S1/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG315_S1/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG495_S1/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG479_S1/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin clk_r_REG110_S22/Q are impossible given input states; converted to fall toggles. (POW-069)
Note - message 'POW-069' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 1.34e+08 pW ( 81.3%)
  Net Switching Power    = 3.10e+07 pW ( 18.7%)
Total Dynamic Power      = 1.65e+08 pW (100.0%)

Cell Leakage Power       = 6.24e+05 pW


  Attributes
  ----------
      u  -  User defined power group

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
clock_network             1.25e+08               2.10e+07               2.55e+04               1.46e+08    ( 88.2%)      
register                  3.80e+06               3.87e+06               4.42e+05               8.11e+06    (  4.9%)      
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
combinational             5.21e+06               6.16e+06               1.56e+05               1.15e+07    (  6.9%)      
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.34e+08 pW            3.10e+07 pW            6.24e+05 pW            1.66e+08 pW
****************************************
Report : constraint
        -all_violators
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:43:14 2022
****************************************

   late_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
Error: None of the specified scenarios are active for hold analysis. (UIC-057)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0



   Total number of violation(s): 0
Saving all libraries...
Information: Saving block 'dlib:design/pnr_place_opt.design'
Information: Saving 'dlib:design/pnr_place_opt.design' to 'dlib:design/pnr_cts.design'. (DES-028)
Closing all libraries...
Information: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)
Opening block 'dlib:design/pnr_cts.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mClock Tree Synthesis(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_cts.design
Design 'radiation_sensor_digital_top' was successfully linked.
Scenario virtual_scenario (mode virtual_scenario corner virtual_scenario) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario virtual_scenario_bc (mode virtual_scenario_bc corner virtual_scenario_bc) is active for hold/leakage_power/dynamic_power/min_capacitance analysis.
check_design -ems_database logs/check_design.pre_clock_tree_stage -checks pre_clock_tree_stage
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : radiation_sensor_digital_top
 Version: P-2019.03
 Date   : Mon Feb 28 17:43:15 2022
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'design_extraction'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   172        The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   72         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 245 EMS messages : 0 errors, 244 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101             1          %s will work on the following scenarios.
  CTS-107             1          %s will work on all clocks in active scenarios, including %d mas...
  PVT-032             2          Corner %s: no PVT mismatches.
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 0 warnings, 4 info.
  ----------------------------------------------------------------------------------------------------

[36mInformation: EMS database is saved to file 'logs/check_design.pre_clock_tree_stage.ems'.(B[m
[36mInformation: Non-EMS messages are saved into file 'check_design2022Feb28174315.log'.(B[m
1

Information: CTS will work on the following scenarios. (CTS-101)
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.compile.power_opt_mode = all

****************************************
Report : check_clock_tree
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:43:17 2022
****************************************

=================================================
Summary
=================================================

Tag           Count     Solution  Description
--------------------------------------------------------------------------------

---------------------------------------------
       Clock Definitions & Propagation
---------------------------------------------
CTS-002       0         None      There are active CTS scenarios with no clock definition.
CTS-004       0         None      There are generated clocks that cannot be reached by their master clock.
CTS-005       0         None      Generated clocks defined on bidirectional pins
CTS-019       0         None      Clocks propagate to output ports
CTS-905       0         None      There are clocks with no sinks
CTS-906       0         None      There are sinks with no clock
CTS-907       0         None      There are disabled timing arcs in the clock network

---------------------------------------------
               Reference Cells
---------------------------------------------
CTS-007       0         None      Failed to specify any clock buffers or inverters for CTS
CTS-008       0         None      Clock reference cells have dont_touch or dont_use
CTS-903       0         None      Cells instantiated in the clock network are not in the clock reference list
CTS-904       0         None      Some clock reference cells have no LEQ cell specified for resizing

---------------------------------------------
               Skew Balancing
---------------------------------------------
CTS-006       0         None      Balancing conflicts exist between different clocks
CTS-009       0         None      Cell instances in the clock tree have multiple conditional delay arcs between the same pins
CTS-908       0         None      Large phase delay in abstracted sub-blocks
CTS-910       0         None      Balance point constraints are defined downstream of another balance point or ignore point constraint
CTS-911       0         None      Clock pins downstream of a balance point or ignore point have been added to a skew group
CTS-913       0         None      Explicit ignore points have been added to a skew group, and will not be balanced
CTS-917       0         None      Implicit ignore points have been added to a skew group, and will be balanced

---------------------------------------------
                Multi-Voltage
---------------------------------------------
CTS-901       0         None      Clock nets have MV violations
CTS-902       0         None      No AON (always-on) buffers or inverters available for CTS
CTS-918       0         None      Voltage area blocked for buffering.

---------------------------------------------
    Capacitance & Transition Constraints
---------------------------------------------
CTS-909       0         None      set_load constraints detected in the clock tree
CTS-912       0         None      set_load constraints on output clock ports exceed the max capacitance limit
CTS-914       0         None      set_input_transition on clock ports exceeds the max transition limit
CTS-915       0         None      Excessively small max capacitance constraints in the clock network
CTS-916       0         None      Excessively small max transition constraints in the clock network

---------------------------------------------
                Other issues
---------------------------------------------
CTS-012       0         None      Nets in the clock network have a dont_touch constraint
CTS-013       0         None      Cells in the clock network have a dont_touch constraint
CTS-015       0         None      set_max_delay or set_min_delay constraints are defined in the clock network
CTS-900       0         None      Clock routing rules are outside of allowable layers
=================================================
                     Details
=================================================
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314771 ohm/um, via_r = 4.835217 ohm/cut, c = 0.136674 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138775 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
[36mInformation: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)(B[m
[36mInformation: CTS will work on the following scenarios. (CTS-101)(B[m
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
[36mInformation: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)(B[m
[36mInformation: Clock derating is enabled(B[m

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.compile.power_opt_mode = all
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   d_cells_hd/BUHDX0
   d_cells_hd/BUHDX12
   d_cells_hd/BUHDX1
   d_cells_hd/BUHDX2
   d_cells_hd/BUHDX3
   d_cells_hd/BUHDX4
   d_cells_hd/BUHDX6
   d_cells_hd/BUHDX8
   d_cells_hd/DLY1HDX0
   d_cells_hd/DLY1HDX1
   d_cells_hd/DLY2HDX0
   d_cells_hd/DLY2HDX1
   d_cells_hd/DLY4HDX0
   d_cells_hd/DLY4HDX1
   d_cells_hd/DLY8HDX0
   d_cells_hd/DLY8HDX1
   d_cells_hdll/BUHDLLX0
   d_cells_hdll/BUHDLLX12
   d_cells_hdll/BUHDLLX1
   d_cells_hdll/BUHDLLX2
   d_cells_hdll/BUHDLLX3
   d_cells_hdll/BUHDLLX4
   d_cells_hdll/BUHDLLX6
   d_cells_hdll/BUHDLLX8
   d_cells_hdll/DLY1HDLLX0
   d_cells_hdll/DLY1HDLLX1
   d_cells_hdll/DLY2HDLLX0
   d_cells_hdll/DLY2HDLLX1
   d_cells_hdll/DLY4HDLLX0
   d_cells_hdll/DLY4HDLLX1
   d_cells_hdll/DLY8HDLLX0
   d_cells_hdll/DLY8HDLLX1
   d_cells_hd/INHDX0
   d_cells_hd/INHDX12
   d_cells_hd/INHDX1
   d_cells_hd/INHDX2
   d_cells_hd/INHDX3
   d_cells_hd/INHDX4
   d_cells_hd/INHDX6
   d_cells_hd/INHDX8
   d_cells_hdll/INHDLLX0
   d_cells_hdll/INHDLLX12
   d_cells_hdll/INHDLLX1
   d_cells_hdll/INHDLLX2
   d_cells_hdll/INHDLLX3
   d_cells_hdll/INHDLLX4
   d_cells_hdll/INHDLLX6
   d_cells_hdll/INHDLLX8

ICG reference list:
   d_cells_hd/LGCNHDX0
   d_cells_hd/LGCNHDX1
   d_cells_hd/LGCNHDX2
   d_cells_hd/LGCNHDX4
   d_cells_hdll/LGCNHDLLX0
   d_cells_hdll/LGCNHDLLX1
   d_cells_hdll/LGCNHDLLX2
   d_cells_hdll/LGCNHDLLX4
   d_cells_hd/LGCPHDX0
   d_cells_hd/LGCPHDX1
   d_cells_hd/LGCPHDX2
   d_cells_hd/LGCPHDX4
   d_cells_hdll/LGCPHDLLX0
   d_cells_hdll/LGCPHDLLX1
   d_cells_hdll/LGCPHDLLX2
   d_cells_hdll/LGCPHDLLX4
   d_cells_hd/LSGCNHDX0
   d_cells_hd/LSGCNHDX1
   d_cells_hd/LSGCNHDX2
   d_cells_hd/LSGCNHDX4
   d_cells_hdll/LSGCNHDLLX0
   d_cells_hdll/LSGCNHDLLX1
   d_cells_hdll/LSGCNHDLLX2
   d_cells_hdll/LSGCNHDLLX4
   d_cells_hd/LSGCPHDX0
   d_cells_hd/LSGCPHDX1
   d_cells_hd/LSGCPHDX2
   d_cells_hd/LSGCPHDX4
   d_cells_hdll/LSGCPHDLLX0
   d_cells_hdll/LSGCPHDLLX1
   d_cells_hdll/LSGCPHDLLX2
   d_cells_hdll/LSGCPHDLLX4
   d_cells_hd/LSOGCNHDX0
   d_cells_hd/LSOGCNHDX1
   d_cells_hd/LSOGCNHDX2
   d_cells_hd/LSOGCNHDX4
   d_cells_hdll/LSOGCNHDLLX0
   d_cells_hdll/LSOGCNHDLLX1
   d_cells_hdll/LSOGCNHDLLX2
   d_cells_hdll/LSOGCNHDLLX4
   d_cells_hd/LSOGCPHDX0
   d_cells_hd/LSOGCPHDX1
   d_cells_hd/LSOGCPHDX2
   d_cells_hd/LSOGCPHDX4
   d_cells_hdll/LSOGCPHDLLX0
   d_cells_hdll/LSOGCPHDLLX1
   d_cells_hdll/LSOGCPHDLLX2
   d_cells_hdll/LSOGCPHDLLX4

[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: The run time for design initialization is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.21 sec. (CTS-104)(B[m
Drc Mode Option: auto
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Legalizer's PDC rule check is enabled(B[m
[36mInformation: Legalizer's advanced rule check is enabled(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
 Creating timing abstraction of clock tree(s)
For clock 'clk' @ corner 'virtual_scenario': latency = 1.027
For clock 'clk' @ corner 'virtual_scenario_bc': latency = 1.027
 Abstraction finished successfully
OCV derate values 1.000 (early) and 1.000 (late)
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314771 ohm/um, via_r = 4.835217 ohm/cut, c = 0.136674 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138775 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2273, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 25, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************

Mode:virtual_scenario   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     1.0267  1.0267  1.0267  1.0267   virtual_scenario

Mode:virtual_scenario_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     1.0267  1.0267  1.0267  1.0267   virtual_scenario_bc

[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2273, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 112, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)(B[m
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Setting the local skew CTS slack threshold value to 0.050000
Using threshold of 0.050000 to filter timing paths
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
[36mInformation: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Collected 208 pin(s) for clock balance points on the primary corenr
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
The exception settings can be found in file "clock_auto_exceptions_0228_054318.tcl"
[36mInformation: The run time for clock tree initialization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)(B[m
Computing global skew target..
Setting target skew for clock: clk (mode virtual_scenario) as 14.749260
Setting target skew for clock: clk (mode virtual_scenario_bc) as 14.749260
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Mark clock trees...
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314771 ohm/um, via_r = 4.835217 ohm/cut, c = 0.136674 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138775 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2273, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 25, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch' from (229.32, 142.52) to (203.00, 88.76). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch' from (61.32, 61.88) to (51.24, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch' from (66.92, 250.04) to (53.48, 250.04). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch' from (236.04, 196.28) to (273.56, 232.12). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/cached_adc_value_reg/latch' from (236.60, 196.28) to (264.04, 232.12). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch' from (70.28, 250.04) to (53.48, 259.00). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch' from (60.20, 52.92) to (53.48, 52.92). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/status_flags_reg[error]/latch' from (223.16, 196.28) to (239.40, 214.20). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch' from (90.44, 61.88) to (106.12, 79.80). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch' from (114.52, 133.56) to (110.04, 106.68). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch' from (106.12, 142.52) to (112.84, 151.48). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch' from (113.96, 142.52) to (124.04, 133.56). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch' from (80.36, 61.88) to (86.52, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch' from (63.56, 97.72) to (68.04, 97.72). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch' from (56.84, 88.76) to (29.96, 79.80). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[9]/latch' from (196.84, 115.64) to (178.36, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[8]/latch' from (203.00, 124.60) to (199.08, 106.68). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[7]/latch' from (215.88, 133.56) to (238.28, 133.56). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[6]/latch' from (177.24, 106.68) to (142.52, 52.92). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[5]/latch' from (212.52, 133.56) to (244.44, 115.64). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[4]/latch' from (218.12, 142.52) to (218.12, 160.44). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[3]/latch' from (177.80, 115.64) to (149.80, 79.80). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[2]/latch' from (175.00, 124.60) to (154.84, 97.72). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[1]/latch' from (166.04, 106.68) to (136.36, 79.80). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[13]/latch' from (184.52, 124.60) to (145.32, 35.00). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[12]/latch' from (169.40, 115.64) to (136.36, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[11]/latch' from (197.40, 115.64) to (188.44, 88.76). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[0]/latch' from (171.08, 133.56) to (138.60, 106.68). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch' from (185.64, 196.28) to (162.12, 223.16). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch' from (70.84, 61.88) to (69.72, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch' from (121.80, 187.32) to (127.40, 223.16). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch' from (189.00, 250.04) to (178.92, 250.04). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_abort_reg/latch' from (148.12, 205.24) to (83.72, 151.48). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/our_cid_reg/latch' from (143.08, 196.28) to (134.68, 205.24). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch' from (60.20, 70.84) to (23.24, 52.92). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch' from (58.52, 70.84) to (17.64, 61.88). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch' from (57.96, 205.24) to (46.76, 196.28). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch' from (235.48, 133.56) to (270.76, 142.52). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/counter_reg/latch' from (236.04, 106.68) to (252.28, 52.92). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/reply_reg/latch' from (112.84, 151.48) to (133.00, 178.36). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch' from (189.56, 241.08) to (200.76, 259.00). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch' from (257.88, 178.36) to (265.72, 178.36). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch' from (127.40, 259.00) to (137.48, 267.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'self_gate_pause_n_latch_sync/sync_inst/tmp_reg_0' from (149.80, 259.00) to (150.36, 250.04). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'self_gate_adapter_inst/tx_iface_data_valid_reg_0' from (201.32, 276.92) to (234.36, 276.92). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'self_gate_iso14443a_inst/part4/rx_count_reg_0' from (191.24, 196.28) to (185.64, 160.44). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'self_gate_iso14443a_inst/part4/rx_error_flag_reg_0' from (162.68, 124.60) to (154.28, 142.52). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'self_gate_iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg_0' from (58.52, 214.20) to (51.80, 223.16). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'self_gate_iso14443a_inst/part3/framing_inst/fe_inst/state_reg_0' from (66.36, 232.12) to (73.64, 241.08). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'self_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg_0' from (74.20, 151.48) to (78.68, 160.44). (CTS-106)(B[m
Note - message 'CTS-106' limit (50) exceeded. Remainder will be suppressed.
A total of 53 clock cells have been relocated
[36mInformation: The run time for clock cell relocation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
[36mInformation: The run time for enable resynthesis is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 74
 Number of ignore points = 0
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
 Number of gates with existing phase delay = 16
    1. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG227_S18/C
    2. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG226_S18/C
    3. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG228_S18/C
    4. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG235_S18/C
    5. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG225_S18/C
    6. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG233_S18/C
    7. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG224_S18/C
    8. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG234_S18/C
    9. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG231_S18/C
   10. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG220_S18/C
   11. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG229_S18/C
   12. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG230_S18/C
   13. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG232_S18/C
   14. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG223_S18/C
   15. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG222_S18/C
   16. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG221_S18/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
 Number of gates with existing phase delay = 16
    1. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG69_S19/C
    2. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG66_S19/C
    3. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG30_S15/C
    4. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG70_S19/C
    5. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG67_S19/C
    6. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG61_S19/C
    7. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG31_S16/C
    8. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG29_S14/C
    9. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG11_S12/C
   10. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG65_S19/C
   11. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG28_S13/C
   12. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG62_S17/C
   13. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG63_S19/C
   14. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG68_S19/C
   15. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG12_S12/C
   16. Phase delay = (max r/f: -0.080000/__ min r/f: -0.080000/__) : skew = 0.000000 : clk_r_REG64_S12/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
 Number of gates with existing phase delay = 16
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG278_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG274_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG270_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG268_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG262_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG266_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG258_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG254_S1/C
    9. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG252_S1/C
   10. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG256_S1/C
   11. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG272_S1/C
   12. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG250_S1/C
   13. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG264_S1/C
   14. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG260_S1/C
   15. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG276_S1/C
   16. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG280_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/cached_adc_value_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
 Number of gates with existing phase delay = 12
    1. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG125_S17/C
    2. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG133_S17/C
    3. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG131_S17/C
    4. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG132_S17/C
    5. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG121_S17/C
    6. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG120_S17/C
    7. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG122_S17/C
    8. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG130_S17/C
    9. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG124_S17/C
   10. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG128_S17/C
   11. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG123_S17/C
   12. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG129_S17/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/status_flags_reg[error]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
 Number of gates with existing phase delay = 7
    1. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG292_S1/C
    2. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG460_S1/C
    3. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG428_S1/C
    4. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG384_S1/C
    5. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG386_S1/C
    6. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG385_S1/C
    7. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : clk_r_REG383_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 9
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[9]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG344_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG541_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG574_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG527_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG327_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG560_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG509_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG493_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[8]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG325_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG539_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG525_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG572_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG342_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG491_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG558_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG507_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[7]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG556_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG353_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG359_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG365_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG355_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG361_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG363_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG357_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[6]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG505_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG407_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG489_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG523_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG554_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG340_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG403_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG401_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[5]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG521_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG405_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG414_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG409_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG552_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG412_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG338_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG410_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG347_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG352_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG284_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG348_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG349_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG346_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG350_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG351_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[3]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[2]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[13]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG484_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG335_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG548_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG321_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG501_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG534_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG567_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG517_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[12]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG499_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG532_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG482_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG546_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG565_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG319_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG515_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG333_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[11]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG480_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG513_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG497_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG544_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG331_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG317_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG530_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG563_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
 Number of gates with existing phase delay = 7
    1. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG1_S2/C
    2. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG35_S14/C
    3. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG39_S14/C
    4. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG34_S14/C
    5. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG33_S14/C
    6. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG38_S14/C
    7. Phase delay = (max r/f: -0.040000/__ min r/f: -0.040000/__) : skew = 0.000000 : clk_r_REG36_S14/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_abort_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 55
 Number of ignore points = 0
 Number of gates with existing phase delay = 55
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG440_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG442_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG465_S1/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG303_S1/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG445_S1/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG511_S1/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG449_S1/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG201_S19/C
    9. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG37_S14/C
   10. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG429_S1/C
   11. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG134_S17/C
   12. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG529_S1/C
   13. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG427_S1/C
   14. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG562_S1/C
   15. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG203_S19/C
   16. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG458_S1/C
   17. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG543_S1/C
   18. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG152_S14/C
   19. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG329_S1/C
   20. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG142_S19/C
   21. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG495_S1/C
   22. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG446_S1/C
   23. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG586_S1/C
   24. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG315_S1/C
   25. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG426_S1/C
   26. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG155_S14/C
   27. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG479_S1/C
   28. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG454_S1/C
   29. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG25_S11/C
   30. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG578_S1/C
   31. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG469_S1/C
   32. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG451_S1/C
   33. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG473_S1/C
   34. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG468_S1/C
   35. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG472_S1/C
   36. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG579_S1/C
   37. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG24_S11/C
   38. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG474_S1/C
   39. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG104_S19/C
   40. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG580_S1/C
   41. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG441_S1/C
   42. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG195_S18/C
   43. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG51_S21/C
   44. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG283_S1/C
   45. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG105_S22/C
   46. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG76_S22/C
   47. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG421_S1/C
   48. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG471_S1/C
   49. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG581_S1/C
   50. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG52_S22/C
   51. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG74_S22/C
   52. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG10_S11/C
   53. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG475_S1/C
   54. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG73_S22/C
   55. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG103_S22/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/our_cid_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
 Number of gates with existing phase delay = 4
    1. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG309_S1/C
    2. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG307_S1/C
    3. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG313_S1/C
    4. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : clk_r_REG311_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
 Number of gates with existing phase delay = 3
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG242_S1/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG246_S1/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : clk_r_REG244_S1/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 24
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/reply_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 13
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 10
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_pause_n_latch_sync/sync_inst/tmp_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_adapter_inst/tx_iface_data_valid_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 5
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part4/rx_count_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part4/rx_error_flag_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/framing_inst/fe_inst/state_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/initialisation_inst/rx_count_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part2/tx_inst/state_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_adc_sync/q_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 5
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 27
 Number of ignore points = 0
 Number of gates with existing phase delay = 53
    1. Phase delay = (max r/f: 1.232281/__ min r/f: 1.218853/__) : skew = 0.013428 : clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
    2. Phase delay = (max r/f: 0.900685/__ min r/f: 0.889927/__) : skew = 0.010757 : clk_gate_adapter_inst/signal_control_abort_reg/latch/CLK
    3. Phase delay = (max r/f: 0.740528/__ min r/f: 0.738029/__) : skew = 0.002499 : clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/CLK
    4. Phase delay = (max r/f: 0.647964/__ min r/f: 0.647507/__) : skew = 0.000458 : clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/CLK
    5. Phase delay = (max r/f: 0.646400/__ min r/f: 0.643272/__) : skew = 0.003128 : clk_gate_iso14443a_inst/part4/reply_reg/latch/CLK
    6. Phase delay = (max r/f: 0.625286/__ min r/f: 0.624294/__) : skew = 0.000992 : clk_gate_adapter_inst/cached_adc_value_reg/latch/CLK
    7. Phase delay = (max r/f: 0.616509/__ min r/f: 0.614659/__) : skew = 0.001850 : clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/CLK
    8. Phase delay = (max r/f: 0.591373/__ min r/f: 0.590820/__) : skew = 0.000553 : clk_gate_adapter_inst/status_flags_reg[error]/latch/CLK
    9. Phase delay = (max r/f: 0.590611/__ min r/f: 0.589733/__) : skew = 0.000877 : clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/CLK
   10. Phase delay = (max r/f: 0.578412/__ min r/f: 0.577668/__) : skew = 0.000744 : clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/CLK
   11. Phase delay = (max r/f: 0.572968/__ min r/f: 0.572643/__) : skew = 0.000324 : self_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg_0/CLK
   12. Phase delay = (max r/f: 0.571423/__ min r/f: 0.570793/__) : skew = 0.000629 : clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/CLK
   13. Phase delay = (max r/f: 0.561956/__ min r/f: 0.561518/__) : skew = 0.000439 : clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/CLK
   14. Phase delay = (max r/f: 0.558567/__ min r/f: 0.558567/__) : skew = 0.000000 : self_gate_iso14443a_inst/part4/rx_error_flag_reg_0/CLK
   15. Phase delay = (max r/f: 0.556679/__ min r/f: 0.555267/__) : skew = 0.001411 : self_gate_iso14443a_inst/part3/initialisation_inst/rx_count_reg_0/CLK
   16. Phase delay = (max r/f: 0.555725/__ min r/f: 0.555725/__) : skew = 0.000000 : clk_gate_adapter_inst/rx_buffer_reg[2]/latch/CLK
   17. Phase delay = (max r/f: 0.554848/__ min r/f: 0.554562/__) : skew = 0.000286 : clk_gate_adapter_inst/rx_buffer_reg[0]/latch/CLK
   18. Phase delay = (max r/f: 0.554523/__ min r/f: 0.554256/__) : skew = 0.000267 : clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/CLK
   19. Phase delay = (max r/f: 0.550690/__ min r/f: 0.550232/__) : skew = 0.000458 : clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/CLK
   20. Phase delay = (max r/f: 0.550060/__ min r/f: 0.549488/__) : skew = 0.000572 : self_gate_iso14443a_inst/part3/framing_inst/fe_inst/state_reg_0/CLK
   21. Phase delay = (max r/f: 0.549107/__ min r/f: 0.548897/__) : skew = 0.000210 : clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/CLK
   22. Phase delay = (max r/f: 0.548496/__ min r/f: 0.548077/__) : skew = 0.000420 : self_gate_iso14443a_inst/part4/rx_count_reg_0/CLK
   23. Phase delay = (max r/f: 0.548172/__ min r/f: 0.547619/__) : skew = 0.000553 : clk_gate_adapter_inst/rx_buffer_reg[3]/latch/CLK
   24. Phase delay = (max r/f: 0.545959/__ min r/f: 0.545750/__) : skew = 0.000210 : clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/CLK
   25. Phase delay = (max r/f: 0.545559/__ min r/f: 0.545197/__) : skew = 0.000362 : clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/CLK
   26. Phase delay = (max r/f: 0.545082/__ min r/f: 0.544853/__) : skew = 0.000229 : clk_gate_adapter_inst/rx_buffer_reg[1]/latch/CLK
   27. Phase delay = (max r/f: 0.533028/__ min r/f: 0.532761/__) : skew = 0.000267 : clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/CLK
   28. Phase delay = (max r/f: 0.528107/__ min r/f: 0.527706/__) : skew = 0.000401 : clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/CLK
   29. Phase delay = (max r/f: 0.520848/__ min r/f: 0.520199/__) : skew = 0.000648 : clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/CLK
   30. Phase delay = (max r/f: 0.518246/__ min r/f: 0.517941/__) : skew = 0.000305 : clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/CLK
   31. Phase delay = (max r/f: 0.515594/__ min r/f: 0.515194/__) : skew = 0.000401 : clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/CLK
   32. Phase delay = (max r/f: 0.512505/__ min r/f: 0.512238/__) : skew = 0.000267 : clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/CLK
   33. Phase delay = (max r/f: 0.508385/__ min r/f: 0.508251/__) : skew = 0.000134 : self_gate_adc_sync/q_reg_0/CLK
   34. Phase delay = (max r/f: 0.505940/__ min r/f: 0.505692/__) : skew = 0.000248 : clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/CLK
   35. Phase delay = (max r/f: 0.504608/__ min r/f: 0.504322/__) : skew = 0.000286 : self_gate_adapter_inst/tx_iface_data_valid_reg_0/CLK
   36. Phase delay = (max r/f: 0.499840/__ min r/f: 0.499783/__) : skew = 0.000057 : self_gate_iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg_0/CLK
   37. Phase delay = (max r/f: 0.497303/__ min r/f: 0.497093/__) : skew = 0.000210 : clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/CLK
   38. Phase delay = (max r/f: 0.493164/__ min r/f: 0.492973/__) : skew = 0.000191 : self_gate_iso14443a_inst/part2/tx_inst/state_reg_0/CLK
   39. Phase delay = (max r/f: 0.491333/__ min r/f: 0.491257/__) : skew = 0.000076 : self_gate_pause_n_latch_sync/sync_inst/tmp_reg_0/CLK
   40. Phase delay = (max r/f: 0.484447/__ min r/f: 0.484257/__) : skew = 0.000191 : clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/CLK
   41. Phase delay = (max r/f: 0.478439/__ min r/f: 0.478306/__) : skew = 0.000134 : clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/CLK
   42. Phase delay = (max r/f: 0.444752/__ min r/f: 0.443722/__) : skew = 0.001030 : clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/CLK
   43. Phase delay = (max r/f: 0.430780/__ min r/f: 0.430437/__) : skew = 0.000343 : clk_gate_iso14443a_inst/part4/our_cid_reg/latch/CLK
   44. Phase delay = (max r/f: 0.385262/__ min r/f: 0.384938/__) : skew = 0.000324 : clk_gate_adapter_inst/rx_buffer_reg[12]/latch/CLK
   45. Phase delay = (max r/f: 0.379788/__ min r/f: 0.379158/__) : skew = 0.000629 : clk_gate_adapter_inst/rx_buffer_reg[6]/latch/CLK
   46. Phase delay = (max r/f: 0.374714/__ min r/f: 0.374047/__) : skew = 0.000668 : clk_gate_adapter_inst/rx_buffer_reg[5]/latch/CLK
   47. Phase delay = (max r/f: 0.370823/__ min r/f: 0.370308/__) : skew = 0.000515 : clk_gate_adapter_inst/rx_buffer_reg[9]/latch/CLK
   48. Phase delay = (max r/f: 0.368553/__ min r/f: 0.368191/__) : skew = 0.000362 : clk_gate_adapter_inst/rx_buffer_reg[7]/latch/CLK
   49. Phase delay = (max r/f: 0.367829/__ min r/f: 0.367295/__) : skew = 0.000534 : clk_gate_adapter_inst/rx_buffer_reg[13]/latch/CLK
   50. Phase delay = (max r/f: 0.362927/__ min r/f: 0.362507/__) : skew = 0.000420 : clk_gate_adapter_inst/rx_buffer_reg[11]/latch/CLK
   51. Phase delay = (max r/f: 0.361935/__ min r/f: 0.361744/__) : skew = 0.000191 : clk_gate_adapter_inst/rx_buffer_reg[4]/latch/CLK
   52. Phase delay = (max r/f: 0.359665/__ min r/f: 0.359341/__) : skew = 0.000324 : clk_gate_adapter_inst/rx_buffer_reg[8]/latch/CLK
   53. Phase delay = (max r/f: 0.297829/__ min r/f: 0.297695/__) : skew = 0.000134 : clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK
 Added 8 Repeaters. Built 2 Repeater Levels
 Phase delay: clk : (2.563 1.982) : skew = 0.581
[36mInformation: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 4.25 sec, cpu time is 0 hr : 0 min : 4.25 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
* PD jump Gates (sorted by PD jump): Largest latency jumps (> 0.500000)

Clock         Phase     PD Jump   Buf/inv   Sinks     Gates     From Pin  To Pin
Root          Delay
----------------------------------------------------------------------------------------------------
clk           2.5633    1.4746    8         27        53        clk       clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
--------------------------------------------------------------------------------
[36mInformation: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
[36mInformation: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)(B[m
There are 0 buffers and 8 inverters added (total area 210.74) by Clock Tree Synthesis.
[36mInformation: 0 out of 61l clock cells have been moved due to NDR or via ladder related legalization rules.(B[m
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Note - message 'ZRT-042' limit (5) exceeded. Remainder will be suppressed.
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Total number of global routed clock nets: 62
[36mInformation: The run time for clock net global routing is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.25 sec. (CTS-104)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2283 nets, 62 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 62, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.5896; ID = 2.5763; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 210.7392; ClockCellArea = 2666.8545; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.5896; ID = 2.5763; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 210.7392; ClockCellArea = 2666.8545; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario_bc root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2267; ID = 1.0394; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 210.7392; ClockCellArea = 2666.8545; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2267; ID = 1.0394; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 210.7392; ClockCellArea = 2666.8545; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
[36mInformation: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: virtual_scenario root: clk
clock: clk mode: virtual_scenario_bc root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.5896; ID = 2.5763; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 210.7392; ClockCellArea = 2666.8545; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.2267; ID = 1.0394; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 210.7392; ClockCellArea = 2666.8545; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.50 sec, cpu time is 0 hr : 0 min : 0.50 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Optimization: GlobalSkew = 0.5896; ID = 2.5763; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 210.7392; ClockCellArea = 2666.8545; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Longest path:
  (0) 1.0568            0.0000          cts_inv_6142013/A
  (1) 1.2790            0.2223          cts_inv_6142013/Q
  (2) 1.2825            0.0035          cts_inv_6102009/A
  (3) 1.6449            0.3624          cts_inv_6102009/Q
  (4) 1.6850            0.0401          clk_gate_adapter_inst/signal_control_abort_reg/latch/CLK
  (5) 2.7225            1.0375          clk_gate_adapter_inst/signal_control_abort_reg/latch/GCLK
  (6) 2.7563            0.0338          clk_r_REG315_S1/C
  (7) 2.5763            -0.1800         clk_r_REG315_S1/C
Shortest path:
  (0) 1.0533            0.0000          cts_inv_5981997/A
  (1) 1.5307            0.4773          cts_inv_5981997/Q
  (2) 1.5335            0.0028          cts_inv_5941993/A
  (3) 1.9817            0.4482          cts_inv_5941993/Q
  (4) 1.9866            0.0049          clk_r_REG116_S21/C
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Optimization: GlobalSkew = 0.2267; ID = 1.0394; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 210.7392; ClockCellArea = 2666.8545; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
Longest path:
  (0) 0.4832            0.0000          cts_inv_6222021/A
  (1) 0.5545            0.0714          cts_inv_6222021/Q
  (2) 0.5558            0.0013          cts_inv_6182017/A
  (3) 0.5998            0.0440          cts_inv_6182017/Q
  (4) 0.6013            0.0015          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
  (5) 1.0322            0.4309          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
  (6) 1.0394            0.0072          clk_r_REG336_S1/C
Shortest path:
  (0) 0.4823            0.0000          cts_inv_5981997/A
  (1) 0.6402            0.1579          cts_inv_5981997/Q
  (2) 0.6411            0.0010          cts_inv_5941993/A
  (3) 0.8112            0.1700          cts_inv_5941993/Q
  (4) 0.8127            0.0015          clk_r_REG47_S19/C

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Area Recovery: GlobalSkew = 0.5896; ID = 2.5763; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 210.7392; ClockCellArea = 2666.8545; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Area Recovery: GlobalSkew = 0.2267; ID = 1.0394; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 210.7392; ClockCellArea = 2666.8545; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Area Recovery Resizing:
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314759 ohm/um, via_r = 4.835199 ohm/cut, c = 0.138498 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139805 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
AR: resized 50 out of 61 cell(s)
Ran incremental ZGR 4 time(s) for 54 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Area Recovery: GlobalSkew = 0.4746; ID = 2.4079; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Area Recovery: GlobalSkew = 0.1896; ID = 0.9577; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for area recovery is 0 hr : 0 min : 0.61 sec, cpu time is 0 hr : 0 min : 0.61 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.14 sec, cpu time is 0 hr : 0 min : 1.14 sec.
[36mInformation: The run time for skew latency optimization is 0 hr : 0 min : 1.14 sec, cpu time is 0 hr : 0 min : 1.14 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.4746; ID = 2.4079; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario_bc root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1896; ID = 0.9577; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
[36mInformation: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)(B[m
All together, ran incremental ZGR 4 time(s) for 54 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
Setting target skew for clock: clk (mode virtual_scenario corner virtual_scenario) as 14.749260
Setting target skew for clock: clk (mode virtual_scenario_bc corner virtual_scenario_bc) as 14.749260
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
[36mInformation: The run time for postlude is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Summary report
************************************************************
There are 62 flat clock tree nets.
There are 61 non-sink instances (total area 2360.78) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 8 inverters (total area 188.16).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:07.56u 00:00:00.03s 00:00:07.60e: 

No clock balance group was found, so skip the balance
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 62, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

Mode:virtual_scenario   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     1.5929  1.5929  2.2569  2.2569   virtual_scenario

Mode:virtual_scenario_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.6235  0.6235  0.8920  0.8920   virtual_scenario_bc

Info: clearing CTS-GR option
Info: clearinf CTO-GR option

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2283 nets, 62 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314759 ohm/um, via_r = 4.835199 ohm/cut, c = 0.138498 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139805 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2281, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
npo-clock-opt command begin                   CPU:    84 s (  0.02 hr )  ELAPSE:    85 s (  0.02 hr )  MEM-PEAK:   644 MB

npo-clock-opt timing update complete          CPU:    84 s (  0.02 hr )  ELAPSE:    85 s (  0.02 hr )  MEM-PEAK:   644 MB
INFO: Propagating Switching Activities
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
[36mInformation: Doing activity propagation for mode 'virtual_scenario_bc' and corner 'virtual_scenario_bc' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario_bc (POW-052)(B[m
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
INFO: Switching Activity propagation took     0.00001 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.6171   184.1606    541
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 650442.875
    2   *        -          -        -      -   0.6171   184.1605    541        -          -        -    103.140
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.6171   184.1605    541        0     0.0000        0 650442.875     51039.03       2244          5        413
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.6171   184.1605    541        0        0 650442.875     51039.03       2244
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
npo-clock-opt initialization complete         CPU:    90 s (  0.03 hr )  ELAPSE:    92 s (  0.03 hr )  MEM-PEAK:   644 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:32     0.000     0.000 51039.027     0.000     0.000         5       413         0     0.000       644 

[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.481: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()
npo-clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0       0.051   650442.88           0.027       644
Core Area = 14 X 14 ()
Core Area = 14 X 14 ()
npo-clock-opt optimization Phase 2 Iter  2          0.00        0.00      0.00         0       0.051   650442.88           0.027       666
Core Area = 14 X 14 ()
npo-clock-opt optimization Phase 2 Iter  3          0.00        0.00      0.00         0       0.051   650442.88           0.027       674

Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (67/4)
Convert timing mode ...
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.481: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()
npo-clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter  2          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter  3          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter  4          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
Core Area = 14 X 14 ()
Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 3 Iter  5          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter  6          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
Core Area = 14 X 14 ()
Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 3 Iter  7          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter  8          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter  9          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter 10          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter 11          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter 12          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter 13          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter 14          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter 15          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter 16          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter 17          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
Core Area = 14 X 14 ()
Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 3 Iter 18          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
npo-clock-opt optimization Phase 3 Iter 19          0.00        0.00      0.00         0       0.051   650442.88           0.027       674
Core Area = 14 X 14 ()
Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 3 Iter 20          0.00        0.00      0.00         0       0.051   650442.88           0.027       674

npo-clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       0.051   650442.88           0.027       674

npo-clock-opt optimization Phase 5 Iter  1          0.00        0.00    212.52         0       0.051   650442.88           0.027       674
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2281, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.499577, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.617114, TNHS = -184.160507, NHVP = 541

    Scenario virtual_scenario (setup) WNS = 1.49958, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.617114, TNHS = -184.161, NHVP = 541
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.499577, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.768913, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.617114, TNHS = -184.160512, NHVP = 541
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.499577, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.616716, TNHS = -183.367966, NHVP = 541

    Scenario virtual_scenario (setup) WNS = 1.49958, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.616716, TNHS = -183.368, NHVP = 541
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.499577, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.768906, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.616716, TNHS = -183.367959, NHVP = 541
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:00.64u 00:00:00.00s 00:00:00.65e: 
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 62, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: The run time for compute useful skew is 0 hr : 0 min : 1.19 sec, cpu time is 0 hr : 0 min : 1.18 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Buffer/Inverter reference list for clock tree synthesis:
   d_cells_hd/BUHDX0
   d_cells_hd/BUHDX12
   d_cells_hd/BUHDX1
   d_cells_hd/BUHDX2
   d_cells_hd/BUHDX3
   d_cells_hd/BUHDX4
   d_cells_hd/BUHDX6
   d_cells_hd/BUHDX8
   d_cells_hd/DLY1HDX0
   d_cells_hd/DLY1HDX1
   d_cells_hd/DLY2HDX0
   d_cells_hd/DLY2HDX1
   d_cells_hd/DLY4HDX0
   d_cells_hd/DLY4HDX1
   d_cells_hd/DLY8HDX0
   d_cells_hd/DLY8HDX1
   d_cells_hdll/BUHDLLX0
   d_cells_hdll/BUHDLLX12
   d_cells_hdll/BUHDLLX1
   d_cells_hdll/BUHDLLX2
   d_cells_hdll/BUHDLLX3
   d_cells_hdll/BUHDLLX4
   d_cells_hdll/BUHDLLX6
   d_cells_hdll/BUHDLLX8
   d_cells_hdll/DLY1HDLLX0
   d_cells_hdll/DLY1HDLLX1
   d_cells_hdll/DLY2HDLLX0
   d_cells_hdll/DLY2HDLLX1
   d_cells_hdll/DLY4HDLLX0
   d_cells_hdll/DLY4HDLLX1
   d_cells_hdll/DLY8HDLLX0
   d_cells_hdll/DLY8HDLLX1
   d_cells_hd/INHDX0
   d_cells_hd/INHDX12
   d_cells_hd/INHDX1
   d_cells_hd/INHDX2
   d_cells_hd/INHDX3
   d_cells_hd/INHDX4
   d_cells_hd/INHDX6
   d_cells_hd/INHDX8
   d_cells_hdll/INHDLLX0
   d_cells_hdll/INHDLLX12
   d_cells_hdll/INHDLLX1
   d_cells_hdll/INHDLLX2
   d_cells_hdll/INHDLLX3
   d_cells_hdll/INHDLLX4
   d_cells_hdll/INHDLLX6
   d_cells_hdll/INHDLLX8

ICG reference list:
   d_cells_hd/LGCNHDX0
   d_cells_hd/LGCNHDX1
   d_cells_hd/LGCNHDX2
   d_cells_hd/LGCNHDX4
   d_cells_hdll/LGCNHDLLX0
   d_cells_hdll/LGCNHDLLX1
   d_cells_hdll/LGCNHDLLX2
   d_cells_hdll/LGCNHDLLX4
   d_cells_hd/LGCPHDX0
   d_cells_hd/LGCPHDX1
   d_cells_hd/LGCPHDX2
   d_cells_hd/LGCPHDX4
   d_cells_hdll/LGCPHDLLX0
   d_cells_hdll/LGCPHDLLX1
   d_cells_hdll/LGCPHDLLX2
   d_cells_hdll/LGCPHDLLX4
   d_cells_hd/LSGCNHDX0
   d_cells_hd/LSGCNHDX1
   d_cells_hd/LSGCNHDX2
   d_cells_hd/LSGCNHDX4
   d_cells_hdll/LSGCNHDLLX0
   d_cells_hdll/LSGCNHDLLX1
   d_cells_hdll/LSGCNHDLLX2
   d_cells_hdll/LSGCNHDLLX4
   d_cells_hd/LSGCPHDX0
   d_cells_hd/LSGCPHDX1
   d_cells_hd/LSGCPHDX2
   d_cells_hd/LSGCPHDX4
   d_cells_hdll/LSGCPHDLLX0
   d_cells_hdll/LSGCPHDLLX1
   d_cells_hdll/LSGCPHDLLX2
   d_cells_hdll/LSGCPHDLLX4
   d_cells_hd/LSOGCNHDX0
   d_cells_hd/LSOGCNHDX1
   d_cells_hd/LSOGCNHDX2
   d_cells_hd/LSOGCNHDX4
   d_cells_hdll/LSOGCNHDLLX0
   d_cells_hdll/LSOGCNHDLLX1
   d_cells_hdll/LSOGCNHDLLX2
   d_cells_hdll/LSOGCNHDLLX4
   d_cells_hd/LSOGCPHDX0
   d_cells_hd/LSOGCPHDX1
   d_cells_hd/LSOGCPHDX2
   d_cells_hd/LSOGCPHDX4
   d_cells_hdll/LSOGCPHDLLX0
   d_cells_hdll/LSOGCPHDLLX1
   d_cells_hdll/LSOGCPHDLLX2
   d_cells_hdll/LSOGCPHDLLX4

[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: The run time for design initialization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 406 total shapes.
Layer MET2: cached 0 shapes out of 1 total shapes.
Cached 122 vias out of 3123 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Legalizer's PDC rule check is enabled(B[m
[36mInformation: Legalizer's advanced rule check is enabled(B[m

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Collected 353 pin(s) for clock balance points on the primary corenr
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
The exception settings can be found in file "clock_auto_exceptions_0228_054340.tcl"
[36mInformation: The run time for clock tree initialization is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)(B[m
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
CONG:: clock NDRs defined on this design: 0 rules:
Created 1 new NDRs to be used for SI prevention:
   NDR: default_rule_equivalent_ndr_double_spacing ... (width-mult: 1.00, spacing-mult: 1.00)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Global route buffer aware mode is ON.
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2281, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
UserGateCheck: root term: clk; CUS data: 1; ValidError: 0
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.616906 TNHS = 183.707626
Considering all sinks for restricted CUS
Data: PreCusTNS/WNS: 0.000000/0.000000 PostCusTNS/WNS: 0.000000/0.000000 tnsRedution: 0.000000, wnsReduction: 0.000000
Data: Prepone-only CUS does not help much.
Keeping the buffered net n3425 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
Keeping the buffered net n3369 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/GCLK
Keeping the buffered net n3551 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_adc_sync/q_reg_0/GCLK
Keeping the buffered net n3434 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_adapter_inst/tx_iface_data_valid_reg_0/GCLK
Keeping the buffered net n3476 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg_0/GCLK
Keeping the buffered net n3531 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part2/tx_inst/state_reg_0/GCLK
Keeping the buffered net n3427 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_pause_n_latch_sync/sync_inst/tmp_reg_0/GCLK
Keeping the buffered net n3128 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/GCLK
Keeping the buffered net n3147 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/GCLK
Keeping the buffered net n3150 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/GCLK
Keeping the buffered net n3154 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
Keeping the buffered net n3156 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/GCLK
Keeping the buffered net n3162 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/our_cid_reg/latch/GCLK
Keeping the buffered net n3198 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3207 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[11]/latch/GCLK
Keeping the buffered net n3209 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[12]/latch/GCLK
Keeping the buffered net n3211 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[13]/latch/GCLK
Keeping the buffered net n3233 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[4]/latch/GCLK
Keeping the buffered net n3240 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[5]/latch/GCLK
Keeping the buffered net n3245 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[6]/latch/GCLK
Keeping the buffered net n3254 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[7]/latch/GCLK
Keeping the buffered net n3256 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[8]/latch/GCLK
Keeping the buffered net n3258 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[9]/latch/GCLK
Keeping the buffered net n3407 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3505 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg_0/GCLK
Keeping the buffered net n3463 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part4/rx_error_flag_reg_0/GCLK
Keeping the buffered net n3518 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part3/initialisation_inst/rx_count_reg_0/GCLK
Keeping the buffered net n3483 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part3/framing_inst/fe_inst/state_reg_0/GCLK
Keeping the buffered net n3450 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part4/rx_count_reg_0/GCLK
Keeping the buffered net n3131 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/GCLK
Keeping the buffered net n3134 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/GCLK
Keeping the buffered net n3137 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/reply_reg/latch/GCLK
Keeping the buffered net n3144 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/GCLK
Keeping the buffered net n3169 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_abort_reg/latch/GCLK
Keeping the buffered net n3171 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3180 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/GCLK
Keeping the buffered net n3189 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/GCLK
Keeping the buffered net n3205 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3213 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3219 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[2]/latch/GCLK
Keeping the buffered net n3223 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[3]/latch/GCLK
Keeping the buffered net n3265 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3270 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3279 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3291 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3300 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3305 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/GCLK
Keeping the buffered net n3317 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/GCLK
Keeping the buffered net n3331 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/status_flags_reg[error]/latch/GCLK
Keeping the buffered net n3347 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/GCLK
Keeping the buffered net n3364 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/GCLK
Keeping the buffered net n3367 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/cached_adc_value_reg/latch/GCLK
Keeping the buffered net n3387 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/GCLK
Keeping the buffered net clk as-is because trial-cts buffering already meets the requirements. Driver: clk
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.617113 TNHS = 184.160202
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 62, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Global route buffer aware mode is ON.
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 74
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3425
Preserved pin clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK with PD: lp: 1.120352, sp: 1.108240
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3369
Preserved pin clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/CLK with PD: lp: 0.561287, sp: 0.560219
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_adc_sync/q_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 5
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3551
Preserved pin self_gate_adc_sync/q_reg_0/CLK with PD: lp: 0.556185, sp: 0.556128
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_adapter_inst/tx_iface_data_valid_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 5
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3434
Preserved pin self_gate_adapter_inst/tx_iface_data_valid_reg_0/CLK with PD: lp: 0.556058, sp: 0.555924
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3476
Preserved pin self_gate_iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg_0/CLK with PD: lp: 0.537731, sp: 0.537578
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part2/tx_inst/state_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3531
Preserved pin self_gate_iso14443a_inst/part2/tx_inst/state_reg_0/CLK with PD: lp: 0.667787, sp: 0.667691
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_pause_n_latch_sync/sync_inst/tmp_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3427
Preserved pin self_gate_pause_n_latch_sync/sync_inst/tmp_reg_0/CLK with PD: lp: 0.665955, sp: 0.665783
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3128
Preserved pin clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/CLK with PD: lp: 0.575509, sp: 0.575261
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3147
Preserved pin clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/CLK with PD: lp: 0.560788, sp: 0.560502
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3150
Preserved pin clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/CLK with PD: lp: 0.529855, sp: 0.529759
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3154
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK with PD: lp: 0.271131, sp: 0.271074
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3156
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/CLK with PD: lp: 0.610261, sp: 0.610032
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/our_cid_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3162
Preserved pin clk_gate_iso14443a_inst/part4/our_cid_reg/latch/CLK with PD: lp: 0.587206, sp: 0.587035
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3198
Preserved pin clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/CLK with PD: lp: 0.658596, sp: 0.658596
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[11]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3207
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[11]/latch/CLK with PD: lp: 0.490362, sp: 0.488836
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[12]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3209
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[12]/latch/CLK with PD: lp: 0.559980, sp: 0.558606
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[13]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3211
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[13]/latch/CLK with PD: lp: 0.513517, sp: 0.513116
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3233
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[4]/latch/CLK with PD: lp: 0.497146, sp: 0.496746
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[5]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3240
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[5]/latch/CLK with PD: lp: 0.530680, sp: 0.530680
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[6]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3245
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[6]/latch/CLK with PD: lp: 0.541391, sp: 0.539655
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[7]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3254
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[7]/latch/CLK with PD: lp: 0.505796, sp: 0.505396
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[8]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3256
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[8]/latch/CLK with PD: lp: 0.481673, sp: 0.481291
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[9]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3258
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[9]/latch/CLK with PD: lp: 0.515195, sp: 0.514795
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3407
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/CLK with PD: lp: 0.771328, sp: 0.768028
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3505
Preserved pin self_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg_0/CLK with PD: lp: 0.771662, sp: 0.771185
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part4/rx_error_flag_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3463
Preserved pin self_gate_iso14443a_inst/part4/rx_error_flag_reg_0/CLK with PD: lp: 0.732104, sp: 0.730368
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/initialisation_inst/rx_count_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3518
Preserved pin self_gate_iso14443a_inst/part3/initialisation_inst/rx_count_reg_0/CLK with PD: lp: 0.736333, sp: 0.734598
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/framing_inst/fe_inst/state_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3483
Preserved pin self_gate_iso14443a_inst/part3/framing_inst/fe_inst/state_reg_0/CLK with PD: lp: 0.715005, sp: 0.713346
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part4/rx_count_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3450
Preserved pin self_gate_iso14443a_inst/part4/rx_count_reg_0/CLK with PD: lp: 0.695161, sp: 0.695161
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3131
Preserved pin clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/CLK with PD: lp: 0.636738, sp: 0.635422
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 10
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3134
Preserved pin clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/CLK with PD: lp: 0.778791, sp: 0.778314
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/reply_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 13
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3137
Preserved pin clk_gate_iso14443a_inst/part4/reply_reg/latch/CLK with PD: lp: 0.776529, sp: 0.775403
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 24
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3144
Preserved pin clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/CLK with PD: lp: 0.707132, sp: 0.705549
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_abort_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 55
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3169
Preserved pin clk_gate_adapter_inst/signal_control_abort_reg/latch/CLK with PD: lp: 0.874417, sp: 0.851452
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3171
Preserved pin clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/CLK with PD: lp: 0.602112, sp: 0.601883
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3180
Preserved pin clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/CLK with PD: lp: 0.688516, sp: 0.688516
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3189
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/CLK with PD: lp: 0.715693, sp: 0.714473
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3205
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[0]/latch/CLK with PD: lp: 0.735582, sp: 0.735582
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3213
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[1]/latch/CLK with PD: lp: 0.698171, sp: 0.698171
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[2]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3219
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[2]/latch/CLK with PD: lp: 0.732841, sp: 0.731125
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[3]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3223
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[3]/latch/CLK with PD: lp: 0.703759, sp: 0.703759
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 9
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3265
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/CLK with PD: lp: 0.726619, sp: 0.726199
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3270
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/CLK with PD: lp: 0.713957, sp: 0.712718
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3279
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/CLK with PD: lp: 0.659464, sp: 0.659101
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3291
Preserved pin clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/CLK with PD: lp: 0.700798, sp: 0.700798
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3300
Preserved pin clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/CLK with PD: lp: 0.661285, sp: 0.661285
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3305
Preserved pin clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/CLK with PD: lp: 0.607398, sp: 0.607131
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3317
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/CLK with PD: lp: 0.843143, sp: 0.842037
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/status_flags_reg[error]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3331
Preserved pin clk_gate_adapter_inst/status_flags_reg[error]/latch/CLK with PD: lp: 0.846988, sp: 0.845882
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3347
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/CLK with PD: lp: 0.844296, sp: 0.843132
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3364
Preserved pin clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/CLK with PD: lp: 0.803396, sp: 0.803396
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/cached_adc_value_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3367
Preserved pin clk_gate_adapter_inst/cached_adc_value_reg/latch/CLK with PD: lp: 0.754120, sp: 0.754120
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3387
Preserved pin clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/CLK with PD: lp: 0.710526, sp: 0.710526
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 27
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: clk
Preserved pin clk with PD: lp: 1.532090, sp: 1.067792
[36mInformation: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 2.99 sec, cpu time is 0 hr : 0 min : 2.99 sec. (CTS-104)(B[m
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
[36mInformation: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)(B[m
There are 0 buffers and 8 inverters added (total area 188.16) by Clock Tree Synthesis.
Turning off global route buffer aware mode.
[36mInformation: 0 out of 0l clock cells have been moved due to NDR or via ladder related legalization rules.(B[m
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.4643; ID = 2.3936; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.4643; ID = 2.3936; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario_bc root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1858; ID = 0.9524; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1858; ID = 0.9524; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
[36mInformation: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: virtual_scenario root: clk
clock: clk mode: virtual_scenario_bc root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.4643; ID = 2.3936; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.1858; ID = 0.9524; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Pre-Opt preprocessing:
Pre-Opt preprocessing cpu time 00:00:00.54u 00:00:00.00s 00:00:00.54e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Pre-Opt preprocessing:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.4643; ID = 2.3936; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.1858; ID = 0.9524; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Optimization: GlobalSkew = 0.4643; ID = 2.3936; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Longest path:
  (0) 0.8666            0.0000          cts_inv_6142013/A
  (1) 1.1164            0.2497          cts_inv_6142013/Q
  (2) 1.1199            0.0035          cts_inv_6102009/A
  (3) 1.4812            0.3613          cts_inv_6102009/Q
  (4) 1.5192            0.0381          clk_gate_adapter_inst/signal_control_abort_reg/latch/CLK
  (5) 2.5539            1.0347          clk_gate_adapter_inst/signal_control_abort_reg/latch/GCLK
  (6) 2.5876            0.0338          clk_r_REG315_S1/C
  (7) 2.3936            -0.1940         clk_r_REG315_S1/C
Shortest path:
  (0) 0.8660            0.0000          cts_inv_6062005/A
  (1) 1.2565            0.3905          cts_inv_6062005/Q
  (2) 1.2599            0.0034          cts_inv_6022001/A
  (3) 1.6318            0.3719          cts_inv_6022001/Q
  (4) 1.6583            0.0265          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK
  (5) 2.1126            0.4543          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
  (6) 2.1131            0.0005          clk_r_REG244_S1/C
  (7) 1.9293            -0.1837         clk_r_REG244_S1/C
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Optimization: GlobalSkew = 0.1858; ID = 0.9524; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
Longest path:
  (0) 0.3962            0.0000          cts_inv_6142013/A
  (1) 0.4668            0.0706          cts_inv_6142013/Q
  (2) 0.4680            0.0012          cts_inv_6102009/A
  (3) 0.6100            0.1420          cts_inv_6102009/Q
  (4) 0.6220            0.0120          clk_gate_adapter_inst/signal_control_abort_reg/latch/CLK
  (5) 1.0146            0.3926          clk_gate_adapter_inst/signal_control_abort_reg/latch/GCLK
  (6) 1.0247            0.0101          clk_r_REG315_S1/C
  (7) 0.9524            -0.0723         clk_r_REG315_S1/C
Shortest path:
  (0) 0.3960            0.0000          cts_inv_6062005/A
  (1) 0.5249            0.1289          cts_inv_6062005/Q
  (2) 0.5261            0.0012          cts_inv_6022001/A
  (3) 0.6691            0.1430          cts_inv_6022001/Q
  (4) 0.6772            0.0081          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK
  (5) 0.8349            0.1577          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
  (6) 0.8351            0.0002          clk_r_REG246_S1/C
  (7) 0.7666            -0.0685         clk_r_REG246_S1/C
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.57 sec, cpu time is 0 hr : 0 min : 0.57 sec.
[33mWarning: NDR promotion is not supported in new build clock CCD flow(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2281, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 62, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
-------------------------------------------------------------
Optimizing clock tree local skew
clock: clk mode: virtual_scenario root: clk
clock: clk mode: virtual_scenario_bc root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.4643; ID = 2.3936; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.1858; ID = 0.9524; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Network Flow Based Optimization:
AR: local skew for area recovery by removal and sizing
AR: deleted 0 cell(s)
Network Flow Optimization cpu time 00:00:00.05u 00:00:00.00s 00:00:00.05e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.4643; ID = 2.3936; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.1858; ID = 0.9524; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec.
-------------------------------------------------------------
Optimizing clock tree with useful skew
clock: clk mode: virtual_scenario root: clk
clock: clk mode: virtual_scenario_bc root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre CCD Optimization: GlobalSkew = 0.4643; ID = 2.3936; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre CCD Optimization: GlobalSkew = 0.1858; ID = 0.9524; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2281, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.499577, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.617114, TNHS = -184.160507, NHVP = 541

    Scenario virtual_scenario (setup) WNS = 1.49958, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.617114, TNHS = -184.161, NHVP = 541
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.499577, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.768913, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.617114, TNHS = -184.160512, NHVP = 541
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.499577, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.616164, TNHS = -181.991348, NHVP = 537

    Scenario virtual_scenario (setup) WNS = 1.49958, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.616164, TNHS = -181.991, NHVP = 537
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.499577, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.768906, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.616164, TNHS = -181.991350, NHVP = 537
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:00.64u 00:00:00.00s 00:00:00.64e: 
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2283 nets, 62 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314759 ohm/um, via_r = 4.835199 ohm/cut, c = 0.138498 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139805 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2281, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
CTSSC route status detected: clock (VR 0, GR 1359, DR 0), data (VR 2219, GR 0, DR 0); stage = auto, isPostRoute = FALSE
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'low'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 4
Scenario virtual_scenario, iteration 2: expecting at least 4
Scenario virtual_scenario, iteration 3: expecting at least 4
Scenario virtual_scenario, iteration 4: expecting at least 4
Note - message 'POW-024' limit (10) exceeded. Remainder will be suppressed.
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Scenario virtual_scenario_bc, iteration 1: expecting at least 4
Scenario virtual_scenario_bc, iteration 2: expecting at least 4
Scenario virtual_scenario_bc, iteration 3: expecting at least 4
Scenario virtual_scenario_bc, iteration 4: expecting at least 4
Total power = 0.498780, Leakage = 0.000651, Internal = 0.323768, Switching = 0.174361
BGT_HEART_BEAT: Budget implemented Initial qor: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.499577, cmpoWns=1.499577, cmpoHold -184.160507
 Top undershoots
 Top overshoots
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.616924 TNHS = 183.168930
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.617113 TNHS = 173.736694
BGT_HEART_BEAT: Budget implemented before commit: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.499577, cmpoWns=1.499577, cmpoHold -184.160507
 Top undershoots
 Top overshoots
BGT_HEART_BEAT: Accepted 3 out of 3 problems
BGT_HEART_BEAT: Budget implemented after commit: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.500301, cmpoWns=1.500301, cmpoHold -163.710587
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
 Top overshoots
BGT_HEART_BEAT: Accepted 3 out of 3 problems
BGT_HEART_BEAT: Budget implemented after revert all: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.499577, cmpoWns=1.499577, cmpoHold -184.160507
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
 Top overshoots
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.617008 TNHS = 183.806976
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.617113 TNHS = 183.867737
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.617113 TNHS = 174.812958
BGT_HEART_BEAT: Budget implemented before commit: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.499577, cmpoWns=1.499577, cmpoHold -184.160507
 Top undershoots
 Top overshoots
BGT_HEART_BEAT: Accepted 2 out of 2 problems
BGT_HEART_BEAT: Budget implemented after commit: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.500301, cmpoWns=1.500301, cmpoHold -164.234680
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
 Top overshoots
BGT_HEART_BEAT: Accepted 2 out of 2 problems
BGT_HEART_BEAT: Budget implemented after revert all: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.499577, cmpoWns=1.499577, cmpoHold -184.160507
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
 Top overshoots

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          5
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          2
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.6000
        # Sg2Main acceptance ratio in percent      =     0.3333
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:02s
        # Total elapsed time              = 00h:00m:02s
        # Flow total speed up             =     0.9989
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9993
        # Sg CPU time                     = 00h:00m:01s
        # Sg elapsed time                 = 00h:00m:01s
        # Sg speed up                     =     1.0005
        # The rest of flow speed up       =     0.9987

-------------------------------------------------

[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 62, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
CUS Based Optimization cpu time 00:00:04.60u 00:00:00.01s 00:00:04.62e: 
Clock Qor After Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post CCD Optimization: GlobalSkew = 0.4794; ID = 2.5876; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post CCD Optimization: GlobalSkew = 0.1911; ID = 1.0247; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   73  Alloctr   74  Proc 1815 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   74  Proc 1815 
Net statistics:
Total number of nets     = 2283
Number of nets to route  = 62
65 nets are fully connected,
 of which 3 are detail routed and 62 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1815 
Average gCell capacity  2.53     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   76  Proc 1815 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   76  Proc 1815 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   75  Alloctr   76  Proc 1815 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   32  Alloctr   32  Proc   32 
[End of Initial Routing] Total (MB): Used  107  Alloctr  108  Proc 1847 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     2 (0.02%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET2       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 9773.78
Initial. Layer MET1 wire length = 375.83
Initial. Layer MET2 wire length = 5.64
Initial. Layer MET3 wire length = 4461.60
Initial. Layer MET4 wire length = 4843.27
Initial. Layer METTP wire length = 87.44
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 2196
Initial. Via VIA12D_R count = 711
Initial. Via VIA23D_R count = 713
Initial. Via VIA34D_R count = 762
Initial. Via VIA4TD_R count = 10
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  108  Proc 1847 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.01%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET2       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 9778.12
phase1. Layer MET1 wire length = 375.83
phase1. Layer MET2 wire length = 5.64
phase1. Layer MET3 wire length = 4465.94
phase1. Layer MET4 wire length = 4843.27
phase1. Layer METTP wire length = 87.44
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 2198
phase1. Via VIA12D_R count = 711
phase1. Via VIA23D_R count = 713
phase1. Via VIA34D_R count = 764
phase1. Via VIA4TD_R count = 10
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  108  Proc 1847 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 9778.12
phase2. Layer MET1 wire length = 375.83
phase2. Layer MET2 wire length = 5.64
phase2. Layer MET3 wire length = 4465.94
phase2. Layer MET4 wire length = 4843.27
phase2. Layer METTP wire length = 87.44
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 2198
phase2. Via VIA12D_R count = 711
phase2. Via VIA23D_R count = 713
phase2. Via VIA34D_R count = 764
phase2. Via VIA4TD_R count = 10
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  108  Proc 1847 

Congestion utilization per direction:
Average vertical track utilization   =  2.92 %
Peak    vertical track utilization   = 83.33 %
Average horizontal track utilization =  2.72 %
Peak    horizontal track utilization = 45.45 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1847 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc   32 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1847 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc   32 
[End of Global Routing] Total (MB): Used  105  Alloctr  106  Proc 1847 
Skip track assign
Skip detail route
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Clock Qor After Patch GR:
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2283 nets, 62 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 62, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post CCD Optimization: GlobalSkew = 0.4794; ID = 2.5876; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post CCD Optimization: GlobalSkew = 0.1911; ID = 1.0247; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 188.1600; ClockCellArea = 2360.7808; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for optimization of clock tree is 0 hr : 0 min : 5.14 sec, cpu time is 0 hr : 0 min : 5.14 sec.
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 406 total shapes.
Layer MET2: cached 0 shapes out of 1 total shapes.
Cached 122 vias out of 3125 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2244        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2244
number of references:               226
number of site rows:                 60
number of locations attempted:    45540
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2183 (19403 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.720 um ( 0.16 row height)
rms weighted cell displacement:   0.720 um ( 0.16 row height)
max cell displacement:            8.400 um ( 1.88 row height)
avg cell displacement:            0.168 um ( 0.04 row height)
avg weighted cell displacement:   0.168 um ( 0.04 row height)
number of cells moved:              241
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2065 (EO2HDLLX1)
  Input location: (238.28,276.92)
  Legal location: (229.88,276.92)
  Displacement:   8.400 um ( 1.88 row height)
Cell: optlc_1039 (LOGIC1HD)
  Input location: (175.56,276.92)
  Legal location: (180.04,272.44)
  Displacement:   6.336 um ( 1.41 row height)
Cell: U3561 (EO2HDLLX1)
  Input location: (211.4,218.68)
  Legal location: (217.56,218.68)
  Displacement:   6.160 um ( 1.38 row height)
Cell: U2549 (NO2HDLLX1)
  Input location: (162.68,267.96)
  Legal location: (168.84,267.96)
  Displacement:   6.160 um ( 1.38 row height)
Cell: U2501 (EO2HDLLX1)
  Input location: (159.32,147)
  Legal location: (163.24,142.52)
  Displacement:   5.953 um ( 1.33 row height)
Cell: U2652 (NO3HDLLX1)
  Input location: (160.44,272.44)
  Legal location: (163.8,276.92)
  Displacement:   5.600 um ( 1.25 row height)
Cell: U2436 (AND2HDLLX0)
  Input location: (141.96,272.44)
  Legal location: (136.36,272.44)
  Displacement:   5.600 um ( 1.25 row height)
Cell: U2940 (EO2HDLLX1)
  Input location: (52.36,227.64)
  Legal location: (49.56,232.12)
  Displacement:   5.283 um ( 1.18 row height)
Cell: U3039 (INHDLLX1)
  Input location: (255.64,52.92)
  Legal location: (250.6,52.92)
  Displacement:   5.040 um ( 1.12 row height)
Cell: U2994 (EO2HDLLX1)
  Input location: (75.32,241.08)
  Legal location: (73.08,236.6)
  Displacement:   5.009 um ( 1.12 row height)

 Successfully legalize placement.
[36mInformation: The run time for postlude is 0 hr : 0 min : 0.36 sec, cpu time is 0 hr : 0 min : 0.36 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Summary report
************************************************************
There are 62 flat clock tree nets.
There are 61 non-sink instances (total area 2360.78) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 8 inverters (total area 188.16).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:11.72u 00:00:00.03s 00:00:11.76e: 
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Current block utilization is '0.70200', effective utilization is '0.70200'. (OPT-055)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314759 ohm/um, via_r = 4.835199 ohm/cut, c = 0.138498 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139805 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2281, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:50     0.000     0.000 51039.027     0.000     0.000         5       413         0     0.000       737 


npo-clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       0.051   650472.75           0.031       737

Enable dominated scenarios

npo-clock-opt optimization complete                 0.00        0.00      0.00         0       0.051   650472.75           0.031       737
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.166792962433  9.868422366329  6.078346564085  2.744208841123  8.318155104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429467370  0.968760195915  6.613134823294  4.146578793224  7.876358918112  2.191135103696  0.928778328594  2.705241345515  3.840674464440  3.750206553169  7.663499142299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.399470685744  5.862702633356  7.173018785364  9.669819499761  7.591428647087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.239752766155  4.575849555797  5.624092208820  7.826857753678  4.759174718263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474083106  0.513664102672  5.027524718562  6.119813446103  6.181472312107  1.581675365776  7.441085009607  9.589665361480  2.041941787119  3.921160367338  0.650429982345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.662130430224  8.249566696291  3.504094105451  1.682716512888  7.173474018510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.604369474371  1.012134945247  5.811733066269  5.826730383342  4.349324592435
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2283 nets, 62 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314759 ohm/um, via_r = 4.835199 ohm/cut, c = 0.138498 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139805 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2281, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.6176   184.0458    541
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 650472.750
    2   *        -          -        -      -   0.6176   184.0458    541        -          -        -    103.150
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.6176   184.0458    541        0     0.0000        0 650472.750     51039.03       2244          5        413
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.6176   184.0458    541        0        0 650472.750     51039.03       2244

npo-clock-opt command complete                CPU:   110 s (  0.03 hr )  ELAPSE:   111 s (  0.03 hr )  MEM-PEAK:   737 MB
npo-clock-opt command statistics  CPU=26 sec (0.01 hr) ELAPSED=26 sec (0.01 hr) MEM-PEAK=0.720 GB

npo-clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       0.051   650472.75           0.031       737
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   73  Alloctr   74  Proc 1847 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   74  Proc 1847 
Net statistics:
Total number of nets     = 2283
Number of nets to route  = 62
27 nets are partially connected,
 of which 0 are detail routed and 27 are global routed.
37 nets are fully connected,
 of which 2 are detail routed and 35 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1847 
Average gCell capacity  2.46     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   76  Proc 1847 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   76  Proc 1847 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  108  Proc 1847 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  108  Proc 1847 
Initial. Routing result:
Initial. Both Dirs: Overflow =    11 Max = 1 GRCs =    12 (0.14%)
Initial. H routing: Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.25%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. MET1       Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.25%)
Initial. MET2       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 9764.58
Initial. Layer MET1 wire length = 345.62
Initial. Layer MET2 wire length = 16.92
Initial. Layer MET3 wire length = 4485.93
Initial. Layer MET4 wire length = 4828.67
Initial. Layer METTP wire length = 87.44
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 2196
Initial. Via VIA12D_R count = 711
Initial. Via VIA23D_R count = 713
Initial. Via VIA34D_R count = 762
Initial. Via VIA4TD_R count = 10
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  108  Proc 1847 
phase1. Routing result:
phase1. Both Dirs: Overflow =    11 Max = 1 GRCs =    12 (0.14%)
phase1. H routing: Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.25%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. MET1       Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.25%)
phase1. MET2       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 9764.58
phase1. Layer MET1 wire length = 345.62
phase1. Layer MET2 wire length = 16.92
phase1. Layer MET3 wire length = 4485.93
phase1. Layer MET4 wire length = 4828.67
phase1. Layer METTP wire length = 87.44
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 2196
phase1. Via VIA12D_R count = 711
phase1. Via VIA23D_R count = 713
phase1. Via VIA34D_R count = 762
phase1. Via VIA4TD_R count = 10
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  108  Proc 1847 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 9764.58
phase2. Layer MET1 wire length = 345.62
phase2. Layer MET2 wire length = 16.92
phase2. Layer MET3 wire length = 4485.93
phase2. Layer MET4 wire length = 4828.67
phase2. Layer METTP wire length = 87.44
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 2196
phase2. Via VIA12D_R count = 711
phase2. Via VIA23D_R count = 713
phase2. Via VIA34D_R count = 762
phase2. Via VIA4TD_R count = 10
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  108  Proc 1847 

Congestion utilization per direction:
Average vertical track utilization   =  2.92 %
Peak    vertical track utilization   = 83.33 %
Average horizontal track utilization =  2.74 %
Peak    horizontal track utilization = 45.45 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1847 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1847 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  105  Alloctr  106  Proc 1847 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   70  Alloctr   70  Proc 1847 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 216 of 2306


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   70  Alloctr   71  Proc 1847 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   70  Alloctr   71  Proc 1847 

Number of wires with overlap after iteration 1 = 24 of 1307


Wire length and via report:
---------------------------
Number of MET1 wires: 0                   : 0
Number of MET2 wires: 88                 VIA12D_R: 711
Number of MET3 wires: 647                VIA23D_R: 716
Number of MET4 wires: 565                VIA34D_R: 796
Number of METTP wires: 7                 VIA4TD_R: 13
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 1307              vias: 2236

Total MET1 wire length: 0.0
Total MET2 wire length: 113.7
Total MET3 wire length: 4561.6
Total MET4 wire length: 4735.3
Total METTP wire length: 86.8
Total METTPL wire length: 0.0
Total wire length: 9497.5

Longest MET1 wire length: 0.0
Longest MET2 wire length: 6.2
Longest MET3 wire length: 121.0
Longest MET4 wire length: 187.6
Longest METTP wire length: 40.3
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   69  Alloctr   70  Proc 1847 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   74  Proc 1847 
Total number of nets = 2283, of which 0 are not extracted
Total number of open nets = 2219, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   0
Routed  2/49 Partitions, Violations =   0
Routed  3/49 Partitions, Violations =   2
Routed  4/49 Partitions, Violations =   2
Routed  5/49 Partitions, Violations =   0
Routed  6/49 Partitions, Violations =   0
Routed  7/49 Partitions, Violations =   6
Routed  8/49 Partitions, Violations =   7
Routed  9/49 Partitions, Violations =   7
Routed  10/49 Partitions, Violations =  7
Routed  11/49 Partitions, Violations =  1
Routed  12/49 Partitions, Violations =  1
Routed  13/49 Partitions, Violations =  1
Routed  14/49 Partitions, Violations =  1
Routed  15/49 Partitions, Violations =  1
Routed  16/49 Partitions, Violations =  1
Routed  17/49 Partitions, Violations =  0
Routed  18/49 Partitions, Violations =  0
Routed  19/49 Partitions, Violations =  5
Routed  20/49 Partitions, Violations =  5
Routed  21/49 Partitions, Violations =  5
Routed  22/49 Partitions, Violations =  5
Routed  23/49 Partitions, Violations =  5
Routed  24/49 Partitions, Violations =  5
Routed  25/49 Partitions, Violations =  2
Routed  26/49 Partitions, Violations =  2
Routed  27/49 Partitions, Violations =  3
Routed  28/49 Partitions, Violations =  3
Routed  29/49 Partitions, Violations =  3
Routed  30/49 Partitions, Violations =  3
Routed  31/49 Partitions, Violations =  1
Routed  32/49 Partitions, Violations =  1
Routed  33/49 Partitions, Violations =  1
Routed  34/49 Partitions, Violations =  1
Routed  35/49 Partitions, Violations =  1
Routed  36/49 Partitions, Violations =  2
Routed  37/49 Partitions, Violations =  2
Routed  38/49 Partitions, Violations =  1
Routed  39/49 Partitions, Violations =  1
Routed  40/49 Partitions, Violations =  0
Routed  41/49 Partitions, Violations =  0
Routed  42/49 Partitions, Violations =  0
Routed  43/49 Partitions, Violations =  0
Routed  44/49 Partitions, Violations =  0
Routed  45/49 Partitions, Violations =  0
Routed  46/49 Partitions, Violations =  0
Routed  47/49 Partitions, Violations =  0
Routed  48/49 Partitions, Violations =  0
Routed  49/49 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used   89  Alloctr   90  Proc 1847 

End DR iteration 0 with 49 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   69  Alloctr   70  Proc 1847 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   69  Alloctr   70  Proc 1847 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    9797 micron
Total Number of Contacts =             2129
Total Number of Wires =                1304
Total Number of PtConns =              747
Total Number of Routed Wires =       1304
Total Routed Wire Length =           9503 micron
Total Number of Routed Contacts =       2129
        Layer          MET1 :          0 micron
        Layer          MET2 :        740 micron
        Layer          MET3 :       4607 micron
        Layer          MET4 :       4364 micron
        Layer         METTP :         87 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :         11
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :        710
        Via        VIA23D_R :        697
        Via        VIA12D_R :        256
        Via        VIA12D_A :        454

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2129 vias)
 
    Layer VIA1       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIA2       =  0.00% (0      / 697     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (697     vias)
    Layer VIA3       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIATP      =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2129 vias)
 
    Layer VIA1       =  0.00% (0      / 710     vias)
    Layer VIA2       =  0.00% (0      / 697     vias)
    Layer VIA3       =  0.00% (0      / 710     vias)
    Layer VIATP      =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2129 vias)
 
    Layer VIA1       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIA2       =  0.00% (0      / 697     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (697     vias)
    Layer VIA3       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIATP      =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 

Total number of nets = 2283
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}

[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2283 nets, 0 global routed, 62 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314759 ohm/um, via_r = 4.835199 ohm/cut, c = 0.138498 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139805 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2281, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
npo-clock-opt command begin                   CPU:   112 s (  0.03 hr )  ELAPSE:   113 s (  0.03 hr )  MEM-PEAK:   737 MB
[36mInformation: Removed 0 routing shapes from 2305 signal nets(B[m

npo-clock-opt timing update complete          CPU:   112 s (  0.03 hr )  ELAPSE:   113 s (  0.03 hr )  MEM-PEAK:   737 MB
INFO: Propagating Switching Activities
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
INFO: Switching Activity propagation took     0.00001 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.6149   183.5214    541
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 650442.875
    2   *        -          -        -      -   0.6149   183.5214    541        -          -        -    103.140
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.6149   183.5214    541        0     0.0000        0 650442.875     51039.03       2244          5        413
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.6149   183.5214    541        0        0 650442.875     51039.03       2244
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
npo-clock-opt initialization complete         CPU:   118 s (  0.03 hr )  ELAPSE:   120 s (  0.03 hr )  MEM-PEAK:   737 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

Running post-clock optimization step.
Turning on CRPR.

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       0.051   650442.88           0.035       737
npo-clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         0       0.051   650442.88           0.035       737
npo-clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         0       0.051   650442.88           0.035       737

npo-clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0       0.051   650442.88           0.035       737
Running post-clock timing-driven placement.
[36mInformation: Current block utilization is '0.70200', effective utilization is '0.70200'. (OPT-055)(B[m
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
[36mInformation: Current block utilization is '0.70200', effective utilization is '0.70200'. (OPT-055)(B[m
chip utilization before DTDP: 0.70
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1847 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1847 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   74  Proc 1847 
Net statistics:
Total number of nets     = 2283
Number of nets to route  = 2219
64 nets are fully connected,
 of which 64 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1847 
Average gCell capacity  2.46     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   76  Proc 1847 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   76  Proc 1847 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  108  Proc 1847 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  108  Alloctr  109  Proc 1847 
Initial. Routing result:
Initial. Both Dirs: Overflow =    92 Max = 6 GRCs =   135 (1.55%)
Initial. H routing: Overflow =    16 Max = 2 (GRCs =  1) GRCs =    26 (0.60%)
Initial. V routing: Overflow =    75 Max = 6 (GRCs =  1) GRCs =   109 (2.50%)
Initial. MET1       Overflow =     8 Max = 1 (GRCs =  9) GRCs =     9 (0.21%)
Initial. MET2       Overflow =    75 Max = 6 (GRCs =  1) GRCs =   109 (2.50%)
Initial. MET3       Overflow =     7 Max = 2 (GRCs =  1) GRCs =    17 (0.39%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 64537.44
Initial. Layer MET1 wire length = 1443.81
Initial. Layer MET2 wire length = 26957.35
Initial. Layer MET3 wire length = 28817.88
Initial. Layer MET4 wire length = 7190.41
Initial. Layer METTP wire length = 128.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 12388
Initial. Via VIA12D_R count = 6601
Initial. Via VIA23D_R count = 5149
Initial. Via VIA34D_R count = 632
Initial. Via VIA4TD_R count = 6
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  108  Alloctr  109  Proc 1847 
phase1. Routing result:
phase1. Both Dirs: Overflow =    13 Max = 3 GRCs =    11 (0.13%)
phase1. H routing: Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
phase1. V routing: Overflow =     8 Max = 3 (GRCs =  1) GRCs =     6 (0.14%)
phase1. MET1       Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
phase1. MET2       Overflow =     8 Max = 3 (GRCs =  1) GRCs =     6 (0.14%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 64538.98
phase1. Layer MET1 wire length = 1439.83
phase1. Layer MET2 wire length = 26958.88
phase1. Layer MET3 wire length = 28821.85
phase1. Layer MET4 wire length = 7190.41
phase1. Layer METTP wire length = 128.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 12390
phase1. Via VIA12D_R count = 6600
phase1. Via VIA23D_R count = 5152
phase1. Via VIA34D_R count = 632
phase1. Via VIA4TD_R count = 6
phase1. Via VIAT6L_R count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  108  Alloctr  109  Proc 1847 

Congestion utilization per direction:
Average vertical track utilization   = 21.24 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 18.91 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  108  Proc 1847 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  103  Alloctr  103  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  108  Proc 1847 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1847 
Using per-layer congestion maps for congestion reduction.
[36mInformation: 0.55% of design has horizontal routing density above target_routing_density of 0.80.(B[m
[36mInformation: 1.72% of design has vertical routing density above target_routing_density of 0.80.(B[m
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)(B[m
coarse place 100% done.
[36mInformation: Reducing cell density for 1.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.70 to 0.70. (PLACE-030)(B[m
[36mInformation: Coarse placer weighted wire length estimate = 7.85022e+08(B[m
ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
eLpp: using low effort
eLpp: will optimize for scenario virtual_scenario
eLpp: will optimize for scenario virtual_scenario_bc
[36mInformation: Activity for scenario virtual_scenario was cached, no propagation required. (POW-005)(B[m
[36mInformation: Activity for scenario virtual_scenario_bc was cached, no propagation required. (POW-005)(B[m
eLpp: of 2281 nets, 589 have non-zero toggle rates, with a max toggle rate of 0.024
eLpp: created weights for 2281 nets with range (0.9000 - 2.5644)
Start transferring placement data.
************************************************************************************
************************ Net Weight Report *****************************************
------------------------------------------------------------------------------------
                   Weights Included: ELPP  
                     Number of Nets: 2281
                         Amt factor: 0.1
                       Weight Range: (0.9, 2.56439)
************************************************************************************
[36mInformation: Automatic timing control is enabled.(B[m
DTDP placement: scenario=virtual_scenario
Completed transferring placement data.
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)(B[m
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
[36mInformation: Coarse placer weighted wire length estimate = 8.58546e+08(B[m
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 1595 out of 2244 cells, ratio = 0.710784
Total displacement = 12948.789062(um)
Max displacement = 46.749298(um), optlc_1054 (224.839996, 196.279999, 0) => (263.474701, 186.485397, 6)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2283 nets, 0 global routed, 62 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314759 ohm/um, via_r = 4.835199 ohm/cut, c = 0.138498 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139805 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2281, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2281, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 711 total shapes.
Cached 122 vias out of 3056 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2249        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2249
number of references:               226
number of site rows:                 60
number of locations attempted:    44739
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2188 (19418 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.790 um ( 0.18 row height)
rms weighted cell displacement:   0.790 um ( 0.18 row height)
max cell displacement:            4.515 um ( 1.01 row height)
avg cell displacement:            0.426 um ( 0.10 row height)
avg weighted cell displacement:   0.426 um ( 0.10 row height)
number of cells moved:             1599
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: optlc_2727 (LOGIC0HD)
  Input location: (201.88,93.24)
  Legal location: (201.32,88.76)
  Displacement:   4.515 um ( 1.01 row height)
Cell: optlc_2732 (LOGIC0HD)
  Input location: (252.84,142.52)
  Legal location: (252.84,147)
  Displacement:   4.480 um ( 1.00 row height)
Cell: optlc_2723 (LOGIC0HD)
  Input location: (125.16,106.68)
  Legal location: (129.08,106.68)
  Displacement:   3.920 um ( 0.88 row height)
Cell: U2802 (ON21HDLLX1)
  Input location: (65.2779,108.691)
  Legal location: (66.92,111.16)
  Displacement:   2.965 um ( 0.66 row height)
Cell: optlc_2715 (LOGIC0HD)
  Input location: (90.44,155.96)
  Legal location: (93.24,155.96)
  Displacement:   2.800 um ( 0.62 row height)
Cell: U3058 (NO2HDLLX1)
  Input location: (154.759,167.08)
  Legal location: (155.96,169.4)
  Displacement:   2.612 um ( 0.58 row height)
Cell: U3397 (INHDLLX1)
  Input location: (12.6008,157.925)
  Legal location: (12.6,160.44)
  Displacement:   2.515 um ( 0.56 row height)
Cell: U2277 (INHDLLX1)
  Input location: (40.9111,265.825)
  Legal location: (41.72,263.48)
  Displacement:   2.480 um ( 0.55 row height)
Cell: U3401 (NA3HDLLX1)
  Input location: (13.1113,153.54)
  Legal location: (12.6,155.96)
  Displacement:   2.474 um ( 0.55 row height)
Cell: U2706 (ON21HDLLX1)
  Input location: (21.9428,109.041)
  Legal location: (22.68,106.68)
  Displacement:   2.473 um ( 0.55 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 1599 out of 2249 cells, ratio = 0.710983
Total displacement = 1872.240356(um)
Max displacement = 5.040000(um), optlc_2727 (201.880005, 97.720001, 4) => (201.320007, 88.760002, 0)
Displacement histogram:
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2288 nets, 0 global routed, 62 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314759 ohm/um, via_r = 4.835199 ohm/cut, c = 0.138498 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139805 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2286, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2286, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0       0.051   646414.81           0.036       737
Running final optimization step.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       0.051   646414.81           0.037       737
npo-clock-opt optimization Phase 15 Iter  2         0.00        0.00      0.00         0       0.051   646414.81           0.037       737
npo-clock-opt optimization Phase 15 Iter  3         0.00        0.00      0.00         0       0.051   646414.81           0.037       737

npo-clock-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       0.051   646414.81           0.037       737
Running CCD-tns prior to Phase III of datapath opto
[36mInformation: CTS will work on the following scenarios. (CTS-101)(B[m
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
[36mInformation: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)(B[m
[36mInformation: Clock derating is enabled(B[m

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.power_opt_mode = all

Buffer/Inverter reference list for clock tree synthesis:
   d_cells_hd/BUHDX0
   d_cells_hd/BUHDX12
   d_cells_hd/BUHDX1
   d_cells_hd/BUHDX2
   d_cells_hd/BUHDX3
   d_cells_hd/BUHDX4
   d_cells_hd/BUHDX6
   d_cells_hd/BUHDX8
   d_cells_hd/DLY1HDX0
   d_cells_hd/DLY1HDX1
   d_cells_hd/DLY2HDX0
   d_cells_hd/DLY2HDX1
   d_cells_hd/DLY4HDX0
   d_cells_hd/DLY4HDX1
   d_cells_hd/DLY8HDX0
   d_cells_hd/DLY8HDX1
   d_cells_hdll/BUHDLLX0
   d_cells_hdll/BUHDLLX12
   d_cells_hdll/BUHDLLX1
   d_cells_hdll/BUHDLLX2
   d_cells_hdll/BUHDLLX3
   d_cells_hdll/BUHDLLX4
   d_cells_hdll/BUHDLLX6
   d_cells_hdll/BUHDLLX8
   d_cells_hdll/DLY1HDLLX0
   d_cells_hdll/DLY1HDLLX1
   d_cells_hdll/DLY2HDLLX0
   d_cells_hdll/DLY2HDLLX1
   d_cells_hdll/DLY4HDLLX0
   d_cells_hdll/DLY4HDLLX1
   d_cells_hdll/DLY8HDLLX0
   d_cells_hdll/DLY8HDLLX1
   d_cells_hd/INHDX0
   d_cells_hd/INHDX12
   d_cells_hd/INHDX1
   d_cells_hd/INHDX2
   d_cells_hd/INHDX3
   d_cells_hd/INHDX4
   d_cells_hd/INHDX6
   d_cells_hd/INHDX8
   d_cells_hdll/INHDLLX0
   d_cells_hdll/INHDLLX12
   d_cells_hdll/INHDLLX1
   d_cells_hdll/INHDLLX2
   d_cells_hdll/INHDLLX3
   d_cells_hdll/INHDLLX4
   d_cells_hdll/INHDLLX6
   d_cells_hdll/INHDLLX8

ICG reference list:
   d_cells_hd/LGCNHDX0
   d_cells_hd/LGCNHDX1
   d_cells_hd/LGCNHDX2
   d_cells_hd/LGCNHDX4
   d_cells_hdll/LGCNHDLLX0
   d_cells_hdll/LGCNHDLLX1
   d_cells_hdll/LGCNHDLLX2
   d_cells_hdll/LGCNHDLLX4
   d_cells_hd/LGCPHDX0
   d_cells_hd/LGCPHDX1
   d_cells_hd/LGCPHDX2
   d_cells_hd/LGCPHDX4
   d_cells_hdll/LGCPHDLLX0
   d_cells_hdll/LGCPHDLLX1
   d_cells_hdll/LGCPHDLLX2
   d_cells_hdll/LGCPHDLLX4
   d_cells_hd/LSGCNHDX0
   d_cells_hd/LSGCNHDX1
   d_cells_hd/LSGCNHDX2
   d_cells_hd/LSGCNHDX4
   d_cells_hdll/LSGCNHDLLX0
   d_cells_hdll/LSGCNHDLLX1
   d_cells_hdll/LSGCNHDLLX2
   d_cells_hdll/LSGCNHDLLX4
   d_cells_hd/LSGCPHDX0
   d_cells_hd/LSGCPHDX1
   d_cells_hd/LSGCPHDX2
   d_cells_hd/LSGCPHDX4
   d_cells_hdll/LSGCPHDLLX0
   d_cells_hdll/LSGCPHDLLX1
   d_cells_hdll/LSGCPHDLLX2
   d_cells_hdll/LSGCPHDLLX4
   d_cells_hd/LSOGCNHDX0
   d_cells_hd/LSOGCNHDX1
   d_cells_hd/LSOGCNHDX2
   d_cells_hd/LSOGCNHDX4
   d_cells_hdll/LSOGCNHDLLX0
   d_cells_hdll/LSOGCNHDLLX1
   d_cells_hdll/LSOGCNHDLLX2
   d_cells_hdll/LSOGCNHDLLX4
   d_cells_hd/LSOGCPHDX0
   d_cells_hd/LSOGCPHDX1
   d_cells_hd/LSOGCPHDX2
   d_cells_hd/LSOGCPHDX4
   d_cells_hdll/LSOGCPHDLLX0
   d_cells_hdll/LSOGCPHDLLX1
   d_cells_hdll/LSOGCPHDLLX2
   d_cells_hdll/LSOGCPHDLLX4


register reference list:
   d_cells_hd/DFFHDX0
   d_cells_hd/DFFHDX1
   d_cells_hd/DFFHDX2
   d_cells_hd/DFFHDX4
   d_cells_hdll/DFFHDLLX0
   d_cells_hdll/DFFHDLLX1
   d_cells_hdll/DFFHDLLX2
   d_cells_hdll/DFFHDLLX4
   d_cells_hd/DFFQHDX0
   d_cells_hd/DFFQHDX1
   d_cells_hd/DFFQHDX2
   d_cells_hd/DFFQHDX4
   d_cells_hdll/DFFQHDLLX0
   d_cells_hdll/DFFQHDLLX1
   d_cells_hdll/DFFQHDLLX2
   d_cells_hdll/DFFQHDLLX4
   d_cells_hd/DFFRHDX0
   d_cells_hd/DFFRHDX1
   d_cells_hd/DFFRHDX2
   d_cells_hd/DFFRHDX4
   d_cells_hdll/DFFRHDLLX0
   d_cells_hdll/DFFRHDLLX1
   d_cells_hdll/DFFRHDLLX2
   d_cells_hdll/DFFRHDLLX4
   d_cells_hd/DFFRQHDX0
   d_cells_hd/DFFRQHDX1
   d_cells_hd/DFFRQHDX2
   d_cells_hd/DFFRQHDX4
   d_cells_hdll/DFFRQHDLLX0
   d_cells_hdll/DFFRQHDLLX1
   d_cells_hdll/DFFRQHDLLX2
   d_cells_hdll/DFFRQHDLLX4
   d_cells_hd/DFFRSHDX0
   d_cells_hd/DFFRSHDX1
   d_cells_hd/DFFRSHDX2
   d_cells_hd/DFFRSHDX4
   d_cells_hdll/DFFRSHDLLX0
   d_cells_hdll/DFFRSHDLLX1
   d_cells_hdll/DFFRSHDLLX2
   d_cells_hdll/DFFRSHDLLX4
   d_cells_hd/DFFRSQHDX0
   d_cells_hd/DFFRSQHDX1
   d_cells_hd/DFFRSQHDX2
   d_cells_hd/DFFRSQHDX4
   d_cells_hdll/DFFRSQHDLLX0
   d_cells_hdll/DFFRSQHDLLX1
   d_cells_hdll/DFFRSQHDLLX2
   d_cells_hdll/DFFRSQHDLLX4
   d_cells_hd/DFFSHDX0
   d_cells_hd/DFFSHDX1
   d_cells_hd/DFFSHDX2
   d_cells_hd/DFFSHDX4
   d_cells_hdll/DFFSHDLLX0
   d_cells_hdll/DFFSHDLLX1
   d_cells_hdll/DFFSHDLLX2
   d_cells_hdll/DFFSHDLLX4
   d_cells_hd/DFFSQHDX0
   d_cells_hd/DFFSQHDX1
   d_cells_hd/DFFSQHDX2
   d_cells_hd/DFFSQHDX4
   d_cells_hdll/DFFSQHDLLX0
   d_cells_hdll/DFFSQHDLLX1
   d_cells_hdll/DFFSQHDLLX2
   d_cells_hdll/DFFSQHDLLX4
   d_cells_hd/DFRHDX0
   d_cells_hd/DFRHDX1
   d_cells_hd/DFRHDX2
   d_cells_hd/DFRHDX4
   d_cells_hdll/DFRHDLLX0
   d_cells_hdll/DFRHDLLX1
   d_cells_hdll/DFRHDLLX2
   d_cells_hdll/DFRHDLLX4
   d_cells_hd/DFRQHDX0
   d_cells_hd/DFRQHDX1
   d_cells_hd/DFRQHDX2
   d_cells_hd/DFRQHDX4
   d_cells_hdll/DFRQHDLLX0
   d_cells_hdll/DFRQHDLLX1
   d_cells_hdll/DFRQHDLLX2
   d_cells_hdll/DFRQHDLLX4
   d_cells_hd/DFRRHDX0
   d_cells_hd/DFRRHDX1
   d_cells_hd/DFRRHDX2
   d_cells_hd/DFRRHDX4
   d_cells_hdll/DFRRHDLLX0
   d_cells_hdll/DFRRHDLLX1
   d_cells_hdll/DFRRHDLLX2
   d_cells_hdll/DFRRHDLLX4
   d_cells_hd/DFRRQHDX0
   d_cells_hd/DFRRQHDX1
   d_cells_hd/DFRRQHDX2
   d_cells_hd/DFRRQHDX4
   d_cells_hdll/DFRRQHDLLX0
   d_cells_hdll/DFRRQHDLLX1
   d_cells_hdll/DFRRQHDLLX2
   d_cells_hdll/DFRRQHDLLX4
   d_cells_hd/DFRRSHDX0
   d_cells_hd/DFRRSHDX1
   d_cells_hd/DFRRSHDX2
   d_cells_hd/DFRRSHDX4
   d_cells_hdll/DFRRSHDLLX0
   d_cells_hdll/DFRRSHDLLX1
   d_cells_hdll/DFRRSHDLLX2
   d_cells_hdll/DFRRSHDLLX4
   d_cells_hd/DFRRSQHDX0
   d_cells_hd/DFRRSQHDX1
   d_cells_hd/DFRRSQHDX2
   d_cells_hd/DFRRSQHDX4
   d_cells_hdll/DFRRSQHDLLX0
   d_cells_hdll/DFRRSQHDLLX1
   d_cells_hdll/DFRRSQHDLLX2
   d_cells_hdll/DFRRSQHDLLX4
   d_cells_hd/DFRSHDX0
   d_cells_hd/DFRSHDX1
   d_cells_hd/DFRSHDX2
   d_cells_hd/DFRSHDX4
   d_cells_hdll/DFRSHDLLX0
   d_cells_hdll/DFRSHDLLX1
   d_cells_hdll/DFRSHDLLX2
   d_cells_hdll/DFRSHDLLX4
   d_cells_hd/DFRSQHDX0
   d_cells_hd/DFRSQHDX1
   d_cells_hd/DFRSQHDX2
   d_cells_hd/DFRSQHDX4
   d_cells_hdll/DFRSQHDLLX0
   d_cells_hdll/DFRSQHDLLX1
   d_cells_hdll/DFRSQHDLLX2
   d_cells_hdll/DFRSQHDLLX4
   d_cells_hd/DLHHDX0
   d_cells_hd/DLHHDX1
   d_cells_hd/DLHHDX2
   d_cells_hd/DLHHDX4
   d_cells_hdll/DLHHDLLX0
   d_cells_hdll/DLHHDLLX1
   d_cells_hdll/DLHHDLLX2
   d_cells_hdll/DLHHDLLX4
   d_cells_hd/DLHQHDX0
   d_cells_hd/DLHQHDX1
   d_cells_hd/DLHQHDX2
   d_cells_hd/DLHQHDX4
   d_cells_hdll/DLHQHDLLX0
   d_cells_hdll/DLHQHDLLX1
   d_cells_hdll/DLHQHDLLX2
   d_cells_hdll/DLHQHDLLX4
   d_cells_hd/DLHRHDX0
   d_cells_hd/DLHRHDX1
   d_cells_hd/DLHRHDX2
   d_cells_hd/DLHRHDX4
   d_cells_hdll/DLHRHDLLX0
   d_cells_hdll/DLHRHDLLX1
   d_cells_hdll/DLHRHDLLX2
   d_cells_hdll/DLHRHDLLX4
   d_cells_hd/DLHRQHDX0
   d_cells_hd/DLHRQHDX1
   d_cells_hd/DLHRQHDX2
   d_cells_hd/DLHRQHDX4
   d_cells_hdll/DLHRQHDLLX0
   d_cells_hdll/DLHRQHDLLX1
   d_cells_hdll/DLHRQHDLLX2
   d_cells_hdll/DLHRQHDLLX4
   d_cells_hd/DLHRSHDX0
   d_cells_hd/DLHRSHDX1
   d_cells_hd/DLHRSHDX2
   d_cells_hd/DLHRSHDX4
   d_cells_hdll/DLHRSHDLLX0
   d_cells_hdll/DLHRSHDLLX1
   d_cells_hdll/DLHRSHDLLX2
   d_cells_hdll/DLHRSHDLLX4
   d_cells_hd/DLHRSQHDX0
   d_cells_hd/DLHRSQHDX1
   d_cells_hd/DLHRSQHDX2
   d_cells_hd/DLHRSQHDX4
   d_cells_hdll/DLHRSQHDLLX0
   d_cells_hdll/DLHRSQHDLLX1
   d_cells_hdll/DLHRSQHDLLX2
   d_cells_hdll/DLHRSQHDLLX4
   d_cells_hd/DLHRTHDX1
   d_cells_hdll/DLHRTHDLLX1
   d_cells_hd/DLHSHDX0
   d_cells_hd/DLHSHDX1
   d_cells_hd/DLHSHDX2
   d_cells_hd/DLHSHDX4
   d_cells_hdll/DLHSHDLLX0
   d_cells_hdll/DLHSHDLLX1
   d_cells_hdll/DLHSHDLLX2
   d_cells_hdll/DLHSHDLLX4
   d_cells_hd/DLHSQHDX0
   d_cells_hd/DLHSQHDX1
   d_cells_hd/DLHSQHDX2
   d_cells_hd/DLHSQHDX4
   d_cells_hdll/DLHSQHDLLX0
   d_cells_hdll/DLHSQHDLLX1
   d_cells_hdll/DLHSQHDLLX2
   d_cells_hdll/DLHSQHDLLX4
   d_cells_hd/DLHSTHDX1
   d_cells_hdll/DLHSTHDLLX1
   d_cells_hd/DLHTHDX1
   d_cells_hdll/DLHTHDLLX1
   d_cells_hd/DLLHDX0
   d_cells_hd/DLLHDX1
   d_cells_hd/DLLHDX2
   d_cells_hd/DLLHDX4
   d_cells_hdll/DLLHDLLX0
   d_cells_hdll/DLLHDLLX1
   d_cells_hdll/DLLHDLLX2
   d_cells_hdll/DLLHDLLX4
   d_cells_hd/DLLQHDX0
   d_cells_hd/DLLQHDX1
   d_cells_hd/DLLQHDX2
   d_cells_hd/DLLQHDX4
   d_cells_hdll/DLLQHDLLX0
   d_cells_hdll/DLLQHDLLX1
   d_cells_hdll/DLLQHDLLX2
   d_cells_hdll/DLLQHDLLX4
   d_cells_hd/DLLRHDX0
   d_cells_hd/DLLRHDX1
   d_cells_hd/DLLRHDX2
   d_cells_hd/DLLRHDX4
   d_cells_hdll/DLLRHDLLX0
   d_cells_hdll/DLLRHDLLX1
   d_cells_hdll/DLLRHDLLX2
   d_cells_hdll/DLLRHDLLX4
   d_cells_hd/DLLRQHDX0
   d_cells_hd/DLLRQHDX1
   d_cells_hd/DLLRQHDX2
   d_cells_hd/DLLRQHDX4
   d_cells_hdll/DLLRQHDLLX0
   d_cells_hdll/DLLRQHDLLX1
   d_cells_hdll/DLLRQHDLLX2
   d_cells_hdll/DLLRQHDLLX4
   d_cells_hd/DLLRSHDX0
   d_cells_hd/DLLRSHDX1
   d_cells_hd/DLLRSHDX2
   d_cells_hd/DLLRSHDX4
   d_cells_hdll/DLLRSHDLLX0
   d_cells_hdll/DLLRSHDLLX1
   d_cells_hdll/DLLRSHDLLX2
   d_cells_hdll/DLLRSHDLLX4
   d_cells_hd/DLLRSQHDX0
   d_cells_hd/DLLRSQHDX1
   d_cells_hd/DLLRSQHDX2
   d_cells_hd/DLLRSQHDX4
   d_cells_hdll/DLLRSQHDLLX0
   d_cells_hdll/DLLRSQHDLLX1
   d_cells_hdll/DLLRSQHDLLX2
   d_cells_hdll/DLLRSQHDLLX4
   d_cells_hd/DLLRTHDX1
   d_cells_hdll/DLLRTHDLLX1
   d_cells_hd/DLLSHDX0
   d_cells_hd/DLLSHDX1
   d_cells_hd/DLLSHDX2
   d_cells_hd/DLLSHDX4
   d_cells_hdll/DLLSHDLLX0
   d_cells_hdll/DLLSHDLLX1
   d_cells_hdll/DLLSHDLLX2
   d_cells_hdll/DLLSHDLLX4
   d_cells_hd/DLLSQHDX0
   d_cells_hd/DLLSQHDX1
   d_cells_hd/DLLSQHDX2
   d_cells_hd/DLLSQHDX4
   d_cells_hdll/DLLSQHDLLX0
   d_cells_hdll/DLLSQHDLLX1
   d_cells_hdll/DLLSQHDLLX2
   d_cells_hdll/DLLSQHDLLX4
   d_cells_hd/DLLSTHDX1
   d_cells_hdll/DLLSTHDLLX1
   d_cells_hd/DLLTHDX1
   d_cells_hdll/DLLTHDLLX1
   d_cells_hd/SDFFHDX0
   d_cells_hd/SDFFHDX1
   d_cells_hd/SDFFHDX2
   d_cells_hd/SDFFHDX4
   d_cells_hdll/SDFFHDLLX0
   d_cells_hdll/SDFFHDLLX1
   d_cells_hdll/SDFFHDLLX2
   d_cells_hdll/SDFFHDLLX4
   d_cells_hd/SDFFQHDX0
   d_cells_hd/SDFFQHDX1
   d_cells_hd/SDFFQHDX2
   d_cells_hd/SDFFQHDX4
   d_cells_hdll/SDFFQHDLLX0
   d_cells_hdll/SDFFQHDLLX1
   d_cells_hdll/SDFFQHDLLX2
   d_cells_hdll/SDFFQHDLLX4
   d_cells_hd/SDFFRHDX0
   d_cells_hd/SDFFRHDX1
   d_cells_hd/SDFFRHDX2
   d_cells_hd/SDFFRHDX4
   d_cells_hdll/SDFFRHDLLX0
   d_cells_hdll/SDFFRHDLLX1
   d_cells_hdll/SDFFRHDLLX2
   d_cells_hdll/SDFFRHDLLX4
   d_cells_hd/SDFFRQHDX0
   d_cells_hd/SDFFRQHDX1
   d_cells_hd/SDFFRQHDX2
   d_cells_hd/SDFFRQHDX4
   d_cells_hdll/SDFFRQHDLLX0
   d_cells_hdll/SDFFRQHDLLX1
   d_cells_hdll/SDFFRQHDLLX2
   d_cells_hdll/SDFFRQHDLLX4
   d_cells_hd/SDFFRSHDX0
   d_cells_hd/SDFFRSHDX1
   d_cells_hd/SDFFRSHDX2
   d_cells_hd/SDFFRSHDX4
   d_cells_hdll/SDFFRSHDLLX0
   d_cells_hdll/SDFFRSHDLLX1
   d_cells_hdll/SDFFRSHDLLX2
   d_cells_hdll/SDFFRSHDLLX4
   d_cells_hd/SDFFRSQHDX0
   d_cells_hd/SDFFRSQHDX1
   d_cells_hd/SDFFRSQHDX2
   d_cells_hd/SDFFRSQHDX4
   d_cells_hdll/SDFFRSQHDLLX0
   d_cells_hdll/SDFFRSQHDLLX1
   d_cells_hdll/SDFFRSQHDLLX2
   d_cells_hdll/SDFFRSQHDLLX4
   d_cells_hd/SDFFSHDX0
   d_cells_hd/SDFFSHDX1
   d_cells_hd/SDFFSHDX2
   d_cells_hd/SDFFSHDX4
   d_cells_hdll/SDFFSHDLLX0
   d_cells_hdll/SDFFSHDLLX1
   d_cells_hdll/SDFFSHDLLX2
   d_cells_hdll/SDFFSHDLLX4
   d_cells_hd/SDFFSQHDX0
   d_cells_hd/SDFFSQHDX1
   d_cells_hd/SDFFSQHDX2
   d_cells_hd/SDFFSQHDX4
   d_cells_hdll/SDFFSQHDLLX0
   d_cells_hdll/SDFFSQHDLLX1
   d_cells_hdll/SDFFSQHDLLX2
   d_cells_hdll/SDFFSQHDLLX4
   d_cells_hd/SDFRHDX0
   d_cells_hd/SDFRHDX1
   d_cells_hd/SDFRHDX2
   d_cells_hd/SDFRHDX4
   d_cells_hdll/SDFRHDLLX0
   d_cells_hdll/SDFRHDLLX1
   d_cells_hdll/SDFRHDLLX2
   d_cells_hdll/SDFRHDLLX4
   d_cells_hd/SDFRQHDX0
   d_cells_hd/SDFRQHDX1
   d_cells_hd/SDFRQHDX2
   d_cells_hd/SDFRQHDX4
   d_cells_hdll/SDFRQHDLLX0
   d_cells_hdll/SDFRQHDLLX1
   d_cells_hdll/SDFRQHDLLX2
   d_cells_hdll/SDFRQHDLLX4
   d_cells_hd/SDFRRHDX0
   d_cells_hd/SDFRRHDX1
   d_cells_hd/SDFRRHDX2
   d_cells_hd/SDFRRHDX4
   d_cells_hdll/SDFRRHDLLX0
   d_cells_hdll/SDFRRHDLLX1
   d_cells_hdll/SDFRRHDLLX2
   d_cells_hdll/SDFRRHDLLX4
   d_cells_hd/SDFRRQHDX0
   d_cells_hd/SDFRRQHDX1
   d_cells_hd/SDFRRQHDX2
   d_cells_hd/SDFRRQHDX4
   d_cells_hdll/SDFRRQHDLLX0
   d_cells_hdll/SDFRRQHDLLX1
   d_cells_hdll/SDFRRQHDLLX2
   d_cells_hdll/SDFRRQHDLLX4
   d_cells_hd/SDFRRSHDX0
   d_cells_hd/SDFRRSHDX1
   d_cells_hd/SDFRRSHDX2
   d_cells_hd/SDFRRSHDX4
   d_cells_hdll/SDFRRSHDLLX0
   d_cells_hdll/SDFRRSHDLLX1
   d_cells_hdll/SDFRRSHDLLX2
   d_cells_hdll/SDFRRSHDLLX4
   d_cells_hd/SDFRRSQHDX0
   d_cells_hd/SDFRRSQHDX1
   d_cells_hd/SDFRRSQHDX2
   d_cells_hd/SDFRRSQHDX4
   d_cells_hdll/SDFRRSQHDLLX0
   d_cells_hdll/SDFRRSQHDLLX1
   d_cells_hdll/SDFRRSQHDLLX2
   d_cells_hdll/SDFRRSQHDLLX4
   d_cells_hd/SDFRSHDX0
   d_cells_hd/SDFRSHDX1
   d_cells_hd/SDFRSHDX2
   d_cells_hd/SDFRSHDX4
   d_cells_hdll/SDFRSHDLLX0
   d_cells_hdll/SDFRSHDLLX1
   d_cells_hdll/SDFRSHDLLX2
   d_cells_hdll/SDFRSHDLLX4
   d_cells_hd/SDFRSQHDX0
   d_cells_hd/SDFRSQHDX1
   d_cells_hd/SDFRSQHDX2
   d_cells_hd/SDFRSQHDX4
   d_cells_hdll/SDFRSQHDLLX0
   d_cells_hdll/SDFRSQHDLLX1
   d_cells_hdll/SDFRSQHDLLX2
   d_cells_hdll/SDFRSQHDLLX4

[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 711 total shapes.
Cached 122 vias out of 3056 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Legalizer's PDC rule check is enabled(B[m
[36mInformation: Legalizer's advanced rule check is enabled(B[m
CCD initialization runtime: cpu 0.118982, elapsed 0.118915, speed up 1.000564.

CCD-Info: App options set by user
   No CCD app option is set.
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 2051), data (VR 2224, GR 0, DR 0); stage = preroute, isPostRoute = FALSE
Total power = 0.499567, Leakage = 0.000647, Internal = 0.323840, Switching = 0.175080

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.497917, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.615429, TNHS = -183.498047, NHVP = 540

    Scenario virtual_scenario  WNS = 1.497917, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.615429, TNHS = -183.498051, NHVP = 540
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.497917, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.881355, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.615429, TNHS = -183.498051, NHVP = 540
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.498, TNS = 0.000, NVP = 0, WNHS = -0.615, TNHS = -183.498, NHVP = 540
CCD-QoR: Area: Clock Repeater Area (count) = 188.16 (8), Clock std Cell Area (count) = 2360.78 (61), Flop Area (count) = 28502.48 (588), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.499571, Leakage = 0.000651, Internal = 0.323840, Switching = 0.175080

CCD: Before drc optimization


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0018

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.497917, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.615429, TNHS = -183.498047, NHVP = 540

    Scenario virtual_scenario  WNS = 1.497917, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.615429, TNHS = -183.498051, NHVP = 540
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.497917, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.881355, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.615429, TNHS = -183.498051, NHVP = 540
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.498, TNS = 0.000, NVP = 0, WNHS = -0.615, TNHS = -183.498, NHVP = 540
CCD-QoR: Area: Clock Repeater Area (count) = 188.16 (8), Clock std Cell Area (count) = 2360.78 (61), Flop Area (count) = 28502.48 (588), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.499571, Leakage = 0.000651, Internal = 0.323840, Switching = 0.175080


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9916

-------------------------------------------------


CCD: After Fast mode setup optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.497917, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.615429, TNHS = -183.498047, NHVP = 540

    Scenario virtual_scenario  WNS = 1.497917, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.615429, TNHS = -183.498051, NHVP = 540
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.497917, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.881355, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.615429, TNHS = -183.498051, NHVP = 540
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.498, TNS = 0.000, NVP = 0, WNHS = -0.615, TNHS = -183.498, NHVP = 540
CCD-QoR: Area: Clock Repeater Area (count) = 188.16 (8), Clock std Cell Area (count) = 2360.78 (61), Flop Area (count) = 28502.48 (588), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9966

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.497917, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.615429, TNHS = -183.498047, NHVP = 540

    Scenario virtual_scenario  WNS = 1.497917, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.615429, TNHS = -183.498051, NHVP = 540
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.497917, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 38.881355, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.615429, TNHS = -183.498051, NHVP = 540
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.498, TNS = 0.000, NVP = 0, WNHS = -0.615, TNHS = -183.498, NHVP = 540
CCD-QoR: Area: Clock Repeater Area (count) = 188.16 (8), Clock std Cell Area (count) = 2360.78 (61), Flop Area (count) = 28502.48 (588), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.499571, Leakage = 0.000651, Internal = 0.323840, Switching = 0.175080
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
 CCD flow runtime: cpu 0.933858, elapsed 0.935246, speed up 0.998516.
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 711 total shapes.
Cached 122 vias out of 3056 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2249        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2249
number of references:               226
number of site rows:                 60
number of locations attempted:    42551
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2188 (19418 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2452 (AO32HDX0)
  Input location: (241.64,178.36)
  Legal location: (241.64,178.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2779 (AO31HDX1)
  Input location: (80.92,43.96)
  Legal location: (80.92,43.96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3438 (AO31HDX0)
  Input location: (102.2,241.08)
  Legal location: (102.2,241.08)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3427 (AO31HDX0)
  Input location: (89.32,214.2)
  Legal location: (89.32,214.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2599 (AN33HDX0)
  Input location: (135.24,187.32)
  Legal location: (135.24,187.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2820 (AO31HDX0)
  Input location: (149.24,147)
  Legal location: (149.24,147)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2252 (AND6HDX1)
  Input location: (40.04,93.24)
  Legal location: (40.04,93.24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2146 (AND6HDX0)
  Input location: (234.92,223.16)
  Legal location: (234.92,223.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2597 (AN33HDX1)
  Input location: (120.12,187.32)
  Legal location: (120.12,187.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2763 (AO32HDX0)
  Input location: (62.44,52.92)
  Legal location: (62.44,52.92)
  Displacement:   0.000 um ( 0.00 row height)

 CCD using TA only patch routing
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   73  Alloctr   74  Proc 1847 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   74  Proc 1847 
[33mWarning: No existing global route is available for reuse in incremental global routing. (ZRT-586)(B[m
Net statistics:
Total number of nets     = 2288
Number of nets to route  = 62
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
62 nets are fully connected,
 of which 62 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   75  Alloctr   75  Proc 1847 
Average gCell capacity  2.32     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   76  Proc 1847 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   76  Proc 1847 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  108  Proc 1847 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  108  Proc 1847 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     2 (0.02%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET2       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2.10
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 0.00
Initial. Layer MET3 wire length = 2.10
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 2
Initial. Via VIA12D_R count = 1
Initial. Via VIA23D_R count = 1
Initial. Via VIA34D_R count = 0
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  108  Proc 1847 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     2 (0.02%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET2       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2.10
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 0.00
phase1. Layer MET3 wire length = 2.10
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 2
phase1. Via VIA12D_R count = 1
phase1. Via VIA23D_R count = 1
phase1. Via VIA34D_R count = 0
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  108  Proc 1847 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2.10
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 0.00
phase2. Layer MET3 wire length = 2.10
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 2
phase2. Via VIA12D_R count = 1
phase2. Via VIA23D_R count = 1
phase2. Via VIA34D_R count = 0
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  108  Proc 1847 

Congestion utilization per direction:
Average vertical track utilization   =  3.02 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization =  2.82 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1847 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1847 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  105  Alloctr  106  Proc 1847 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   70  Alloctr   70  Proc 1847 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 0 of 8


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   70  Alloctr   71  Proc 1847 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   70  Alloctr   71  Proc 1847 

Number of wires with overlap after iteration 1 = 0 of 4


Wire length and via report:
---------------------------
Number of MET1 wires: 2                   : 0
Number of MET2 wires: 0                  VIA12D_R: 3
Number of MET3 wires: 2                  VIA23D_R: 3
Number of MET4 wires: 0                  VIA34D_R: 0
Number of METTP wires: 0                 VIA4TD_R: 0
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 4                 vias: 6

Total MET1 wire length: 1.1
Total MET2 wire length: 0.0
Total MET3 wire length: 3.9
Total MET4 wire length: 0.0
Total METTP wire length: 0.0
Total METTPL wire length: 0.0
Total wire length: 5.0

Longest MET1 wire length: 0.5
Longest MET2 wire length: 0.0
Longest MET3 wire length: 2.2
Longest MET4 wire length: 0.0
Longest METTP wire length: 0.0
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   69  Alloctr   70  Proc 1847 
Skip detail route
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Done with CCD-tns prior to Phase III of datapath opto
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2288 nets, 0 global routed, 62 detail routed. (NEX-024)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314759 ohm/um, via_r = 4.835199 ohm/cut, c = 0.138498 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139805 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2286, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2286, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 17 Iter  2         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 17 Iter  3         0.00        0.00      0.00         0       0.051   650443.25           0.039       737

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
npo-clock-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 18 Iter  4         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 18 Iter  5         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 18 Iter  6         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 18 Iter  7         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 18 Iter  8         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 18 Iter  9         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 18 Iter 10         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 18 Iter 11         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 18 Iter 12         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 18 Iter 13         0.00        0.00      0.00         0       0.051   650443.25           0.039       737
npo-clock-opt optimization Phase 18 Iter 14         0.00        0.00      0.00         0       0.051   650443.25           0.040       737
npo-clock-opt optimization Phase 18 Iter 15         0.00        0.00      0.00         0       0.051   650443.25           0.040       737
npo-clock-opt optimization Phase 18 Iter 16         0.00        0.00      0.00         0       0.051   650443.25           0.040       737
npo-clock-opt optimization Phase 18 Iter 17         0.00        0.00      0.00         0       0.051   650443.25           0.040       737
npo-clock-opt optimization Phase 18 Iter 18         0.00        0.00      0.00         0       0.051   650443.25           0.040       737
npo-clock-opt optimization Phase 18 Iter 19         0.00        0.00      0.00         0       0.051   650443.25           0.040       737
npo-clock-opt optimization Phase 18 Iter 20         0.00        0.00      0.00         0       0.051   650443.25           0.040       737
npo-clock-opt optimization Phase 18 Iter 21         0.00        0.00      0.00         0       0.051   650443.25           0.040       737
npo-clock-opt optimization Phase 18 Iter 22         0.00        0.00      0.00         0       0.051   650443.25           0.040       737

INFO: Enable clock_slack updates.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 63 total shapes.
Layer MET2: cached 0 shapes out of 710 total shapes.
Cached 122 vias out of 3060 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
npo-clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       0.051   650443.25           0.040       737
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

npo-clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       0.051   650443.25           0.040       737

npo-clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       0.051   650443.25           0.040       737

npo-clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       0.051   650443.25           0.040       737

npo-clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       0.051   650443.25           0.040       737

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0       0.051   650443.25           0.040       737

INFO: Enable clock_slack updates.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 63 total shapes.
Layer MET2: cached 0 shapes out of 710 total shapes.
Cached 122 vias out of 3060 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
npo-clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       0.051   649941.62           0.040       737
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

npo-clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0       0.052   608473.00           0.040       737
npo-clock-opt optimization Phase 26 Iter  2         0.00        0.00      0.00         0       0.052   620432.06           0.041       737

npo-clock-opt optimization Phase 27 Iter  1         0.00        0.00    180.15         0       0.052   605686.94           0.042       737
npo-clock-opt optimization Phase 27 Iter  2         0.00        0.00    180.15         0       0.052   605686.94           0.042       737
npo-clock-opt optimization Phase 27 Iter  3         0.00        0.00      1.36         0       0.067   707181.50           0.044       737
npo-clock-opt optimization Phase 27 Iter  4         0.00        0.00      0.68         0       0.067   707532.50           0.044       737

npo-clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       0.067   707532.50           0.044       737

npo-clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       0.067   707532.50           0.044       737

npo-clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0       0.067   707532.50           0.044       737
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 63 total shapes.
Layer MET2: cached 0 shapes out of 710 total shapes.
Cached 122 vias out of 3060 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2832        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2832
number of references:               330
number of site rows:                 60
number of locations attempted:   145041
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2771 (25616 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            2.860 um ( 0.64 row height)
rms weighted cell displacement:   2.860 um ( 0.64 row height)
max cell displacement:           17.955 um ( 4.01 row height)
avg cell displacement:            2.017 um ( 0.45 row height)
avg weighted cell displacement:   2.017 um ( 0.45 row height)
number of cells moved:             2212
number of large displacements:        7
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U1958 (INHDLLX0)
  Input location: (277.48,93.24)
  Legal location: (278.6,111.16)
  Displacement:  17.955 um ( 4.01 row height)
Cell: copt_h_inst_3107 (BUHDLLX0)
  Input location: (52.665,270.2)
  Legal location: (57.4,254.52)
  Displacement:  16.379 um ( 3.66 row height)
Cell: U3299 (INHDLLX0)
  Input location: (76.44,30.52)
  Legal location: (81.48,17.08)
  Displacement:  14.354 um ( 3.20 row height)
Cell: U1970 (INHDLLX0)
  Input location: (260.12,97.72)
  Legal location: (265.16,111.16)
  Displacement:  14.354 um ( 3.20 row height)
Cell: U3023 (INHDLLX0)
  Input location: (17.08,48.44)
  Legal location: (15.96,61.88)
  Displacement:  13.487 um ( 3.01 row height)
Cell: U2072 (INHDLLX0)
  Input location: (239.96,97.72)
  Legal location: (239.96,111.16)
  Displacement:  13.440 um ( 3.00 row height)
Cell: U2277 (INHDLLX0)
  Input location: (41.72,263.48)
  Legal location: (41.72,250.04)
  Displacement:  13.440 um ( 3.00 row height)
Cell: copt_h_inst_2956 (DLY4HDLLX0)
  Input location: (271.055,135.86)
  Legal location: (276.36,124.6)
  Displacement:  12.447 um ( 2.78 row height)
Cell: copt_h_inst_3349 (BUHDLLX0)
  Input location: (89.55,36.655)
  Legal location: (87.64,48.44)
  Displacement:  11.939 um ( 2.66 row height)
Cell: copt_h_inst_2845 (DLY4HDLLX0)
  Input location: (22.35,41.72)
  Legal location: (12.6,48.44)
  Displacement:  11.841 um ( 2.64 row height)

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2871 nets, 0 global routed, 62 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314402 ohm/um, via_r = 4.834673 ohm/cut, c = 0.139927 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.141999 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2869, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2869, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
npo-clock-opt optimization Phase 31 Iter  2         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
npo-clock-opt optimization Phase 31 Iter  3         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 31 Iter  4         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 31 Iter  5         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
npo-clock-opt optimization Phase 31 Iter  6         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
npo-clock-opt optimization Phase 31 Iter  7         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
npo-clock-opt optimization Phase 31 Iter  8         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
npo-clock-opt optimization Phase 31 Iter  9         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
npo-clock-opt optimization Phase 31 Iter 10         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
npo-clock-opt optimization Phase 31 Iter 11         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
npo-clock-opt optimization Phase 31 Iter 12         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
npo-clock-opt optimization Phase 31 Iter 13         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
npo-clock-opt optimization Phase 31 Iter 14         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
npo-clock-opt optimization Phase 31 Iter 15         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 31 Iter 16         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 31 Iter 17         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
npo-clock-opt optimization Phase 31 Iter 18         0.00        0.00      0.00         0       0.067   707532.50           0.045       737

npo-clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0       0.067   707532.50           0.045       737

npo-clock-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0       0.067   707532.50           0.045       737
Running CCD-wnsh_power_latch_phase2
[36mInformation: CTS will work on the following scenarios. (CTS-101)(B[m
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
[36mInformation: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)(B[m
[36mInformation: Clock derating is enabled(B[m

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.power_opt_mode = all

Buffer/Inverter reference list for clock tree synthesis:
   d_cells_hd/BUHDX0
   d_cells_hd/BUHDX12
   d_cells_hd/BUHDX1
   d_cells_hd/BUHDX2
   d_cells_hd/BUHDX3
   d_cells_hd/BUHDX4
   d_cells_hd/BUHDX6
   d_cells_hd/BUHDX8
   d_cells_hd/DLY1HDX0
   d_cells_hd/DLY1HDX1
   d_cells_hd/DLY2HDX0
   d_cells_hd/DLY2HDX1
   d_cells_hd/DLY4HDX0
   d_cells_hd/DLY4HDX1
   d_cells_hd/DLY8HDX0
   d_cells_hd/DLY8HDX1
   d_cells_hdll/BUHDLLX0
   d_cells_hdll/BUHDLLX12
   d_cells_hdll/BUHDLLX1
   d_cells_hdll/BUHDLLX2
   d_cells_hdll/BUHDLLX3
   d_cells_hdll/BUHDLLX4
   d_cells_hdll/BUHDLLX6
   d_cells_hdll/BUHDLLX8
   d_cells_hdll/DLY1HDLLX0
   d_cells_hdll/DLY1HDLLX1
   d_cells_hdll/DLY2HDLLX0
   d_cells_hdll/DLY2HDLLX1
   d_cells_hdll/DLY4HDLLX0
   d_cells_hdll/DLY4HDLLX1
   d_cells_hdll/DLY8HDLLX0
   d_cells_hdll/DLY8HDLLX1
   d_cells_hd/INHDX0
   d_cells_hd/INHDX12
   d_cells_hd/INHDX1
   d_cells_hd/INHDX2
   d_cells_hd/INHDX3
   d_cells_hd/INHDX4
   d_cells_hd/INHDX6
   d_cells_hd/INHDX8
   d_cells_hdll/INHDLLX0
   d_cells_hdll/INHDLLX12
   d_cells_hdll/INHDLLX1
   d_cells_hdll/INHDLLX2
   d_cells_hdll/INHDLLX3
   d_cells_hdll/INHDLLX4
   d_cells_hdll/INHDLLX6
   d_cells_hdll/INHDLLX8

ICG reference list:
   d_cells_hd/LGCNHDX0
   d_cells_hd/LGCNHDX1
   d_cells_hd/LGCNHDX2
   d_cells_hd/LGCNHDX4
   d_cells_hdll/LGCNHDLLX0
   d_cells_hdll/LGCNHDLLX1
   d_cells_hdll/LGCNHDLLX2
   d_cells_hdll/LGCNHDLLX4
   d_cells_hd/LGCPHDX0
   d_cells_hd/LGCPHDX1
   d_cells_hd/LGCPHDX2
   d_cells_hd/LGCPHDX4
   d_cells_hdll/LGCPHDLLX0
   d_cells_hdll/LGCPHDLLX1
   d_cells_hdll/LGCPHDLLX2
   d_cells_hdll/LGCPHDLLX4
   d_cells_hd/LSGCNHDX0
   d_cells_hd/LSGCNHDX1
   d_cells_hd/LSGCNHDX2
   d_cells_hd/LSGCNHDX4
   d_cells_hdll/LSGCNHDLLX0
   d_cells_hdll/LSGCNHDLLX1
   d_cells_hdll/LSGCNHDLLX2
   d_cells_hdll/LSGCNHDLLX4
   d_cells_hd/LSGCPHDX0
   d_cells_hd/LSGCPHDX1
   d_cells_hd/LSGCPHDX2
   d_cells_hd/LSGCPHDX4
   d_cells_hdll/LSGCPHDLLX0
   d_cells_hdll/LSGCPHDLLX1
   d_cells_hdll/LSGCPHDLLX2
   d_cells_hdll/LSGCPHDLLX4
   d_cells_hd/LSOGCNHDX0
   d_cells_hd/LSOGCNHDX1
   d_cells_hd/LSOGCNHDX2
   d_cells_hd/LSOGCNHDX4
   d_cells_hdll/LSOGCNHDLLX0
   d_cells_hdll/LSOGCNHDLLX1
   d_cells_hdll/LSOGCNHDLLX2
   d_cells_hdll/LSOGCNHDLLX4
   d_cells_hd/LSOGCPHDX0
   d_cells_hd/LSOGCPHDX1
   d_cells_hd/LSOGCPHDX2
   d_cells_hd/LSOGCPHDX4
   d_cells_hdll/LSOGCPHDLLX0
   d_cells_hdll/LSOGCPHDLLX1
   d_cells_hdll/LSOGCPHDLLX2
   d_cells_hdll/LSOGCPHDLLX4


register reference list:
   d_cells_hd/DFFHDX0
   d_cells_hd/DFFHDX1
   d_cells_hd/DFFHDX2
   d_cells_hd/DFFHDX4
   d_cells_hdll/DFFHDLLX0
   d_cells_hdll/DFFHDLLX1
   d_cells_hdll/DFFHDLLX2
   d_cells_hdll/DFFHDLLX4
   d_cells_hd/DFFQHDX0
   d_cells_hd/DFFQHDX1
   d_cells_hd/DFFQHDX2
   d_cells_hd/DFFQHDX4
   d_cells_hdll/DFFQHDLLX0
   d_cells_hdll/DFFQHDLLX1
   d_cells_hdll/DFFQHDLLX2
   d_cells_hdll/DFFQHDLLX4
   d_cells_hd/DFFRHDX0
   d_cells_hd/DFFRHDX1
   d_cells_hd/DFFRHDX2
   d_cells_hd/DFFRHDX4
   d_cells_hdll/DFFRHDLLX0
   d_cells_hdll/DFFRHDLLX1
   d_cells_hdll/DFFRHDLLX2
   d_cells_hdll/DFFRHDLLX4
   d_cells_hd/DFFRQHDX0
   d_cells_hd/DFFRQHDX1
   d_cells_hd/DFFRQHDX2
   d_cells_hd/DFFRQHDX4
   d_cells_hdll/DFFRQHDLLX0
   d_cells_hdll/DFFRQHDLLX1
   d_cells_hdll/DFFRQHDLLX2
   d_cells_hdll/DFFRQHDLLX4
   d_cells_hd/DFFRSHDX0
   d_cells_hd/DFFRSHDX1
   d_cells_hd/DFFRSHDX2
   d_cells_hd/DFFRSHDX4
   d_cells_hdll/DFFRSHDLLX0
   d_cells_hdll/DFFRSHDLLX1
   d_cells_hdll/DFFRSHDLLX2
   d_cells_hdll/DFFRSHDLLX4
   d_cells_hd/DFFRSQHDX0
   d_cells_hd/DFFRSQHDX1
   d_cells_hd/DFFRSQHDX2
   d_cells_hd/DFFRSQHDX4
   d_cells_hdll/DFFRSQHDLLX0
   d_cells_hdll/DFFRSQHDLLX1
   d_cells_hdll/DFFRSQHDLLX2
   d_cells_hdll/DFFRSQHDLLX4
   d_cells_hd/DFFSHDX0
   d_cells_hd/DFFSHDX1
   d_cells_hd/DFFSHDX2
   d_cells_hd/DFFSHDX4
   d_cells_hdll/DFFSHDLLX0
   d_cells_hdll/DFFSHDLLX1
   d_cells_hdll/DFFSHDLLX2
   d_cells_hdll/DFFSHDLLX4
   d_cells_hd/DFFSQHDX0
   d_cells_hd/DFFSQHDX1
   d_cells_hd/DFFSQHDX2
   d_cells_hd/DFFSQHDX4
   d_cells_hdll/DFFSQHDLLX0
   d_cells_hdll/DFFSQHDLLX1
   d_cells_hdll/DFFSQHDLLX2
   d_cells_hdll/DFFSQHDLLX4
   d_cells_hd/DFRHDX0
   d_cells_hd/DFRHDX1
   d_cells_hd/DFRHDX2
   d_cells_hd/DFRHDX4
   d_cells_hdll/DFRHDLLX0
   d_cells_hdll/DFRHDLLX1
   d_cells_hdll/DFRHDLLX2
   d_cells_hdll/DFRHDLLX4
   d_cells_hd/DFRQHDX0
   d_cells_hd/DFRQHDX1
   d_cells_hd/DFRQHDX2
   d_cells_hd/DFRQHDX4
   d_cells_hdll/DFRQHDLLX0
   d_cells_hdll/DFRQHDLLX1
   d_cells_hdll/DFRQHDLLX2
   d_cells_hdll/DFRQHDLLX4
   d_cells_hd/DFRRHDX0
   d_cells_hd/DFRRHDX1
   d_cells_hd/DFRRHDX2
   d_cells_hd/DFRRHDX4
   d_cells_hdll/DFRRHDLLX0
   d_cells_hdll/DFRRHDLLX1
   d_cells_hdll/DFRRHDLLX2
   d_cells_hdll/DFRRHDLLX4
   d_cells_hd/DFRRQHDX0
   d_cells_hd/DFRRQHDX1
   d_cells_hd/DFRRQHDX2
   d_cells_hd/DFRRQHDX4
   d_cells_hdll/DFRRQHDLLX0
   d_cells_hdll/DFRRQHDLLX1
   d_cells_hdll/DFRRQHDLLX2
   d_cells_hdll/DFRRQHDLLX4
   d_cells_hd/DFRRSHDX0
   d_cells_hd/DFRRSHDX1
   d_cells_hd/DFRRSHDX2
   d_cells_hd/DFRRSHDX4
   d_cells_hdll/DFRRSHDLLX0
   d_cells_hdll/DFRRSHDLLX1
   d_cells_hdll/DFRRSHDLLX2
   d_cells_hdll/DFRRSHDLLX4
   d_cells_hd/DFRRSQHDX0
   d_cells_hd/DFRRSQHDX1
   d_cells_hd/DFRRSQHDX2
   d_cells_hd/DFRRSQHDX4
   d_cells_hdll/DFRRSQHDLLX0
   d_cells_hdll/DFRRSQHDLLX1
   d_cells_hdll/DFRRSQHDLLX2
   d_cells_hdll/DFRRSQHDLLX4
   d_cells_hd/DFRSHDX0
   d_cells_hd/DFRSHDX1
   d_cells_hd/DFRSHDX2
   d_cells_hd/DFRSHDX4
   d_cells_hdll/DFRSHDLLX0
   d_cells_hdll/DFRSHDLLX1
   d_cells_hdll/DFRSHDLLX2
   d_cells_hdll/DFRSHDLLX4
   d_cells_hd/DFRSQHDX0
   d_cells_hd/DFRSQHDX1
   d_cells_hd/DFRSQHDX2
   d_cells_hd/DFRSQHDX4
   d_cells_hdll/DFRSQHDLLX0
   d_cells_hdll/DFRSQHDLLX1
   d_cells_hdll/DFRSQHDLLX2
   d_cells_hdll/DFRSQHDLLX4
   d_cells_hd/DLHHDX0
   d_cells_hd/DLHHDX1
   d_cells_hd/DLHHDX2
   d_cells_hd/DLHHDX4
   d_cells_hdll/DLHHDLLX0
   d_cells_hdll/DLHHDLLX1
   d_cells_hdll/DLHHDLLX2
   d_cells_hdll/DLHHDLLX4
   d_cells_hd/DLHQHDX0
   d_cells_hd/DLHQHDX1
   d_cells_hd/DLHQHDX2
   d_cells_hd/DLHQHDX4
   d_cells_hdll/DLHQHDLLX0
   d_cells_hdll/DLHQHDLLX1
   d_cells_hdll/DLHQHDLLX2
   d_cells_hdll/DLHQHDLLX4
   d_cells_hd/DLHRHDX0
   d_cells_hd/DLHRHDX1
   d_cells_hd/DLHRHDX2
   d_cells_hd/DLHRHDX4
   d_cells_hdll/DLHRHDLLX0
   d_cells_hdll/DLHRHDLLX1
   d_cells_hdll/DLHRHDLLX2
   d_cells_hdll/DLHRHDLLX4
   d_cells_hd/DLHRQHDX0
   d_cells_hd/DLHRQHDX1
   d_cells_hd/DLHRQHDX2
   d_cells_hd/DLHRQHDX4
   d_cells_hdll/DLHRQHDLLX0
   d_cells_hdll/DLHRQHDLLX1
   d_cells_hdll/DLHRQHDLLX2
   d_cells_hdll/DLHRQHDLLX4
   d_cells_hd/DLHRSHDX0
   d_cells_hd/DLHRSHDX1
   d_cells_hd/DLHRSHDX2
   d_cells_hd/DLHRSHDX4
   d_cells_hdll/DLHRSHDLLX0
   d_cells_hdll/DLHRSHDLLX1
   d_cells_hdll/DLHRSHDLLX2
   d_cells_hdll/DLHRSHDLLX4
   d_cells_hd/DLHRSQHDX0
   d_cells_hd/DLHRSQHDX1
   d_cells_hd/DLHRSQHDX2
   d_cells_hd/DLHRSQHDX4
   d_cells_hdll/DLHRSQHDLLX0
   d_cells_hdll/DLHRSQHDLLX1
   d_cells_hdll/DLHRSQHDLLX2
   d_cells_hdll/DLHRSQHDLLX4
   d_cells_hd/DLHRTHDX1
   d_cells_hdll/DLHRTHDLLX1
   d_cells_hd/DLHSHDX0
   d_cells_hd/DLHSHDX1
   d_cells_hd/DLHSHDX2
   d_cells_hd/DLHSHDX4
   d_cells_hdll/DLHSHDLLX0
   d_cells_hdll/DLHSHDLLX1
   d_cells_hdll/DLHSHDLLX2
   d_cells_hdll/DLHSHDLLX4
   d_cells_hd/DLHSQHDX0
   d_cells_hd/DLHSQHDX1
   d_cells_hd/DLHSQHDX2
   d_cells_hd/DLHSQHDX4
   d_cells_hdll/DLHSQHDLLX0
   d_cells_hdll/DLHSQHDLLX1
   d_cells_hdll/DLHSQHDLLX2
   d_cells_hdll/DLHSQHDLLX4
   d_cells_hd/DLHSTHDX1
   d_cells_hdll/DLHSTHDLLX1
   d_cells_hd/DLHTHDX1
   d_cells_hdll/DLHTHDLLX1
   d_cells_hd/DLLHDX0
   d_cells_hd/DLLHDX1
   d_cells_hd/DLLHDX2
   d_cells_hd/DLLHDX4
   d_cells_hdll/DLLHDLLX0
   d_cells_hdll/DLLHDLLX1
   d_cells_hdll/DLLHDLLX2
   d_cells_hdll/DLLHDLLX4
   d_cells_hd/DLLQHDX0
   d_cells_hd/DLLQHDX1
   d_cells_hd/DLLQHDX2
   d_cells_hd/DLLQHDX4
   d_cells_hdll/DLLQHDLLX0
   d_cells_hdll/DLLQHDLLX1
   d_cells_hdll/DLLQHDLLX2
   d_cells_hdll/DLLQHDLLX4
   d_cells_hd/DLLRHDX0
   d_cells_hd/DLLRHDX1
   d_cells_hd/DLLRHDX2
   d_cells_hd/DLLRHDX4
   d_cells_hdll/DLLRHDLLX0
   d_cells_hdll/DLLRHDLLX1
   d_cells_hdll/DLLRHDLLX2
   d_cells_hdll/DLLRHDLLX4
   d_cells_hd/DLLRQHDX0
   d_cells_hd/DLLRQHDX1
   d_cells_hd/DLLRQHDX2
   d_cells_hd/DLLRQHDX4
   d_cells_hdll/DLLRQHDLLX0
   d_cells_hdll/DLLRQHDLLX1
   d_cells_hdll/DLLRQHDLLX2
   d_cells_hdll/DLLRQHDLLX4
   d_cells_hd/DLLRSHDX0
   d_cells_hd/DLLRSHDX1
   d_cells_hd/DLLRSHDX2
   d_cells_hd/DLLRSHDX4
   d_cells_hdll/DLLRSHDLLX0
   d_cells_hdll/DLLRSHDLLX1
   d_cells_hdll/DLLRSHDLLX2
   d_cells_hdll/DLLRSHDLLX4
   d_cells_hd/DLLRSQHDX0
   d_cells_hd/DLLRSQHDX1
   d_cells_hd/DLLRSQHDX2
   d_cells_hd/DLLRSQHDX4
   d_cells_hdll/DLLRSQHDLLX0
   d_cells_hdll/DLLRSQHDLLX1
   d_cells_hdll/DLLRSQHDLLX2
   d_cells_hdll/DLLRSQHDLLX4
   d_cells_hd/DLLRTHDX1
   d_cells_hdll/DLLRTHDLLX1
   d_cells_hd/DLLSHDX0
   d_cells_hd/DLLSHDX1
   d_cells_hd/DLLSHDX2
   d_cells_hd/DLLSHDX4
   d_cells_hdll/DLLSHDLLX0
   d_cells_hdll/DLLSHDLLX1
   d_cells_hdll/DLLSHDLLX2
   d_cells_hdll/DLLSHDLLX4
   d_cells_hd/DLLSQHDX0
   d_cells_hd/DLLSQHDX1
   d_cells_hd/DLLSQHDX2
   d_cells_hd/DLLSQHDX4
   d_cells_hdll/DLLSQHDLLX0
   d_cells_hdll/DLLSQHDLLX1
   d_cells_hdll/DLLSQHDLLX2
   d_cells_hdll/DLLSQHDLLX4
   d_cells_hd/DLLSTHDX1
   d_cells_hdll/DLLSTHDLLX1
   d_cells_hd/DLLTHDX1
   d_cells_hdll/DLLTHDLLX1
   d_cells_hd/SDFFHDX0
   d_cells_hd/SDFFHDX1
   d_cells_hd/SDFFHDX2
   d_cells_hd/SDFFHDX4
   d_cells_hdll/SDFFHDLLX0
   d_cells_hdll/SDFFHDLLX1
   d_cells_hdll/SDFFHDLLX2
   d_cells_hdll/SDFFHDLLX4
   d_cells_hd/SDFFQHDX0
   d_cells_hd/SDFFQHDX1
   d_cells_hd/SDFFQHDX2
   d_cells_hd/SDFFQHDX4
   d_cells_hdll/SDFFQHDLLX0
   d_cells_hdll/SDFFQHDLLX1
   d_cells_hdll/SDFFQHDLLX2
   d_cells_hdll/SDFFQHDLLX4
   d_cells_hd/SDFFRHDX0
   d_cells_hd/SDFFRHDX1
   d_cells_hd/SDFFRHDX2
   d_cells_hd/SDFFRHDX4
   d_cells_hdll/SDFFRHDLLX0
   d_cells_hdll/SDFFRHDLLX1
   d_cells_hdll/SDFFRHDLLX2
   d_cells_hdll/SDFFRHDLLX4
   d_cells_hd/SDFFRQHDX0
   d_cells_hd/SDFFRQHDX1
   d_cells_hd/SDFFRQHDX2
   d_cells_hd/SDFFRQHDX4
   d_cells_hdll/SDFFRQHDLLX0
   d_cells_hdll/SDFFRQHDLLX1
   d_cells_hdll/SDFFRQHDLLX2
   d_cells_hdll/SDFFRQHDLLX4
   d_cells_hd/SDFFRSHDX0
   d_cells_hd/SDFFRSHDX1
   d_cells_hd/SDFFRSHDX2
   d_cells_hd/SDFFRSHDX4
   d_cells_hdll/SDFFRSHDLLX0
   d_cells_hdll/SDFFRSHDLLX1
   d_cells_hdll/SDFFRSHDLLX2
   d_cells_hdll/SDFFRSHDLLX4
   d_cells_hd/SDFFRSQHDX0
   d_cells_hd/SDFFRSQHDX1
   d_cells_hd/SDFFRSQHDX2
   d_cells_hd/SDFFRSQHDX4
   d_cells_hdll/SDFFRSQHDLLX0
   d_cells_hdll/SDFFRSQHDLLX1
   d_cells_hdll/SDFFRSQHDLLX2
   d_cells_hdll/SDFFRSQHDLLX4
   d_cells_hd/SDFFSHDX0
   d_cells_hd/SDFFSHDX1
   d_cells_hd/SDFFSHDX2
   d_cells_hd/SDFFSHDX4
   d_cells_hdll/SDFFSHDLLX0
   d_cells_hdll/SDFFSHDLLX1
   d_cells_hdll/SDFFSHDLLX2
   d_cells_hdll/SDFFSHDLLX4
   d_cells_hd/SDFFSQHDX0
   d_cells_hd/SDFFSQHDX1
   d_cells_hd/SDFFSQHDX2
   d_cells_hd/SDFFSQHDX4
   d_cells_hdll/SDFFSQHDLLX0
   d_cells_hdll/SDFFSQHDLLX1
   d_cells_hdll/SDFFSQHDLLX2
   d_cells_hdll/SDFFSQHDLLX4
   d_cells_hd/SDFRHDX0
   d_cells_hd/SDFRHDX1
   d_cells_hd/SDFRHDX2
   d_cells_hd/SDFRHDX4
   d_cells_hdll/SDFRHDLLX0
   d_cells_hdll/SDFRHDLLX1
   d_cells_hdll/SDFRHDLLX2
   d_cells_hdll/SDFRHDLLX4
   d_cells_hd/SDFRQHDX0
   d_cells_hd/SDFRQHDX1
   d_cells_hd/SDFRQHDX2
   d_cells_hd/SDFRQHDX4
   d_cells_hdll/SDFRQHDLLX0
   d_cells_hdll/SDFRQHDLLX1
   d_cells_hdll/SDFRQHDLLX2
   d_cells_hdll/SDFRQHDLLX4
   d_cells_hd/SDFRRHDX0
   d_cells_hd/SDFRRHDX1
   d_cells_hd/SDFRRHDX2
   d_cells_hd/SDFRRHDX4
   d_cells_hdll/SDFRRHDLLX0
   d_cells_hdll/SDFRRHDLLX1
   d_cells_hdll/SDFRRHDLLX2
   d_cells_hdll/SDFRRHDLLX4
   d_cells_hd/SDFRRQHDX0
   d_cells_hd/SDFRRQHDX1
   d_cells_hd/SDFRRQHDX2
   d_cells_hd/SDFRRQHDX4
   d_cells_hdll/SDFRRQHDLLX0
   d_cells_hdll/SDFRRQHDLLX1
   d_cells_hdll/SDFRRQHDLLX2
   d_cells_hdll/SDFRRQHDLLX4
   d_cells_hd/SDFRRSHDX0
   d_cells_hd/SDFRRSHDX1
   d_cells_hd/SDFRRSHDX2
   d_cells_hd/SDFRRSHDX4
   d_cells_hdll/SDFRRSHDLLX0
   d_cells_hdll/SDFRRSHDLLX1
   d_cells_hdll/SDFRRSHDLLX2
   d_cells_hdll/SDFRRSHDLLX4
   d_cells_hd/SDFRRSQHDX0
   d_cells_hd/SDFRRSQHDX1
   d_cells_hd/SDFRRSQHDX2
   d_cells_hd/SDFRRSQHDX4
   d_cells_hdll/SDFRRSQHDLLX0
   d_cells_hdll/SDFRRSQHDLLX1
   d_cells_hdll/SDFRRSQHDLLX2
   d_cells_hdll/SDFRRSQHDLLX4
   d_cells_hd/SDFRSHDX0
   d_cells_hd/SDFRSHDX1
   d_cells_hd/SDFRSHDX2
   d_cells_hd/SDFRSHDX4
   d_cells_hdll/SDFRSHDLLX0
   d_cells_hdll/SDFRSHDLLX1
   d_cells_hdll/SDFRSHDLLX2
   d_cells_hdll/SDFRSHDLLX4
   d_cells_hd/SDFRSQHDX0
   d_cells_hd/SDFRSQHDX1
   d_cells_hd/SDFRSQHDX2
   d_cells_hd/SDFRSQHDX4
   d_cells_hdll/SDFRSQHDLLX0
   d_cells_hdll/SDFRSQHDLLX1
   d_cells_hdll/SDFRSQHDLLX2
   d_cells_hdll/SDFRSQHDLLX4

[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 63 total shapes.
Layer MET2: cached 0 shapes out of 710 total shapes.
Cached 122 vias out of 3060 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Legalizer's PDC rule check is enabled(B[m
[36mInformation: Legalizer's advanced rule check is enabled(B[m
CCD initialization runtime: cpu 0.136979, elapsed 0.136150, speed up 1.006089.

CCD-Info: App options set by user
   No CCD app option is set.
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 2053), data (VR 2807, GR 0, DR 0); stage = preroute, isPostRoute = FALSE
Total power = 0.510434, Leakage = 0.000708, Internal = 0.335722, Switching = 0.174004

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.007179, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.557179, TNHS = -0.693608, NHVP = 2

    Scenario virtual_scenario  WNS = 2.007179, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.557179, TNHS = -0.693608, NHVP = 2
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.007179, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 26.919395, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.557179, TNHS = -0.693608, NHVP = 2
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.007, TNS = 0.000, NVP = 0, WNHS = -0.557, TNHS = -0.694, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 188.16 (8), Clock std Cell Area (count) = 2360.78 (61), Flop Area (count) = 29315.33 (588), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.510434, Leakage = 0.000708, Internal = 0.335722, Switching = 0.174004

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0450

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.007179, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.557179, TNHS = -0.693608, NHVP = 2

    Scenario virtual_scenario  WNS = 2.007179, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.557179, TNHS = -0.693608, NHVP = 2
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.007179, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 26.919395, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.557179, TNHS = -0.693608, NHVP = 2
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.007, TNS = 0.000, NVP = 0, WNHS = -0.557, TNHS = -0.694, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 188.16 (8), Clock std Cell Area (count) = 2360.78 (61), Flop Area (count) = 29315.33 (588), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.510434, Leakage = 0.000708, Internal = 0.335722, Switching = 0.174004

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9874

-------------------------------------------------


CCD: After SC THS sizedown optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.007179, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.557179, TNHS = -0.693608, NHVP = 2

    Scenario virtual_scenario  WNS = 2.007179, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.557179, TNHS = -0.693608, NHVP = 2
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.007179, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 26.919395, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.557179, TNHS = -0.693608, NHVP = 2
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.007, TNS = 0.000, NVP = 0, WNHS = -0.557, TNHS = -0.694, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 188.16 (8), Clock std Cell Area (count) = 2360.78 (61), Flop Area (count) = 29315.33 (588), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0013

-------------------------------------------------


CCD: After SC THS sizeup optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.007179, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.557179, TNHS = -0.693608, NHVP = 2

    Scenario virtual_scenario  WNS = 2.007179, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.557179, TNHS = -0.693608, NHVP = 2
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.007179, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 26.919395, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.557179, TNHS = -0.693608, NHVP = 2
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.007, TNS = 0.000, NVP = 0, WNHS = -0.557, TNHS = -0.694, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 188.16 (8), Clock std Cell Area (count) = 2360.78 (61), Flop Area (count) = 29315.33 (588), Latch Area (count) = 0.00 (0)

CCD: After SC THS cluster-buffer optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.007179, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.557179, TNHS = -0.693608, NHVP = 2

    Scenario virtual_scenario  WNS = 2.007179, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.557179, TNHS = -0.693608, NHVP = 2
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.007179, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 26.919395, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.557179, TNHS = -0.693608, NHVP = 2
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.007, TNS = 0.000, NVP = 0, WNHS = -0.557, TNHS = -0.694, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 188.16 (8), Clock std Cell Area (count) = 2360.78 (61), Flop Area (count) = 29315.33 (588), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0037

-------------------------------------------------


CCD: After SC THS partial-buffer optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.007179, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.557179, TNHS = -0.693608, NHVP = 2

    Scenario virtual_scenario  WNS = 2.007179, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.557179, TNHS = -0.693608, NHVP = 2
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.007179, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 26.919395, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.557179, TNHS = -0.693608, NHVP = 2
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.007, TNS = 0.000, NVP = 0, WNHS = -0.557, TNHS = -0.694, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 188.16 (8), Clock std Cell Area (count) = 2360.78 (61), Flop Area (count) = 29315.33 (588), Latch Area (count) = 0.00 (0)
42,42|38,38|37,37|33,33|31,31|29,29|24,24|21,21|14,14|12,12|14,14|12,12|8,8|8,8|7,7|6,6|5,5|6,6|6,6|5,5|5,5|6,6|5,5|5,5|5,5|4,4|4,4|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|2,2|1,1,2|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|
1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|0,1|0,1|0,1|0,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =        497
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         38
        # Failed main graph committ          =          5
        # Successful main graph commit      =        454
        # Subgraph evaluation success rate in percent =     0.9235
        # Sg2Main acceptance ratio in percent      =     0.9891
        # NumCTCells changed               =          0

        # Number of cells sized                =        459
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:13s
        # Total elapsed time              = 00h:00m:13s
        # Flow total speed up             =     0.9986
        # Commit CPU time                 = 00h:00m:06s
        # Commit elapsed time             = 00h:00m:07s
        # Commit speed up                 =     0.9980
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0032
        # Filter CPU time                 = 00h:00m:00s
        # Filter elapsed time             = 00h:00m:00s
        # Filter speed up                 =     0.9914
        # Sg CPU time                     = 00h:00m:04s
        # Sg elapsed time                 = 00h:00m:04s
        # Sg speed up                     =     1.0005
        # The rest of flow speed up       =     0.9994

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 2.574139, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.325443, TNHS = -0.459738, NHVP = 2

    Scenario virtual_scenario  WNS = 2.574139, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.325443, TNHS = -0.459738, NHVP = 2
    Scenario virtual_scenario
       Path Group **default**  WNS = 2.574139, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 26.750885, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.325443, TNHS = -0.459738, NHVP = 2
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.574, TNS = 0.000, NVP = 0, WNHS = -0.325, TNHS = -0.460, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 165.58 (8), Clock std Cell Area (count) = 2375.83 (61), Flop Area (count) = 30973.64 (588), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.490700, Leakage = 0.000609, Internal = 0.323922, Switching = 0.166169
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
 CCD flow runtime: cpu 14.917731, elapsed 14.937728, speed up 0.998661.
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 63 total shapes.
Layer MET2: cached 0 shapes out of 710 total shapes.
Cached 122 vias out of 3060 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2832        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2832
number of references:               332
number of site rows:                 60
number of locations attempted:    92478
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2771 (26277 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            1.918 um ( 0.43 row height)
rms weighted cell displacement:   1.918 um ( 0.43 row height)
max cell displacement:           19.139 um ( 4.27 row height)
avg cell displacement:            1.097 um ( 0.24 row height)
avg weighted cell displacement:   1.097 um ( 0.24 row height)
number of cells moved:             1501
number of large displacements:        9
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U1963 (INHDX0)
  Input location: (260.68,93.24)
  Legal location: (267.4,111.16)
  Displacement:  19.139 um ( 4.27 row height)
Cell: U2855 (INHDLLX0)
  Input location: (22.68,43.96)
  Legal location: (15.96,61.88)
  Displacement:  19.139 um ( 4.27 row height)
Cell: U2858 (INHDLLX0)
  Input location: (29.96,39.48)
  Legal location: (25.48,21.56)
  Displacement:  18.472 um ( 4.12 row height)
Cell: U2324 (INHDX0)
  Input location: (250.04,93.24)
  Legal location: (253.96,111.16)
  Displacement:  18.344 um ( 4.09 row height)
Cell: U3047 (INHDLLX0)
  Input location: (46.2,66.36)
  Legal location: (42.28,79.8)
  Displacement:  14.000 um ( 3.12 row height)
Cell: U2794 (NA2I1HDLLX1)
  Input location: (110.6,30.52)
  Legal location: (113.4,17.08)
  Displacement:  13.729 um ( 3.06 row height)
Cell: U3323 (INHDLLX0)
  Input location: (95.48,43.96)
  Legal location: (97.16,30.52)
  Displacement:  13.545 um ( 3.02 row height)
Cell: U2860 (INHDLLX0)
  Input location: (49.56,48.44)
  Legal location: (49,61.88)
  Displacement:  13.452 um ( 3.00 row height)
Cell: copt_h_inst_3093 (BUHDLLX0)
  Input location: (70.28,35)
  Legal location: (69.72,48.44)
  Displacement:  13.452 um ( 3.00 row height)
Cell: U1962 (INHDLLX0)
  Input location: (269.64,79.8)
  Legal location: (276.36,70.84)
  Displacement:  11.200 um ( 2.50 row height)

 CCD using TA only patch routing
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   75  Alloctr   76  Proc 1847 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   75  Alloctr   76  Proc 1847 
[33mWarning: No existing global route is available for reuse in incremental global routing. (ZRT-586)(B[m
Net statistics:
Total number of nets     = 2871
Number of nets to route  = 62
57 nets are partially connected,
 of which 57 are detail routed and 0 are global routed.
7 nets are fully connected,
 of which 7 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   76  Alloctr   77  Proc 1847 
Average gCell capacity  1.45     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   77  Alloctr   77  Proc 1847 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   77  Alloctr   77  Proc 1847 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  109  Alloctr  109  Proc 1847 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  109  Alloctr  110  Proc 1847 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     5 (0.06%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
Initial. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET2       Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 669.91
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 277.67
Initial. Layer MET3 wire length = 388.74
Initial. Layer MET4 wire length = 3.50
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 423
Initial. Via VIA12D_R count = 234
Initial. Via VIA23D_R count = 188
Initial. Via VIA34D_R count = 1
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  109  Alloctr  110  Proc 1847 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     5 (0.06%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
phase1. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET2       Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 669.91
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 277.67
phase1. Layer MET3 wire length = 388.74
phase1. Layer MET4 wire length = 3.50
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 423
phase1. Via VIA12D_R count = 234
phase1. Via VIA23D_R count = 188
phase1. Via VIA34D_R count = 1
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  109  Alloctr  110  Proc 1847 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 669.91
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 277.67
phase2. Layer MET3 wire length = 388.74
phase2. Layer MET4 wire length = 3.50
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 423
phase2. Via VIA12D_R count = 234
phase2. Via VIA23D_R count = 188
phase2. Via VIA34D_R count = 1
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  109  Alloctr  110  Proc 1847 

Congestion utilization per direction:
Average vertical track utilization   =  3.02 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization =  3.11 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  109  Alloctr  109  Proc 1847 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  109  Alloctr  109  Proc 1847 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  107  Alloctr  108  Proc 1847 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   71  Alloctr   72  Proc 1847 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 74 of 1120


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   72  Alloctr   73  Proc 1847 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   72  Alloctr   73  Proc 1847 

Number of wires with overlap after iteration 1 = 45 of 779


Wire length and via report:
---------------------------
Number of MET1 wires: 110                 : 0
Number of MET2 wires: 335                VIA12D_R: 570
Number of MET3 wires: 333                VIA23D_R: 441
Number of MET4 wires: 1                  VIA34D_R: 1
Number of METTP wires: 0                 VIA4TD_R: 0
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 779               vias: 1012

Total MET1 wire length: 57.5
Total MET2 wire length: 470.4
Total MET3 wire length: 693.0
Total MET4 wire length: 3.4
Total METTP wire length: 0.0
Total METTPL wire length: 0.0
Total wire length: 1224.2

Longest MET1 wire length: 1.6
Longest MET2 wire length: 9.5
Longest MET3 wire length: 9.5
Longest MET4 wire length: 3.4
Longest METTP wire length: 0.0
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   71  Alloctr   72  Proc 1847 
Skip detail route
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Done with CCD-wnsh_power_latch_phase2
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2871 nets, 0 global routed, 62 detail routed. (NEX-024)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314369 ohm/um, via_r = 4.834625 ohm/cut, c = 0.140979 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.142239 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2869, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2869, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         0       0.068   608976.56           0.051       737
npo-clock-opt optimization Phase 34 Iter  2         0.00        0.00      0.00         0       0.068   608976.56           0.051       737
npo-clock-opt optimization Phase 34 Iter  3         0.00        0.00      0.00         0       0.068   608976.56           0.051       737
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 34 Iter  4         0.00        0.00      0.00         0       0.068   608976.56           0.051       737
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 34 Iter  5         0.00        0.00      0.00         0       0.068   608976.56           0.051       737
npo-clock-opt optimization Phase 34 Iter  6         0.00        0.00      0.00         0       0.068   608976.56           0.051       737
npo-clock-opt optimization Phase 34 Iter  7         0.00        0.00      0.00         0       0.068   608976.56           0.051       737
npo-clock-opt optimization Phase 34 Iter  8         0.00        0.00      0.00         0       0.068   608976.56           0.051       737
npo-clock-opt optimization Phase 34 Iter  9         0.00        0.00      0.00         0       0.068   608976.56           0.052       737
npo-clock-opt optimization Phase 34 Iter 10         0.00        0.00      0.00         0       0.068   608976.56           0.052       737
npo-clock-opt optimization Phase 34 Iter 11         0.00        0.00      0.00         0       0.068   608976.56           0.052       737
npo-clock-opt optimization Phase 34 Iter 12         0.00        0.00      0.00         0       0.068   608976.56           0.052       737
npo-clock-opt optimization Phase 34 Iter 13         0.00        0.00      0.00         0       0.068   608976.56           0.052       737
npo-clock-opt optimization Phase 34 Iter 14         0.00        0.00      0.00         0       0.068   608976.56           0.052       737
npo-clock-opt optimization Phase 34 Iter 15         0.00        0.00      0.00         0       0.068   608976.56           0.052       737
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 34 Iter 16         0.00        0.00      0.00         0       0.068   608976.56           0.052       737
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 34 Iter 17         0.00        0.00      0.00         0       0.068   608976.56           0.052       737
npo-clock-opt optimization Phase 34 Iter 18         0.00        0.00      0.00         0       0.068   608976.56           0.052       737

npo-clock-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         0       0.068   608976.56           0.052       737
npo-clock-opt optimization Phase 35 Iter  2         0.00        0.00      0.00         0       0.068   608976.56           0.052       737
npo-clock-opt optimization Phase 35 Iter  3         0.00        0.00      0.00         0       0.068   608976.56           0.052       737

npo-clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0       0.068   608976.56           0.052       737
npo-clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.00         0       0.068   608976.56           0.052       737
npo-clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.00         0       0.068   608976.56           0.052       737

npo-clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0       0.068   608976.56           0.052       737

npo-clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.46         0       0.066   589583.88           0.052       737
npo-clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.46         0       0.066   589583.88           0.052       737
npo-clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.00         0       0.066   589719.38           0.052       737
npo-clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.00         0       0.066   589719.38           0.052       737

npo-clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         0       0.066   589719.38           0.052       737
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 172 total shapes.
Layer MET2: cached 0 shapes out of 811 total shapes.
Cached 122 vias out of 3494 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2671        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2671
number of references:               332
number of site rows:                 60
number of locations attempted:    41682
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2610 (25403 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.240 um ( 0.05 row height)
rms weighted cell displacement:   0.240 um ( 0.05 row height)
max cell displacement:            4.480 um ( 1.00 row height)
avg cell displacement:            0.016 um ( 0.00 row height)
avg weighted cell displacement:   0.016 um ( 0.00 row height)
number of cells moved:               10
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: copt_h_inst_2831 (DLY4HDLLX0)
  Input location: (130.76,93.24)
  Legal location: (126.28,93.24)
  Displacement:   4.480 um ( 1.00 row height)
Cell: clk_r_REG543_S1 (DFRQHDLLX0)
  Input location: (119,93.24)
  Legal location: (114.52,93.24)
  Displacement:   4.480 um ( 1.00 row height)
Cell: clk_r_REG535_S1 (DFRQHDLLX0)
  Input location: (164.92,17.08)
  Legal location: (161,17.08)
  Displacement:   3.920 um ( 0.88 row height)
Cell: copt_h_inst_3528 (DLY4HDLLX0)
  Input location: (174.7,14.905)
  Legal location: (172.76,17.08)
  Displacement:   2.914 um ( 0.65 row height)
Cell: clk_r_REG575_S1 (DFRQHDLLX0)
  Input location: (176.68,17.08)
  Legal location: (179.48,17.08)
  Displacement:   2.800 um ( 0.62 row height)
Cell: copt_h_inst_2878 (DLY4HDLLX0)
  Input location: (188.44,17.08)
  Legal location: (191.24,17.08)
  Displacement:   2.800 um ( 0.62 row height)
Cell: U2369 (ON221HDLLX0)
  Input location: (195.16,17.08)
  Legal location: (197.96,17.08)
  Displacement:   2.800 um ( 0.62 row height)
Cell: U3540 (AN22HDLLX0)
  Input location: (113.4,93.24)
  Legal location: (111.16,93.24)
  Displacement:   2.240 um ( 0.50 row height)
Cell: U2371 (AN221HDLLX0)
  Input location: (201.88,17.08)
  Legal location: (203,17.08)
  Displacement:   1.120 um ( 0.25 row height)
Cell: U2352 (AN221HDLLX0)
  Input location: (206.92,17.08)
  Legal location: (207.48,17.08)
  Displacement:   0.560 um ( 0.12 row height)

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2710 nets, 0 global routed, 62 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314414 ohm/um, via_r = 4.834691 ohm/cut, c = 0.139927 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.141981 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2708, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2708, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-clock-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0       0.066   589719.38           0.053       737

npo-clock-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0       0.066   589719.38           0.053       737
route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   75  Alloctr   76  Proc 1847 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   75  Alloctr   76  Proc 1847 
Net statistics:
Total number of nets     = 2710
Number of nets to route  = 62
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
62 nets are fully connected,
 of which 62 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   76  Alloctr   77  Proc 1847 
Average gCell capacity  1.52     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   77  Alloctr   77  Proc 1847 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   77  Alloctr   77  Proc 1847 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  109  Alloctr  109  Proc 1863 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  109  Alloctr  109  Proc 1863 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     3 (0.03%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET2       Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8.40
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 8.40
Initial. Layer MET3 wire length = 0.00
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 3
Initial. Via VIA12D_R count = 2
Initial. Via VIA23D_R count = 1
Initial. Via VIA34D_R count = 0
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  109  Alloctr  109  Proc 1863 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     3 (0.03%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET2       Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 8.40
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 8.40
phase1. Layer MET3 wire length = 0.00
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 3
phase1. Via VIA12D_R count = 2
phase1. Via VIA23D_R count = 1
phase1. Via VIA34D_R count = 0
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  109  Alloctr  109  Proc 1863 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 8.40
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 8.40
phase2. Layer MET3 wire length = 0.00
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 3
phase2. Via VIA12D_R count = 2
phase2. Via VIA23D_R count = 1
phase2. Via VIA34D_R count = 0
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  109  Alloctr  109  Proc 1863 

Congestion utilization per direction:
Average vertical track utilization   =  2.91 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization =  3.13 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  109  Proc 1863 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc   16 
[GR: Done] Total (MB): Used  108  Alloctr  109  Proc 1863 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Global Routing] Total (MB): Used  107  Alloctr  108  Proc 1863 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   71  Alloctr   72  Proc 1863 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 1 of 7


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   72  Alloctr   72  Proc 1863 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   72  Alloctr   72  Proc 1863 

Number of wires with overlap after iteration 1 = 1 of 5


Wire length and via report:
---------------------------
Number of MET1 wires: 0                   : 0
Number of MET2 wires: 3                  VIA12D_R: 4
Number of MET3 wires: 2                  VIA23D_R: 3
Number of MET4 wires: 0                  VIA34D_R: 0
Number of METTP wires: 0                 VIA4TD_R: 0
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 5                 vias: 7

Total MET1 wire length: 0.0
Total MET2 wire length: 9.5
Total MET3 wire length: 3.6
Total MET4 wire length: 0.0
Total METTP wire length: 0.0
Total METTPL wire length: 0.0
Total wire length: 13.2

Longest MET1 wire length: 0.0
Longest MET2 wire length: 4.5
Longest MET3 wire length: 2.2
Longest MET4 wire length: 0.0
Longest METTP wire length: 0.0
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   71  Alloctr   72  Proc 1863 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    5 
[Dr init] Total (MB): Used   75  Alloctr   76  Proc 1869 
Total number of nets = 2710, of which 0 are not extracted
Total number of open nets = 2646, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   0
Routed  2/49 Partitions, Violations =   0
Routed  3/49 Partitions, Violations =   0
Routed  4/49 Partitions, Violations =   0
Routed  5/49 Partitions, Violations =   0
Routed  6/49 Partitions, Violations =   1
Routed  7/49 Partitions, Violations =   2
Routed  8/49 Partitions, Violations =   4
Routed  9/49 Partitions, Violations =   3
Routed  10/49 Partitions, Violations =  3
Routed  11/49 Partitions, Violations =  2
Routed  12/49 Partitions, Violations =  0
Routed  13/49 Partitions, Violations =  0
Routed  14/49 Partitions, Violations =  0
Routed  15/49 Partitions, Violations =  0
Routed  16/49 Partitions, Violations =  0
Routed  17/49 Partitions, Violations =  0
Routed  18/49 Partitions, Violations =  0
Routed  19/49 Partitions, Violations =  0
Routed  20/49 Partitions, Violations =  10
Routed  21/49 Partitions, Violations =  11
Routed  22/49 Partitions, Violations =  11
Routed  23/49 Partitions, Violations =  11
Routed  24/49 Partitions, Violations =  11
Routed  25/49 Partitions, Violations =  20
Routed  26/49 Partitions, Violations =  11
Routed  27/49 Partitions, Violations =  10
Routed  28/49 Partitions, Violations =  10
Routed  29/49 Partitions, Violations =  10
Routed  30/49 Partitions, Violations =  10
Routed  31/49 Partitions, Violations =  1
Routed  32/49 Partitions, Violations =  2
Routed  33/49 Partitions, Violations =  2
Routed  34/49 Partitions, Violations =  2
Routed  35/49 Partitions, Violations =  2
Routed  36/49 Partitions, Violations =  2
Routed  37/49 Partitions, Violations =  1
Routed  38/49 Partitions, Violations =  1
Routed  39/49 Partitions, Violations =  1
Routed  40/49 Partitions, Violations =  1
Routed  41/49 Partitions, Violations =  1
Routed  42/49 Partitions, Violations =  1
Routed  43/49 Partitions, Violations =  1
Routed  44/49 Partitions, Violations =  1
Routed  45/49 Partitions, Violations =  2
Routed  46/49 Partitions, Violations =  2
Routed  47/49 Partitions, Violations =  1
Routed  48/49 Partitions, Violations =  1
Routed  49/49 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Less than minimum area : 1

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc   14 
[Iter 0] Total (MB): Used   91  Alloctr   92  Proc 1878 

End DR iteration 0 with 49 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc   14 
[Iter 1] Total (MB): Used   91  Alloctr   92  Proc 1878 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc   14 
[DR] Total (MB): Used   71  Alloctr   72  Proc 1878 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   14 
[DR: Done] Total (MB): Used   71  Alloctr   72  Proc 1878 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    10433 micron
Total Number of Contacts =             2160
Total Number of Wires =                1766
Total Number of PtConns =              522
Total Number of Routed Wires =       1766
Total Routed Wire Length =           10227 micron
Total Number of Routed Contacts =       2160
        Layer          MET1 :          4 micron
        Layer          MET2 :       1101 micron
        Layer          MET3 :       5013 micron
        Layer          MET4 :       4230 micron
        Layer         METTP :         84 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :         11
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :        656
        Via        VIA23D_R :        782
        Via        VIA12D_R :        562
        Via        VIA12D_A :        148

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2160 vias)
 
    Layer VIA1       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIA2       =  0.00% (0      / 782     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (782     vias)
    Layer VIA3       =  0.00% (0      / 656     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (656     vias)
    Layer VIATP      =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2160 vias)
 
    Layer VIA1       =  0.00% (0      / 710     vias)
    Layer VIA2       =  0.00% (0      / 782     vias)
    Layer VIA3       =  0.00% (0      / 656     vias)
    Layer VIATP      =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2160 vias)
 
    Layer VIA1       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIA2       =  0.00% (0      / 782     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (782     vias)
    Layer VIA3       =  0.00% (0      / 656     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (656     vias)
    Layer VIATP      =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 

Total number of nets = 2710
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2710 nets, 0 global routed, 62 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314414 ohm/um, via_r = 4.834691 ohm/cut, c = 0.139927 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.141981 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2708, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 2708, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-clock-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0       0.066   589719.38           0.053       768
Enable dominated scenarios

npo-clock-opt optimization complete                 0.00        0.00      0.00         0       0.066   589719.38           0.053       768
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050061013  3.179573237268  5.567268854587  2.894454387461  6.565921217863  9.017937505874  3.169617075933  9.868532401585  6.078347364085  2.744208841123  8.318156904907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429467329  0.968760183448  6.613134823294  4.146578793224  7.876358918112  2.191135103696  0.928771316094  2.705241345515  3.840674464440  3.750206553169  7.663499142299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.399473673244  5.862702633356  7.173018785364  9.669819499761  7.591428647087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072304924  1.226288389452  7.050404594780  2.403928173631  6.139852544054  4.100210066110  1.239752766155  4.575849555797  5.624092208820  7.826857753678  4.759174718263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.441085009607  9.589665361480  2.041941787119  3.921160367338  0.650429982345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.662137442724  8.249566696291  3.504094105451  1.682716512888  7.173474018510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.603963680521  1.012138609529  5.811733566269  5.826730383342  4.349324592435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.868764858768  1.260407618216  0.417984213533  1.833872965081  6.448598037188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.515730360147  2.305605868631  0.754809930179  1.961421911696  2.781344641418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.364954413619  7.457895862119  1.902041824529  5.623407759547  7.269304308696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.242211099418  7.545508604511  0.000577217956  5.833784056721  4.754528589445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.286260253718  4.024716970258  9.406883996875  2.789964161318  0.723235714657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.011751365238  7.972257669290  5.095011959611  1.512371970128  7.396833020513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622778822  4.385372217620  9.999715759148  7.347087763210  6.393266767907  8.063326983131  4.243674402880  5.812025989013  2.343753022627  0.037326205045  0.494721540392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.593618953167  6.657016574753  4.022619951365  6.796621002757  0.618503911981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.504064901014  9.249559866026  4.051815809534  5.907689719704  1.709553391590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.692696431996  9.537804018900  6.656486209097  9.409795058072  6.136934413139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.746098144851  9.146725199678  1.286817702201  9.569284760313  2.585885802480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.184062721230  5.311798349971  7.270336230810  7.178452060747  1.109926151474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.602003595770  9.203677922384  1.495331646745  7.734047817127  4.721462281592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103151725  7.924537576978  7.259590926936  3.008696336740  3.103784709364  1.515702741133  6.116934287174  6.971863558493  5.921201380218  9.647382889440  1.463873753161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505055628  3.317956541610  4.556721675458  7.289445438746  1.656592121786  3.901793750587  4.380110230093  3.982905570298  1.607095596408  5.274478634112  3.831852860490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.066026664109  4.276676464691  1.384228206444  0.375078405316  9.766386184229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.303196890824  4.582322593475  2.717562638536  4.966939799976  1.759189034708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.197124008965  5.453636285619  3.562660080882  0.782633525367  8.475954641826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.718357332210  7.954018866288  6.204355938711  9.392164886733  8.065089168234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.430462576522  4.820008999769  7.350660270545  1.168229401288  8.717384671851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994698523  2.309097986237  5.558072813699  3.113139776351  0.072170962525  4.751594741769  0.024729876187  1.107522051382  3.581334166626  9.582621888334  2.434979629243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.240209993901  8.122359952251  0.041959231353  3.183335046508  1.644896073718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.115906544149  7.236879777293  5.075641703017  9.196190941169  6.278171634141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.390788665011  9.741098777641  3.190465992452  9.562398525954  7.726977600869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956525005  7.480218900000  2.389440446383  2.453161041934  2.160515565780  3.817373024796  3.976675054941  8.750645774162  5.000292331795  6.583310055672  1.475499028944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985193688  2.396408563714  0.834112683181  1.560490796992  2.502608324646  2.395006413823  7.070070970371  8.408566501736  2.940823909687  5.278938066131  8.072360741465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138409  5.006444037507  0.605316076634  5.884229962122  0.116795077596  7.847396778622  4.353542631523  8.793325688509  4.509746805961  1.151279847012  8.739620572051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.476734945288  0.587302410581  7.234510012262  7.003774370504  5.049419324039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.201738390316  7.661801579055  7.402406605136  5.679604850275  7.061897561198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620597  2.738711939391  6.086733906504  8.868234594724  5.890240933684  8.439499448971  1.102873995101  4.920055808282  0.405326290953  4.590700621970  4.170992509159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735128  7.070545116907  1.601288971734  3.371851099395  6.270837336178  5.277268389467  7.211636148199  6.959880323470  4.665883330909  7.940911255807  2.613630611313

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0018     0.0018      1
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 589719.375
    2   *        -          -        -      -   0.0018     0.0018      1        -          -        -     88.087
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0018     0.0018      1        0     0.0000        0 589719.375     66106.88       2671        427        413
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0018     0.0018      1        0        0 589719.375     66106.88       2671

npo-clock-opt command complete                CPU:   190 s (  0.05 hr )  ELAPSE:   192 s (  0.05 hr )  MEM-PEAK:   768 MB
npo-clock-opt command statistics  CPU=78 sec (0.02 hr) ELAPSED=78 sec (0.02 hr) MEM-PEAK=0.750 GB
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:45:12 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2671/2671
Ground net VSS                2671/2671
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   91  Alloctr   92  Proc 1878 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    10433 micron
Total Number of Contacts =             2160
Total Number of Wires =                1766
Total Number of PtConns =              522
Total Number of Routed Wires =       1766
Total Routed Wire Length =           10227 micron
Total Number of Routed Contacts =       2160
        Layer          MET1 :          4 micron
        Layer          MET2 :       1101 micron
        Layer          MET3 :       5013 micron
        Layer          MET4 :       4230 micron
        Layer         METTP :         84 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :         11
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :        656
        Via        VIA23D_R :        782
        Via        VIA12D_R :        562
        Via        VIA12D_A :        148

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2160 vias)
 
    Layer VIA1       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIA2       =  0.00% (0      / 782     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (782     vias)
    Layer VIA3       =  0.00% (0      / 656     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (656     vias)
    Layer VIATP      =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2160 vias)
 
    Layer VIA1       =  0.00% (0      / 710     vias)
    Layer VIA2       =  0.00% (0      / 782     vias)
    Layer VIA3       =  0.00% (0      / 656     vias)
    Layer VIATP      =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2160 vias)
 
    Layer VIA1       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIA2       =  0.00% (0      / 782     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (782     vias)
    Layer VIA3       =  0.00% (0      / 656     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (656     vias)
    Layer VIATP      =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 


Verify Summary:

Total number of open nets = not checked
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:45:12 2022
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

=======================================================
==== Summary Reporting for Corner virtual_scenario ====
=======================================================

============================================ Summary Table for Corner virtual_scenario =============================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: virtual_scenario, Scenario: virtual_scenario
clk                                     M,D       588      4        8    165.58   2375.83      3.30      1.15         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        588      4        8    165.58   2375.83      3.30      1.15         0         0


Warning: The scenario virtual_scenario_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario virtual_scenario_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==========================================================
==== Summary Reporting for Corner virtual_scenario_bc ====
==========================================================

=========================================== Summary Table for Corner virtual_scenario_bc ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: virtual_scenario_bc, Scenario: virtual_scenario_bc
clk                                     M,D       588      4        8    165.58   2375.83      1.31      0.47         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        588      4        8    165.58   2375.83      1.31      0.47         0         0


****************************************
Report : clock timing
        -type summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:45:12 2022
****************************************

  Mode: virtual_scenario
  Clock: clk
                                                                                 Corner
------------------------------------------------------------------------------------------
  Maximum setup launch latency:
      clk_r_REG268_S1/C                                        3.30       rp-+   virtual_scenario

  Minimum setup capture latency:
      clk_r_REG396_S1/C                                        1.52       rp-+   virtual_scenario

  Minimum hold launch latency:
      clk_r_REG396_S1/C                                        1.52       rp-+   virtual_scenario

  Maximum hold capture latency:
      clk_r_REG268_S1/C                                        3.30       rp-+   virtual_scenario

  Maximum active transition:
      clk_r_REG277_S2/C                                        1.90       rp-+   virtual_scenario

  Minimum active transition:
      clk_r_REG96_S24/C                                        0.24       rp-+   virtual_scenario

  Maximum setup skew:
      clk_r_REG269_S2/C                                                   rp-+   virtual_scenario
      clk_r_REG36_S14/C                                        1.59       rp-+   virtual_scenario

  Maximum hold skew:
      clk_r_REG416_S1/C                                                   rp-+   virtual_scenario
      clk_r_REG268_S1/C                                        1.77       rp-+   virtual_scenario


****************************************
Report : constraint
        -all_violators
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:45:12 2022
****************************************

   late_timing
   -----------

Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
clk_r_REG139_S18/D (DFRQHDLLX0)    1.37 r         1.37           0.00    -0.00   clk      virtual_scenario_bc

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   n2095                        0.17           0.13           0.04  (MET)      

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0


   Mode: virtual_scenario_bc Corner: virtual_scenario_bc
   Scenario: virtual_scenario_bc
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
Saving all libraries...
Information: Saving block 'dlib:design/pnr_cts.design'
Information: Saving 'dlib:design/pnr_cts.design' to 'dlib:design/pnr_route.design'. (DES-028)
Closing all libraries...
Information: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)
Opening block 'dlib:design/pnr_route.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mRouting(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_route.design
Design 'radiation_sensor_digital_top' was successfully linked.
Scenario virtual_scenario (mode virtual_scenario corner virtual_scenario) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario virtual_scenario_bc (mode virtual_scenario_bc corner virtual_scenario_bc) is active for hold/leakage_power/dynamic_power/min_capacitance analysis.

Rule name               
Antenna mode            Diode-mode value        Area Threshold   Layer Area Threshold   
------------            ----------------        --------------  ----------------------  
  1                       4                       0             
  4                       4                       0             

Column information:
-------------------
    A - Layer name
    B - Layer type
    C - Antenna mode
    D - Ratio
    E - P Ratio
    F - N Ratio
    G - Gate diffusion length
    H - P Gate diffusion length
    I - N Gate diffusion length
    J - Layer scale
    K - Accumulate scale
    L - Protected scale
    M - Diode ratio
    N - Scale factor

     A           B       C       D          E          F          G          H          I          J          K          L            M                 N      
---------- ------------ --- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------------- ---------------
      MET1 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA1      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET2 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA2      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET3 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA3      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET4 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

     METTP INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

    METTPL INTERCONNECT   4     200.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

    VIATPL      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

     VIATP      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

----------------------------------------------------------------------------------------------------------------------------------------------------------------
check_design -ems_database logs/check_design.pre_route_stage -checks pre_route_stage
****************************************
 Report : check_design 
 Options: { pre_route_stage }
 Design : radiation_sensor_digital_top
 Version: P-2019.03
 Date   : Mon Feb 28 17:45:13 2022
****************************************

Running mega-check 'pre_route_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'design_extraction'
    Running atomic-check 'timing'
    Running atomic-check 'routability'
    Running atomic-check 'hier_pre_route'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   172        The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   72         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 245 EMS messages : 0 errors, 244 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  PVT-032             2          Corner %s: no PVT mismatches.
  ZRT-026             2          Layer %s pitch %.3f may be too small: wire/via-down %.3f, wire/v...
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 2 warnings, 2 info.
  ----------------------------------------------------------------------------------------------------

[36mInformation: EMS database is saved to file 'logs/check_design.pre_route_stage.ems'.(B[m
[36mInformation: Non-EMS messages are saved into file 'check_design2022Feb28174513.log'.(B[m
1

Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Hier-ant-prop: new = 1, old = 0
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'


============================================
==  Check for overlap of standard cells   ==
============================================

>>>>>> No overlap of standard cells found

============================================
==     Check for min-grid violations      ==
============================================

>>>>>> No min-grid violations found


============================================
==    Check for out-of-boundary ports     ==
============================================

>>>>>> No out-of-boundary error found

============================================
==        Check for blocked ports         ==
============================================

>>>>>> Port might be blocked by layer constraints - min/max and freeze layer settings

>>>>>> Port might be blocked by check port access

>>>>>> No blocked ports found

>>>>>> Net blocked by layer constraints - min/max and freeze layer settings

>>>>>> No blocked nets found

============================================
==     Check for shielding violations     ==
============================================

>>>>>> The following Non-PG net has a shape with shape_use shield_route

>>> No non-PG net has a shape with shape_use shield_route.

>>>>>> The following PG net has shape with shape_use detail_route and shape length is too long.

>>> No PG net has shape with shape_use detail_route and shape length is too long.

>>>>>> The following nets with shield non-default rule has no internal data representation in Zroute.

>>> No nets with shield non-default rule has no internal data representation in Zroute.

============================================
==     Check for via cut blockage violation   ==
============================================

>>>>>> The following via cut blockages are wrongly treated as real vias.

>>> No via cut blockage is wrongly treated as real via.

============================================
==     Check for custom via definition    ==
============================================

>>> No custom via definition has too many cuts

============================================
==          Check for via master          ==
============================================

>>> The total number of via master definition is 656

===============================================
==     Check non-default rule setting        ==
===============================================

>>> No NDR width is larger than signalRouteMaxWidth

>>> No NDR shield width is larger than signalRouteMaxWidth

======================================================
==     Check redundant duplicated PG shapes         ==
======================================================

>>> No redundant duplicated PG shapes overlap with each other.

End of check_routability
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Hier-ant-prop: new = 1, old = 0
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   77  Alloctr   78  Proc 1878 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   78  Alloctr   78  Proc 1878 
Net statistics:
Total number of nets     = 2710
Number of nets to route  = 2646
64 nets are fully connected,
 of which 64 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   78  Alloctr   79  Proc 1878 
Average gCell capacity  1.52     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   79  Alloctr   80  Proc 1878 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   79  Alloctr   80  Proc 1878 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  111  Alloctr  112  Proc 1878 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  112  Alloctr  113  Proc 1878 
Initial. Routing result:
Initial. Both Dirs: Overflow =   143 Max = 6 GRCs =   192 (2.20%)
Initial. H routing: Overflow =    22 Max = 2 (GRCs =  1) GRCs =    39 (0.90%)
Initial. V routing: Overflow =   120 Max = 6 (GRCs =  1) GRCs =   153 (3.51%)
Initial. MET1       Overflow =     9 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
Initial. MET2       Overflow =   120 Max = 6 (GRCs =  1) GRCs =   152 (3.49%)
Initial. MET3       Overflow =    13 Max = 2 (GRCs =  1) GRCs =    29 (0.67%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 72719.45
Initial. Layer MET1 wire length = 879.07
Initial. Layer MET2 wire length = 28389.03
Initial. Layer MET3 wire length = 33457.25
Initial. Layer MET4 wire length = 9158.81
Initial. Layer METTP wire length = 835.30
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 14841
Initial. Via VIA12D_R count = 7496
Initial. Via VIA23D_R count = 6507
Initial. Via VIA34D_R count = 802
Initial. Via VIA4TD_R count = 36
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  112  Alloctr  113  Proc 1878 
phase1. Routing result:
phase1. Both Dirs: Overflow =   104 Max = 6 GRCs =   115 (1.32%)
phase1. H routing: Overflow =     7 Max = 1 (GRCs =  8) GRCs =     8 (0.18%)
phase1. V routing: Overflow =    97 Max = 6 (GRCs =  1) GRCs =   107 (2.46%)
phase1. MET1       Overflow =     7 Max = 1 (GRCs =  8) GRCs =     8 (0.18%)
phase1. MET2       Overflow =    97 Max = 6 (GRCs =  1) GRCs =   107 (2.46%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 72787.49
phase1. Layer MET1 wire length = 884.92
phase1. Layer MET2 wire length = 27605.33
phase1. Layer MET3 wire length = 33329.38
phase1. Layer MET4 wire length = 10020.97
phase1. Layer METTP wire length = 946.89
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 14941
phase1. Via VIA12D_R count = 7493
phase1. Via VIA23D_R count = 6510
phase1. Via VIA34D_R count = 892
phase1. Via VIA4TD_R count = 46
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  112  Alloctr  113  Proc 1878 
phase2. Routing result:
phase2. Both Dirs: Overflow =    14 Max = 3 GRCs =    18 (0.21%)
phase2. H routing: Overflow =     5 Max = 1 (GRCs =  7) GRCs =     7 (0.16%)
phase2. V routing: Overflow =     9 Max = 3 (GRCs =  1) GRCs =    11 (0.25%)
phase2. MET1       Overflow =     5 Max = 1 (GRCs =  7) GRCs =     7 (0.16%)
phase2. MET2       Overflow =     9 Max = 3 (GRCs =  1) GRCs =    11 (0.25%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 72787.49
phase2. Layer MET1 wire length = 880.30
phase2. Layer MET2 wire length = 27605.33
phase2. Layer MET3 wire length = 33334.00
phase2. Layer MET4 wire length = 10020.97
phase2. Layer METTP wire length = 946.89
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 14945
phase2. Via VIA12D_R count = 7493
phase2. Via VIA23D_R count = 6514
phase2. Via VIA34D_R count = 892
phase2. Via VIA4TD_R count = 46
phase2. Via VIAT6L_R count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  112  Alloctr  113  Proc 1878 
phase3. Routing result:
phase3. Both Dirs: Overflow =    14 Max = 3 GRCs =    18 (0.21%)
phase3. H routing: Overflow =     5 Max = 1 (GRCs =  7) GRCs =     7 (0.16%)
phase3. V routing: Overflow =     9 Max = 3 (GRCs =  1) GRCs =    11 (0.25%)
phase3. MET1       Overflow =     5 Max = 1 (GRCs =  7) GRCs =     7 (0.16%)
phase3. MET2       Overflow =     9 Max = 3 (GRCs =  1) GRCs =    11 (0.25%)
phase3. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 72787.49
phase3. Layer MET1 wire length = 880.30
phase3. Layer MET2 wire length = 27605.33
phase3. Layer MET3 wire length = 33334.00
phase3. Layer MET4 wire length = 10020.97
phase3. Layer METTP wire length = 946.89
phase3. Layer METTPL wire length = 0.00
phase3. Total Number of Contacts = 14945
phase3. Via VIA12D_R count = 7493
phase3. Via VIA23D_R count = 6514
phase3. Via VIA34D_R count = 892
phase3. Via VIA4TD_R count = 46
phase3. Via VIAT6L_R count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  112  Alloctr  113  Proc 1878 

Congestion utilization per direction:
Average vertical track utilization   = 24.00 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 23.66 %
Peak    horizontal track utilization = 88.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  112  Alloctr  112  Proc 1878 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   34  Alloctr   34  Proc    0 
[GR: Done] Total (MB): Used  112  Alloctr  112  Proc 1878 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Global Routing] Total (MB): Used  110  Alloctr  111  Proc 1878 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.track.*'

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   75  Alloctr   76  Proc 1878 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 5400 of 19960


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   76  Alloctr   77  Proc 1878 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   76  Alloctr   77  Proc 1878 

Number of wires with overlap after iteration 1 = 1847 of 14694


Wire length and via report:
---------------------------
Number of MET1 wires: 675                 : 0
Number of MET2 wires: 8328               VIA12D_R: 8033
Number of MET3 wires: 5091               VIA23D_R: 8133
Number of MET4 wires: 569                VIA34D_R: 1013
Number of METTP wires: 31                VIA4TD_R: 51
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 14694             vias: 17230

Total MET1 wire length: 778.9
Total MET2 wire length: 28173.6
Total MET3 wire length: 35071.6
Total MET4 wire length: 9970.1
Total METTP wire length: 946.5
Total METTPL wire length: 0.0
Total wire length: 74940.8

Longest MET1 wire length: 23.0
Longest MET2 wire length: 66.1
Longest MET3 wire length: 103.0
Longest MET4 wire length: 164.6
Longest METTP wire length: 137.8
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   74  Alloctr   76  Proc 1878 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Dr init] Total (MB): Used   79  Alloctr   80  Proc 1878 
Total number of nets = 2710, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   0
Routed  2/49 Partitions, Violations =   4
Routed  3/49 Partitions, Violations =   9
Routed  4/49 Partitions, Violations =   7
Routed  5/49 Partitions, Violations =   7
Routed  6/49 Partitions, Violations =   11
Routed  7/49 Partitions, Violations =   11
Routed  8/49 Partitions, Violations =   6
Routed  9/49 Partitions, Violations =   10
Routed  10/49 Partitions, Violations =  12
Routed  11/49 Partitions, Violations =  16
Routed  12/49 Partitions, Violations =  19
Routed  13/49 Partitions, Violations =  13
Routed  14/49 Partitions, Violations =  12
Routed  15/49 Partitions, Violations =  13
Routed  16/49 Partitions, Violations =  9
Routed  17/49 Partitions, Violations =  7
Routed  18/49 Partitions, Violations =  11
Routed  19/49 Partitions, Violations =  18
Routed  20/49 Partitions, Violations =  19
Routed  21/49 Partitions, Violations =  24
Routed  22/49 Partitions, Violations =  24
Routed  23/49 Partitions, Violations =  22
Routed  24/49 Partitions, Violations =  18
Routed  25/49 Partitions, Violations =  10
Routed  26/49 Partitions, Violations =  10
Routed  27/49 Partitions, Violations =  7
Routed  28/49 Partitions, Violations =  7
Routed  29/49 Partitions, Violations =  7
Routed  30/49 Partitions, Violations =  8
Routed  31/49 Partitions, Violations =  9
Routed  32/49 Partitions, Violations =  8
Routed  33/49 Partitions, Violations =  10
Routed  34/49 Partitions, Violations =  10
Routed  35/49 Partitions, Violations =  9
Routed  36/49 Partitions, Violations =  8
Routed  37/49 Partitions, Violations =  15
Routed  38/49 Partitions, Violations =  13
Routed  39/49 Partitions, Violations =  13
Routed  40/49 Partitions, Violations =  13
Routed  41/49 Partitions, Violations =  7
Routed  42/49 Partitions, Violations =  12
Routed  43/49 Partitions, Violations =  12
Routed  44/49 Partitions, Violations =  12
Routed  45/49 Partitions, Violations =  4
Routed  46/49 Partitions, Violations =  4
Routed  47/49 Partitions, Violations =  3
Routed  48/49 Partitions, Violations =  3
Routed  49/49 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        @@@@ Total number of instance ports with antenna violations =   48

        Less than minimum area : 2
        Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used   95  Alloctr   96  Proc 1878 

End DR iteration 0 with 49 parts

Start DR iteration 1: non-uniform partition
Routed  1/11 Partitions, Violations =   3
Routed  2/11 Partitions, Violations =   3
Routed  3/11 Partitions, Violations =   4
Routed  4/11 Partitions, Violations =   6
Routed  5/11 Partitions, Violations =   6
Routed  6/11 Partitions, Violations =   6
Routed  7/11 Partitions, Violations =   6
Routed  8/11 Partitions, Violations =   6
Routed  9/11 Partitions, Violations =   5
Routed  10/11 Partitions, Violations =  4
Routed  11/11 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        @@@@ Total number of instance ports with antenna violations =   2

        Internal-only types : 3

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 1] Total (MB): Used   95  Alloctr   96  Proc 1878 

End DR iteration 1 with 11 parts

Start DR iteration 2: non-uniform partition
Routed  1/3 Partitions, Violations =    3
Routed  2/3 Partitions, Violations =    1
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   1


[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 2] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 2] Total (MB): Used   95  Alloctr   96  Proc 1878 

End DR iteration 2 with 3 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 3] Elapsed real time: 0:00:03 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 3] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 3] Total (MB): Used   95  Alloctr   96  Proc 1878 

End DR iteration 3 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   75  Alloctr   76  Proc 1878 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   75  Alloctr   76  Proc 1878 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86259 micron
Total Number of Contacts =             19172
Total Number of Wires =                16543
Total Number of PtConns =              2662
Total Number of Routed Wires =       16543
Total Routed Wire Length =           85232 micron
Total Number of Routed Contacts =       19172
        Layer          MET1 :       1284 micron
        Layer          MET2 :      29317 micron
        Layer          MET3 :      39619 micron
        Layer          MET4 :      14846 micron
        Layer         METTP :       1194 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        144
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1845
        Via        VIA23D_R :       8650
        Via        VIA12D_R :       4152
        Via   VIA12D_R(rot) :         25
        Via        VIA12D_A :       4337
        Via   VIA12D_A(rot) :         18

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19172 vias)
 
    Layer VIA1       =  0.00% (0      / 8532    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8532    vias)
    Layer VIA2       =  0.00% (0      / 8650    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8650    vias)
    Layer VIA3       =  0.00% (0      / 1845    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1845    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19172 vias)
 
    Layer VIA1       =  0.00% (0      / 8532    vias)
    Layer VIA2       =  0.00% (0      / 8650    vias)
    Layer VIA3       =  0.00% (0      / 1845    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19172 vias)
 
    Layer VIA1       =  0.00% (0      / 8532    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8532    vias)
    Layer VIA2       =  0.00% (0      / 8650    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8650    vias)
    Layer VIA3       =  0.00% (0      / 1845    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1845    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2710
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...

Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Hier-ant-prop: new = 1, old = 0
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   95  Alloctr   96  Proc 1878 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   78  Alloctr   78  Proc    0 
[Dr init] Total (MB): Used   79  Alloctr   79  Proc 1878 
Total number of nets = 2710, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Routing in incremental mode, starting from iteration 4

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   74  Alloctr   74  Proc    0 
[DR] Total (MB): Used   75  Alloctr   76  Proc 1878 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used   74  Alloctr   74  Proc    0 
[DR: Done] Total (MB): Used   75  Alloctr   76  Proc 1878 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86260 micron
Total Number of Contacts =             19172
Total Number of Wires =                16541
Total Number of PtConns =              2663
Total Number of Routed Wires =       16541
Total Routed Wire Length =           85233 micron
Total Number of Routed Contacts =       19172
        Layer          MET1 :       1284 micron
        Layer          MET2 :      29318 micron
        Layer          MET3 :      39619 micron
        Layer          MET4 :      14846 micron
        Layer         METTP :       1194 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        144
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1845
        Via        VIA23D_R :       8650
        Via        VIA12D_R :       4152
        Via   VIA12D_R(rot) :         25
        Via        VIA12D_A :       4337
        Via   VIA12D_A(rot) :         18

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19172 vias)
 
    Layer VIA1       =  0.00% (0      / 8532    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8532    vias)
    Layer VIA2       =  0.00% (0      / 8650    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8650    vias)
    Layer VIA3       =  0.00% (0      / 1845    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1845    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19172 vias)
 
    Layer VIA1       =  0.00% (0      / 8532    vias)
    Layer VIA2       =  0.00% (0      / 8650    vias)
    Layer VIA3       =  0.00% (0      / 1845    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19172 vias)
 
    Layer VIA1       =  0.00% (0      / 8532    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8532    vias)
    Layer VIA2       =  0.00% (0      / 8650    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8650    vias)
    Layer VIA3       =  0.00% (0      / 1845    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1845    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2710
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...

Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
[33mWarning: SI analysis is not enabled for post-route optimization. (ROPT-002)(B[m
Route-opt command begin                   CPU:   199 s (  0.06 hr )  ELAPSE:   201 s (  0.06 hr )  MEM-PEAK:   768 MB
[33mWarning: SI analysis is not enabled for post-route optimization. (ROPT-002)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_route.design'. (TIM-125)(B[m
[36mInformation: Design design has 2710 nets, 0 global routed, 2708 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is DR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
---extraction options---
Corner: virtual_scenario
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: virtual_scenario_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: design 
[36mInformation: coupling capacitance is lumped to ground. (NEX-030)(B[m
[36mInformation: 2708 nets are successfully extracted. (NEX-028)(B[m
[33mWarning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2708, routed nets = 2708, across physical hierarchy nets = 0, parasitics cached nets = 2708, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************

Route-opt timing update complete          CPU:   200 s (  0.06 hr )  ELAPSE:   202 s (  0.06 hr )  MEM-PEAK:   768 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0192     0.0892      7
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0        0 579834.812
    2   *        -          -        -      -   0.0192     0.0892      7        -        -     92.669
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0192     0.0892      7        0        0 579834.812     66106.88       2671
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0192     0.0892      7        0        0 579834.812     66106.88       2671
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
Route-opt initialization complete         CPU:   204 s (  0.06 hr )  ELAPSE:   207 s (  0.06 hr )  MEM-PEAK:   768 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)

Route-opt optimization Phase 1 Iter  1          0.00        0.00      0.10         -       0.066   579834.81           0.057       768

Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0       0.066   579040.62           0.058       768

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0       0.066   579040.62           0.058       768
Route-opt optimization Phase 3 Iter  2          0.00        0.00      0.00         0       0.066   579040.62           0.058       768
Route-opt optimization Phase 3 Iter  3          0.00        0.00      0.00         0       0.066   579040.62           0.058       768
Route-opt optimization Phase 3 Iter  4          0.00        0.00      0.00         0       0.066   579040.62           0.058       768
Route-opt optimization Phase 3 Iter  5          0.00        0.00      0.00         0       0.066   579040.62           0.058       768
Route-opt optimization Phase 3 Iter  6          0.00        0.00      0.00         0       0.066   579040.62           0.058       768
Route-opt optimization Phase 3 Iter  7          0.00        0.00      0.00         0       0.066   579040.62           0.058       768

INFO: Enable clock_slack updates.
[36mInformation: Creating classic rule checker.(B[m
Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 0 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       0.066   579040.62           0.058       768
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0       0.066   579040.62           0.058       768

Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       0.064   566636.31           0.058       768

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0       0.064   566802.75           0.058       768
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0       0.065   578320.50           0.058       768

Route-opt optimization complete                 0.00        0.00      0.00         0       0.065   578320.50           0.058       768
[36mInformation: Serialized np data(B[m
INFO: timer data saved to /tmp/design_24462_224270336.timdat

Route-opt route preserve complete         CPU:   209 s (  0.06 hr )  ELAPSE:   211 s (  0.06 hr )  MEM-PEAK:   768 MB
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1330 total shapes.
Layer MET2: cached 0 shapes out of 10530 total shapes.
Cached 122 vias out of 20119 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2667        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2667
number of references:               328
number of site rows:                 60
number of locations attempted:    45436
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2606 (24772 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.324 um ( 0.07 row height)
rms weighted cell displacement:   0.324 um ( 0.07 row height)
max cell displacement:            4.515 um ( 1.01 row height)
avg cell displacement:            0.069 um ( 0.02 row height)
avg weighted cell displacement:   0.069 um ( 0.02 row height)
number of cells moved:              202
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U3381 (NA2HDLLX1)
  Input location: (61.32,205.24)
  Legal location: (60.76,209.72)
  Displacement:   4.515 um ( 1.01 row height)
Cell: U2500 (INHDLLX0)
  Input location: (83.72,39.48)
  Legal location: (84.28,35)
  Displacement:   4.515 um ( 1.01 row height)
Cell: U2614 (INHDLLX0)
  Input location: (190.68,196.28)
  Legal location: (190.12,200.76)
  Displacement:   4.515 um ( 1.01 row height)
Cell: ropt_h_inst_3547 (BUHDX0)
  Input location: (160.185,258.72)
  Legal location: (158.76,254.52)
  Displacement:   4.435 um ( 0.99 row height)
Cell: ropt_h_inst_3548 (BUHDX0)
  Input location: (214.913,203.28)
  Legal location: (211.4,200.76)
  Displacement:   4.323 um ( 0.97 row height)
Cell: ropt_h_inst_3534 (BUHDX0)
  Input location: (28,212.27)
  Legal location: (24.92,214.2)
  Displacement:   3.635 um ( 0.81 row height)
Cell: ropt_h_inst_3537 (BUHDX0)
  Input location: (173.6,271.04)
  Legal location: (175,267.96)
  Displacement:   3.383 um ( 0.76 row height)
Cell: U2525 (INHDLLX0)
  Input location: (152.04,209.72)
  Legal location: (155.4,209.72)
  Displacement:   3.360 um ( 0.75 row height)
Cell: U2025 (INHDLLX0)
  Input location: (59.64,205.24)
  Legal location: (56.28,205.24)
  Displacement:   3.360 um ( 0.75 row height)
Cell: U2597 (AN33HDX0)
  Input location: (119,182.84)
  Legal location: (122.36,182.84)
  Displacement:   3.360 um ( 0.75 row height)

Legalization succeeded.
Total Legalizer CPU: 0.381
----------------------------------------------------------------

Route-opt legalization complete           CPU:   209 s (  0.06 hr )  ELAPSE:   211 s (  0.06 hr )  MEM-PEAK:   768 MB
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:45:31 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2646/2667
Ground net VSS                2646/2667
--------------------------------------------------------------------------------
[36mInformation: connections of 42 power/ground pin(s) are created or changed.(B[m
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Hier-ant-prop: new = 1, old = 0
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   74  Alloctr   74  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   75  Alloctr   76  Proc 1878 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   74  Alloctr   74  Proc    0 
[ECO: Analysis] Total (MB): Used   75  Alloctr   76  Proc 1878 
Num of eco nets = 2706
Num of open eco nets = 701
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: Init] Total (MB): Used   76  Alloctr   76  Proc 1878 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   80  Alloctr   81  Proc 1878 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   80  Alloctr   81  Proc 1878 
Net statistics:
Total number of nets     = 2706
Number of nets to route  = 701
694 nets are partially connected,
 of which 694 are detail routed and 15 are global routed.
2005 nets are fully connected,
 of which 2000 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   81  Alloctr   82  Proc 1878 
Average gCell capacity  1.56     on layer (1)    MET1
Average gCell capacity  7.76     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   82  Alloctr   82  Proc 1878 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   82  Alloctr   82  Proc 1878 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  114  Alloctr  114  Proc 1878 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  114  Alloctr  114  Proc 1878 
Initial. Routing result:
Initial. Both Dirs: Overflow =    41 Max = 2 GRCs =    58 (0.67%)
Initial. H routing: Overflow =    26 Max = 2 (GRCs =  1) GRCs =    36 (0.83%)
Initial. V routing: Overflow =    15 Max = 2 (GRCs =  5) GRCs =    22 (0.51%)
Initial. MET1       Overflow =    12 Max = 1 (GRCs = 12) GRCs =    12 (0.28%)
Initial. MET2       Overflow =    14 Max = 2 (GRCs =  5) GRCs =    19 (0.44%)
Initial. MET3       Overflow =     4 Max = 2 (GRCs =  1) GRCs =    14 (0.32%)
Initial. MET4       Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. METTP      Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 616.82
Initial. Layer MET1 wire length = 139.82
Initial. Layer MET2 wire length = 241.34
Initial. Layer MET3 wire length = 230.09
Initial. Layer MET4 wire length = 5.57
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 430
Initial. Via VIA12D_R count = 242
Initial. Via VIA23D_R count = 183
Initial. Via VIA34D_R count = 5
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  114  Alloctr  114  Proc 1878 
phase1. Routing result:
phase1. Both Dirs: Overflow =    41 Max = 2 GRCs =    57 (0.65%)
phase1. H routing: Overflow =    25 Max = 2 (GRCs =  1) GRCs =    35 (0.80%)
phase1. V routing: Overflow =    15 Max = 2 (GRCs =  5) GRCs =    22 (0.51%)
phase1. MET1       Overflow =    12 Max = 1 (GRCs = 12) GRCs =    12 (0.28%)
phase1. MET2       Overflow =    14 Max = 2 (GRCs =  5) GRCs =    19 (0.44%)
phase1. MET3       Overflow =     3 Max = 2 (GRCs =  1) GRCs =    13 (0.30%)
phase1. MET4       Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. METTP      Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 628.14
phase1. Layer MET1 wire length = 139.82
phase1. Layer MET2 wire length = 251.53
phase1. Layer MET3 wire length = 231.21
phase1. Layer MET4 wire length = 5.57
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 431
phase1. Via VIA12D_R count = 242
phase1. Via VIA23D_R count = 184
phase1. Via VIA34D_R count = 5
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  114  Alloctr  114  Proc 1878 
phase2. Routing result:
phase2. Both Dirs: Overflow =    41 Max = 2 GRCs =    57 (0.65%)
phase2. H routing: Overflow =    25 Max = 2 (GRCs =  1) GRCs =    35 (0.80%)
phase2. V routing: Overflow =    15 Max = 2 (GRCs =  5) GRCs =    22 (0.51%)
phase2. MET1       Overflow =    12 Max = 1 (GRCs = 12) GRCs =    12 (0.28%)
phase2. MET2       Overflow =    14 Max = 2 (GRCs =  5) GRCs =    19 (0.44%)
phase2. MET3       Overflow =     3 Max = 2 (GRCs =  1) GRCs =    13 (0.30%)
phase2. MET4       Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase2. METTP      Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 628.14
phase2. Layer MET1 wire length = 139.82
phase2. Layer MET2 wire length = 251.53
phase2. Layer MET3 wire length = 231.21
phase2. Layer MET4 wire length = 5.57
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 431
phase2. Via VIA12D_R count = 242
phase2. Via VIA23D_R count = 184
phase2. Via VIA34D_R count = 5
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  114  Alloctr  114  Proc 1878 

Congestion utilization per direction:
Average vertical track utilization   = 24.51 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 26.47 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  113  Alloctr  114  Proc 1878 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  113  Alloctr  114  Proc 1878 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  112  Alloctr  113  Proc 1878 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used  111  Alloctr  111  Proc    0 
[ECO: GR] Total (MB): Used  112  Alloctr  113  Proc 1878 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   76  Alloctr   77  Proc 1878 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 1348 of 2577


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   77  Alloctr   78  Proc 1878 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   77  Alloctr   78  Proc 1878 

Number of wires with overlap after iteration 1 = 886 of 1932


Wire length and via report:
---------------------------
Number of MET1 wires: 785                 : 0
Number of MET2 wires: 727                VIA12D_R: 957
Number of MET3 wires: 402                VIA23D_R: 677
Number of MET4 wires: 18                 VIA34D_R: 33
Number of METTP wires: 0                 VIA4TD_R: 0
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 1932              vias: 1667

Total MET1 wire length: 493.9
Total MET2 wire length: 703.4
Total MET3 wire length: 725.3
Total MET4 wire length: 53.8
Total METTP wire length: 0.0
Total METTPL wire length: 0.0
Total wire length: 1976.4

Longest MET1 wire length: 6.2
Longest MET2 wire length: 12.5
Longest MET3 wire length: 11.2
Longest MET4 wire length: 6.7
Longest METTP wire length: 0.0
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   76  Alloctr   77  Proc 1878 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: CDR] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: CDR] Total (MB): Used   76  Alloctr   77  Proc 1878 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   0
Routed  2/49 Partitions, Violations =   31
Routed  3/49 Partitions, Violations =   31
Routed  4/49 Partitions, Violations =   3
Routed  5/49 Partitions, Violations =   3
Routed  6/49 Partitions, Violations =   3
Routed  7/49 Partitions, Violations =   3
Routed  8/49 Partitions, Violations =   2
Routed  9/49 Partitions, Violations =   2
Routed  10/49 Partitions, Violations =  6
Routed  11/49 Partitions, Violations =  6
Routed  12/49 Partitions, Violations =  6
Routed  13/49 Partitions, Violations =  6
Routed  14/49 Partitions, Violations =  3
Routed  15/49 Partitions, Violations =  4
Routed  16/49 Partitions, Violations =  4
Routed  17/49 Partitions, Violations =  4
Routed  18/49 Partitions, Violations =  4
Routed  19/49 Partitions, Violations =  3
Routed  20/49 Partitions, Violations =  6
Routed  21/49 Partitions, Violations =  6
Routed  22/49 Partitions, Violations =  6
Routed  23/49 Partitions, Violations =  6
Routed  24/49 Partitions, Violations =  6
Routed  25/49 Partitions, Violations =  7
Routed  26/49 Partitions, Violations =  16
Routed  27/49 Partitions, Violations =  16
Routed  28/49 Partitions, Violations =  16
Routed  29/49 Partitions, Violations =  16
Routed  30/49 Partitions, Violations =  19
Routed  31/49 Partitions, Violations =  21
Routed  32/49 Partitions, Violations =  17
Routed  33/49 Partitions, Violations =  18
Routed  34/49 Partitions, Violations =  18
Routed  35/49 Partitions, Violations =  15
Routed  36/49 Partitions, Violations =  15
Routed  37/49 Partitions, Violations =  6
Routed  38/49 Partitions, Violations =  6
Routed  39/49 Partitions, Violations =  5
Routed  40/49 Partitions, Violations =  5
Routed  41/49 Partitions, Violations =  4
Routed  42/49 Partitions, Violations =  4
Routed  43/49 Partitions, Violations =  4
Routed  44/49 Partitions, Violations =  4
Routed  45/49 Partitions, Violations =  4
Routed  46/49 Partitions, Violations =  4
Routed  47/49 Partitions, Violations =  4
Routed  48/49 Partitions, Violations =  4
Routed  49/49 Partitions, Violations =  4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        @@@@ Total number of instance ports with antenna violations =   0

        Internal-only types : 4

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used   96  Alloctr   97  Proc 1878 

End DR iteration 0 with 49 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    2
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 1] Total (MB): Used   96  Alloctr   97  Proc 1878 

End DR iteration 1 with 2 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = adc_conversion_complete_async
Net 2 = rst_n_async
Net 3 = sens_config[1]
Net 4 = adc_enable
Net 5 = HFSNET_0
Net 6 = app_tx_iface.data_valid
Net 7 = app_rx_iface.soc
Net 8 = iso14443a_inst/part2_to_part3_rx_iface.data[0]
Net 9 = iso14443a_inst/part2_to_part3_rx_iface.data_valid
Net 10 = iso14443a_inst/part2_to_part3_rx_iface.error
Net 11 = iso14443a_inst/part4_to_part3_tx_iface.data_valid
Net 12 = optlc_net_28
Net 13 = iso14443a_inst/part2/sd_inst/in_frame
Net 14 = iso14443a_inst/part2/sd_inst/detected_soc
Net 15 = iso14443a_inst/part2/sd_inst/seq_valid
Net 16 = iso14443a_inst/part2/sd_inst/idle
Net 17 = iso14443a_inst/part2/tx_inst/subcarrier
Net 18 = iso14443a_inst/part3/tx_iface_from_init.data_valid
Net 19 = iso14443a_inst/part3/tx_iface_from_routing.req
Net 20 = iso14443a_inst/part3/rx_iface_bits_to_init.error
Net 21 = iso14443a_inst/part3/rx_iface_bits_to_init.data[0]
Net 22 = iso14443a_inst/part3/rx_iface_bytes_to_routing.data_valid
Net 23 = iso14443a_inst/part3/rx_iface_bytes_to_routing.soc
Net 24 = iso14443a_inst/part3/framing_inst/fd_inst/N50
Net 25 = iso14443a_inst/part3/framing_inst/fd_inst/data_received
Net 26 = iso14443a_inst/part3/framing_inst/fd_inst/error_detected
Net 27 = iso14443a_inst/part3/framing_inst/fd_inst/expected_parity
Net 28 = iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity
Net 29 = iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause
Net 30 = iso14443a_inst/part3/framing_inst/fe_inst/crc_byte
Net 31 = iso14443a_inst/part3/framing_inst/crc_inst/crc_type
Net 32 = iso14443a_inst/part3/framing_inst/crc_inst/crc_sample
Net 33 = iso14443a_inst/part3/framing_inst/crc_inst/crc_start
Net 34 = iso14443a_inst/part3/initialisation_inst/tx_buffer[3][2]
Net 35 = iso14443a_inst/part3/initialisation_inst/tx_buffer[3][4]
Net 36 = iso14443a_inst/part3/initialisation_inst/tx_buffer[2][1]
Net 37 = iso14443a_inst/part3/initialisation_inst/tx_buffer[1][3]
Net 38 = iso14443a_inst/part3/initialisation_inst/tx_buffer[1][4]
Net 39 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][7]
Net 40 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][5]
Net 41 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][4]
Net 42 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][3]
Net 43 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][4]
Net 44 = iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us
Net 45 = iso14443a_inst/part3/initialisation_inst/rx_buffer[1][2]
Net 46 = iso14443a_inst/part3/initialisation_inst/rx_buffer[1][6]
Net 47 = iso14443a_inst/part3/initialisation_inst/rx_buffer[0][0]
Net 48 = iso14443a_inst/part3/initialisation_inst/rx_buffer[0][1]
Net 49 = iso14443a_inst/part3/initialisation_inst/rx_buffer[0][6]
Net 50 = iso14443a_inst/part3/initialisation_inst/rx_error_flag
Net 51 = iso14443a_inst/part4/N211
Net 52 = iso14443a_inst/part4/forward_from_app
Net 53 = iso14443a_inst/part4/our_block_num
Net 54 = iso14443a_inst/part4/allow_pps
Net 55 = iso14443a_inst/part4/rx_buffer[0][0]
Net 56 = iso14443a_inst/part4/rx_buffer[0][2]
Net 57 = iso14443a_inst/part4/rx_buffer[0][3]
Net 58 = iso14443a_inst/part4/rx_buffer[0][4]
Net 59 = iso14443a_inst/part4/rx_buffer[0][6]
Net 60 = iso14443a_inst/part4/forward_to_app
Net 61 = iso14443a_inst/part4/pkt_received
Net 62 = adapter_inst/signal_control_abort
Net 63 = adapter_inst/status_reply_args[flags][error]
Net 64 = adapter_inst/tx_msg[cmd][1]
Net 65 = adapter_inst/tx_msg[cmd][5]
Net 66 = adapter_inst/set_signal_req_args[sync][1]
Net 67 = adapter_inst/signal_control_inst/new_signals[adc_read]
Net 68 = adapter_inst/signal_control_inst/cached_auto_read_timing2[24]
Net 69 = n1358
Net 70 = n1806
Net 71 = n1807
Net 72 = n1809
Net 73 = n1811
Net 74 = n1812
Net 75 = n1814
Net 76 = n1816
Net 77 = n1817
Net 78 = n1818
Net 79 = n1819
Net 80 = n1838
Net 81 = n1839
Net 82 = n1863
Net 83 = n1864
Net 84 = n1868
Net 85 = n1870
Net 86 = n1872
Net 87 = n1873
Net 88 = n1886
Net 89 = n1892
Net 90 = n1893
Net 91 = n1894
Net 92 = n1897
Net 93 = n1898
Net 94 = n1899
Net 95 = n1901
Net 96 = n1902
Net 97 = n1914
Net 98 = n1917
Net 99 = n1942
Net 100 = n1943
.... and 685 other nets
Total number of changed nets = 785 (out of 2706)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   76  Alloctr   77  Proc 1878 
[ECO: DR] Elapsed real time: 0:00:03 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DR] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: DR] Total (MB): Used   76  Alloctr   77  Proc 1878 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86884 micron
Total Number of Contacts =             19333
Total Number of Wires =                17273
Total Number of PtConns =              2644
Total Number of Routed Wires =       17273
Total Routed Wire Length =           85868 micron
Total Number of Routed Contacts =       19333
        Layer          MET1 :       1625 micron
        Layer          MET2 :      29476 micron
        Layer          MET3 :      39674 micron
        Layer          MET4 :      14916 micron
        Layer         METTP :       1194 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        144
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1873
        Via        VIA23D_R :       8768
        Via        VIA12D_R :       4223
        Via   VIA12D_R(rot) :         28
        Via        VIA12D_A :       4272
        Via   VIA12D_A(rot) :         24

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19333 vias)
 
    Layer VIA1       =  0.00% (0      / 8547    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8547    vias)
    Layer VIA2       =  0.00% (0      / 8768    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8768    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19333 vias)
 
    Layer VIA1       =  0.00% (0      / 8547    vias)
    Layer VIA2       =  0.00% (0      / 8768    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19333 vias)
 
    Layer VIA1       =  0.00% (0      / 8547    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8547    vias)
    Layer VIA2       =  0.00% (0      / 8768    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8768    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Total Wire Length =                    86884 micron
Total Number of Contacts =             19333
Total Number of Wires =                17273
Total Number of PtConns =              2644
Total Number of Routed Wires =       17273
Total Routed Wire Length =           85868 micron
Total Number of Routed Contacts =       19333
        Layer          MET1 :       1625 micron
        Layer          MET2 :      29476 micron
        Layer          MET3 :      39674 micron
        Layer          MET4 :      14916 micron
        Layer         METTP :       1194 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        144
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1873
        Via        VIA23D_R :       8768
        Via        VIA12D_R :       4223
        Via   VIA12D_R(rot) :         28
        Via        VIA12D_A :       4272
        Via   VIA12D_A(rot) :         24

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19333 vias)
 
    Layer VIA1       =  0.00% (0      / 8547    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8547    vias)
    Layer VIA2       =  0.00% (0      / 8768    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8768    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19333 vias)
 
    Layer VIA1       =  0.00% (0      / 8547    vias)
    Layer VIA2       =  0.00% (0      / 8768    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19333 vias)
 
    Layer VIA1       =  0.00% (0      / 8547    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8547    vias)
    Layer VIA2       =  0.00% (0      / 8768    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8768    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 1570 nets
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 1878 

Route-opt ECO routing complete            CPU:   213 s (  0.06 hr )  ELAPSE:   215 s (  0.06 hr )  MEM-PEAK:   768 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000433  3.179565833864  5.567214854587  2.894454387461  6.565921217863  9.017937505874  3.152541737433  9.869049187032  6.078380064085  2.744240041123  8.318156904907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429407578  0.968752787886  6.613180423294  4.146578793224  7.876358918112  2.148018584846  0.969344729275  2.700305543881
3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.758181358392  7.201618355819  8.278516898268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.825709879428  3.236555186289  1.226435537326
7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.456921988877  2.605306495584  0.626307038674
6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.098621349619  3.927643600088  0.650643182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.198253686033  4.603487684411  8.244628294567
3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.536306301993  1.137679390301  0.721963225254
7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730805429  4.349383698072  0.216212418317  9.612142422527  7.311156782104  0.879199316628  0.352443813484  8.022273169284
2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  1.833872465081  6.448557737188  4.895105162548  2.932253337846  8.671650824225
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_route.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
[36mInformation: Design design has 2706 nets, 0 global routed, 2704 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is DR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
---extraction options---
Corner: virtual_scenario
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: virtual_scenario_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: design 
[36mInformation: coupling capacitance is lumped to ground. (NEX-030)(B[m
[36mInformation: 2704 nets are successfully extracted. (NEX-028)(B[m
[33mWarning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2704, routed nets = 2704, across physical hierarchy nets = 0, parasitics cached nets = 2704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

Route-opt final QoR
___________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0013     0.0013      1
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0        0 578320.500
    2   *        -          -        -      -   0.0013     0.0013      1        -        -     95.090
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0013     0.0013      1        0        0 578320.500     64523.83       2667
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0013     0.0013      1        0        0 578320.500     64523.83       2667

Route-opt command complete                CPU:   214 s (  0.06 hr )  ELAPSE:   216 s (  0.06 hr )  MEM-PEAK:   768 MB
Route-opt command statistics  CPU=14 sec (0.00 hr) ELAPSED=14 sec (0.00 hr) MEM-PEAK=0.750 GB
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
[36mroute_opt 1/5 - min setup slack 2.588882, min hold slack -0.001320(B[m
[36mroute_opt - negative slack, re-running route_opt(B[m
[33mWarning: SI analysis is not enabled for post-route optimization. (ROPT-002)(B[m
Route-opt command begin                   CPU:   214 s (  0.06 hr )  ELAPSE:   216 s (  0.06 hr )  MEM-PEAK:   768 MB
[33mWarning: SI analysis is not enabled for post-route optimization. (ROPT-002)(B[m

Route-opt timing update complete          CPU:   214 s (  0.06 hr )  ELAPSE:   216 s (  0.06 hr )  MEM-PEAK:   768 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0013     0.0013      1
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0        0 578320.500
    2   *        -          -        -      -   0.0013     0.0013      1        -        -     95.090
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0013     0.0013      1        0        0 578320.500     64523.83       2667
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0013     0.0013      1        0        0 578320.500     64523.83       2667
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
Route-opt initialization complete         CPU:   217 s (  0.06 hr )  ELAPSE:   220 s (  0.06 hr )  MEM-PEAK:   768 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)

Route-opt optimization Phase 1 Iter  1          0.00        0.00      0.00         0       0.065   578320.50           0.061       768

Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0       0.065   578320.50           0.061       768
Route-opt optimization Phase 2 Iter  2          0.00        0.00      0.00         0       0.065   578320.50           0.061       768
Route-opt optimization Phase 2 Iter  3          0.00        0.00      0.00         0       0.065   578320.50           0.061       768
Route-opt optimization Phase 2 Iter  4          0.00        0.00      0.00         0       0.065   578320.50           0.061       768
Route-opt optimization Phase 2 Iter  5          0.00        0.00      0.00         0       0.065   578320.50           0.061       768
Route-opt optimization Phase 2 Iter  6          0.00        0.00      0.00         0       0.065   578320.50           0.061       768
Route-opt optimization Phase 2 Iter  7          0.00        0.00      0.00         0       0.065   578320.50           0.061       768
Route-opt optimization Phase 2 Iter  8          0.00        0.00      0.00         0       0.065   578320.50           0.061       768

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0       0.065   578320.50           0.061       768

Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       0.064   577834.62           0.061       768
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0       0.065   579038.38           0.061       768

Route-opt optimization complete                 0.00        0.00      0.00         0       0.065   579038.38           0.061       768
[36mInformation: Serialized np data(B[m
INFO: timer data saved to /tmp/design_24462_224270336.timdat

Route-opt route preserve complete         CPU:   218 s (  0.06 hr )  ELAPSE:   221 s (  0.06 hr )  MEM-PEAK:   768 MB
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1668 total shapes.
Layer MET2: cached 0 shapes out of 10727 total shapes.
Cached 122 vias out of 20260 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2667        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2667
number of references:               328
number of site rows:                 60
number of locations attempted:    44536
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2606 (24765 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.029 um ( 0.01 row height)
rms weighted cell displacement:   0.029 um ( 0.01 row height)
max cell displacement:            0.560 um ( 0.12 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:                8
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U3044 (INHDLLX0)
  Input location: (126.84,227.64)
  Legal location: (127.4,227.64)
  Displacement:   0.560 um ( 0.12 row height)
Cell: U2107 (INHDLLX0)
  Input location: (107.24,227.64)
  Legal location: (106.68,227.64)
  Displacement:   0.560 um ( 0.12 row height)
Cell: copt_h_inst_3103 (DLY1HDLLX0)
  Input location: (112.28,227.64)
  Legal location: (111.72,227.64)
  Displacement:   0.560 um ( 0.12 row height)
Cell: U2418 (AN222HDX4)
  Input location: (119,227.64)
  Legal location: (118.44,227.64)
  Displacement:   0.560 um ( 0.12 row height)
Cell: clk_r_REG39_S14 (DFRQHDLLX0)
  Input location: (128.52,227.64)
  Legal location: (129.08,227.64)
  Displacement:   0.560 um ( 0.12 row height)
Cell: copt_h_inst_3312 (BUHDLLX0)
  Input location: (116.76,227.64)
  Legal location: (116.2,227.64)
  Displacement:   0.560 um ( 0.12 row height)
Cell: copt_h_inst_3257 (BUHDLLX0)
  Input location: (140.28,227.64)
  Legal location: (140.84,227.64)
  Displacement:   0.560 um ( 0.12 row height)
Cell: U2096 (ON22HDLLX0)
  Input location: (108.92,227.64)
  Legal location: (108.36,227.64)
  Displacement:   0.560 um ( 0.12 row height)
Cell: U2548 (AN211HDX4)
  Input location: (163.8,276.92)
  Legal location: (163.8,276.92)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U1891 (AN21HDX0)
  Input location: (29.96,164.92)
  Legal location: (29.96,164.92)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.368
----------------------------------------------------------------

Route-opt legalization complete           CPU:   219 s (  0.06 hr )  ELAPSE:   221 s (  0.06 hr )  MEM-PEAK:   768 MB
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:45:41 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2667/2667
Ground net VSS                2667/2667
--------------------------------------------------------------------------------
[36mInformation: connections of 0 power/ground pin(s) are created or changed.(B[m
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Hier-ant-prop: new = 1, old = 0
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   74  Alloctr   74  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   75  Alloctr   76  Proc 1878 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   74  Alloctr   74  Proc    0 
[ECO: Analysis] Total (MB): Used   75  Alloctr   76  Proc 1878 
Num of eco nets = 2706
Num of open eco nets = 27
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: Init] Total (MB): Used   76  Alloctr   76  Proc 1878 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   80  Alloctr   81  Proc 1878 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   80  Alloctr   81  Proc 1878 
[33mWarning: No existing global route is available for reuse in incremental global routing. (ZRT-586)(B[m
Net statistics:
Total number of nets     = 2706
Number of nets to route  = 27
27 nets are partially connected,
 of which 27 are detail routed and 0 are global routed.
2679 nets are fully connected,
 of which 2679 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   81  Alloctr   82  Proc 1878 
Average gCell capacity  1.56     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   82  Alloctr   82  Proc 1878 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   82  Alloctr   82  Proc 1878 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  114  Alloctr  114  Proc 1878 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  114  Alloctr  114  Proc 1878 
Initial. Routing result:
Initial. Both Dirs: Overflow =    22 Max = 2 GRCs =    36 (0.41%)
Initial. H routing: Overflow =    14 Max = 1 (GRCs = 24) GRCs =    24 (0.55%)
Initial. V routing: Overflow =     8 Max = 2 (GRCs =  2) GRCs =    12 (0.28%)
Initial. MET1       Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. MET2       Overflow =     6 Max = 2 (GRCs =  2) GRCs =     9 (0.21%)
Initial. MET3       Overflow =     1 Max = 1 (GRCs = 11) GRCs =    11 (0.25%)
Initial. MET4       Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. METTP      Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 12.20
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 4.06
Initial. Layer MET3 wire length = 8.13
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 16
Initial. Via VIA12D_R count = 7
Initial. Via VIA23D_R count = 9
Initial. Via VIA34D_R count = 0
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  114  Alloctr  114  Proc 1878 
phase1. Routing result:
phase1. Both Dirs: Overflow =    22 Max = 2 GRCs =    36 (0.41%)
phase1. H routing: Overflow =    14 Max = 1 (GRCs = 24) GRCs =    24 (0.55%)
phase1. V routing: Overflow =     8 Max = 2 (GRCs =  2) GRCs =    12 (0.28%)
phase1. MET1       Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. MET2       Overflow =     6 Max = 2 (GRCs =  2) GRCs =     9 (0.21%)
phase1. MET3       Overflow =     1 Max = 1 (GRCs = 11) GRCs =    11 (0.25%)
phase1. MET4       Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. METTP      Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 12.20
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 4.06
phase1. Layer MET3 wire length = 8.13
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 16
phase1. Via VIA12D_R count = 7
phase1. Via VIA23D_R count = 9
phase1. Via VIA34D_R count = 0
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  114  Alloctr  114  Proc 1878 
phase2. Routing result:
phase2. Both Dirs: Overflow =    22 Max = 2 GRCs =    36 (0.41%)
phase2. H routing: Overflow =    14 Max = 1 (GRCs = 24) GRCs =    24 (0.55%)
phase2. V routing: Overflow =     8 Max = 2 (GRCs =  2) GRCs =    12 (0.28%)
phase2. MET1       Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase2. MET2       Overflow =     6 Max = 2 (GRCs =  2) GRCs =     9 (0.21%)
phase2. MET3       Overflow =     1 Max = 1 (GRCs = 11) GRCs =    11 (0.25%)
phase2. MET4       Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase2. METTP      Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 12.20
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 4.06
phase2. Layer MET3 wire length = 8.13
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 16
phase2. Via VIA12D_R count = 7
phase2. Via VIA23D_R count = 9
phase2. Via VIA34D_R count = 0
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  114  Alloctr  114  Proc 1878 

Congestion utilization per direction:
Average vertical track utilization   = 21.79 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 24.88 %
Peak    horizontal track utilization = 91.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  113  Alloctr  114  Proc 1878 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  113  Alloctr  114  Proc 1878 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  112  Alloctr  113  Proc 1878 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used  111  Alloctr  111  Proc    0 
[ECO: GR] Total (MB): Used  112  Alloctr  113  Proc 1878 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   76  Alloctr   77  Proc 1878 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 33 of 69


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   77  Alloctr   78  Proc 1878 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   77  Alloctr   78  Proc 1878 

Number of wires with overlap after iteration 1 = 24 of 50


Wire length and via report:
---------------------------
Number of MET1 wires: 27                  : 0
Number of MET2 wires: 16                 VIA12D_R: 13
Number of MET3 wires: 7                  VIA23D_R: 9
Number of MET4 wires: 0                  VIA34D_R: 0
Number of METTP wires: 0                 VIA4TD_R: 0
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 50                vias: 22

Total MET1 wire length: 15.8
Total MET2 wire length: 15.9
Total MET3 wire length: 9.8
Total MET4 wire length: 0.0
Total METTP wire length: 0.0
Total METTPL wire length: 0.0
Total wire length: 41.5

Longest MET1 wire length: 3.3
Longest MET2 wire length: 3.4
Longest MET3 wire length: 2.8
Longest MET4 wire length: 0.0
Longest METTP wire length: 0.0
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   76  Alloctr   77  Proc 1878 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: CDR] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: CDR] Total (MB): Used   76  Alloctr   77  Proc 1878 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    27
Checked 2/4 Partitions, Violations =    37
Checked 3/4 Partitions, Violations =    101
Checked 4/4 Partitions, Violations =    103

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      103

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   96  Alloctr   97  Proc 1878 

Total Wire Length =                    86905 micron
Total Number of Contacts =             19334
Total Number of Wires =                17290
Total Number of PtConns =              2646
Total Number of Routed Wires =       17290
Total Routed Wire Length =           85888 micron
Total Number of Routed Contacts =       19334
        Layer          MET1 :       1639 micron
        Layer          MET2 :      29475 micron
        Layer          MET3 :      39681 micron
        Layer          MET4 :      14916 micron
        Layer         METTP :       1194 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        144
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1873
        Via        VIA23D_R :       8773
        Via        VIA12D_R :       4224
        Via   VIA12D_R(rot) :         28
        Via        VIA12D_A :       4267
        Via   VIA12D_A(rot) :         24

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19334 vias)
 
    Layer VIA1       =  0.00% (0      / 8543    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8543    vias)
    Layer VIA2       =  0.00% (0      / 8773    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8773    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19334 vias)
 
    Layer VIA1       =  0.00% (0      / 8543    vias)
    Layer VIA2       =  0.00% (0      / 8773    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19334 vias)
 
    Layer VIA1       =  0.00% (0      / 8543    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8543    vias)
    Layer VIA2       =  0.00% (0      / 8773    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8773    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   96  Alloctr   97  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/5 Partitions, Violations =    76
Routed  2/5 Partitions, Violations =    14
Routed  3/5 Partitions, Violations =    4
Routed  4/5 Partitions, Violations =    2
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used   96  Alloctr   97  Proc 1878 

End DR iteration 0 with 5 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 1] Total (MB): Used   96  Alloctr   97  Proc 1878 

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = uid_variable[2]
Net 2 = iso14443a_inst/part2/sd_inst/idle
Net 3 = n1881
Net 4 = n1882
Net 5 = n1885
Net 6 = n1953
Net 7 = n1954
Net 8 = n1956
Net 9 = n2075
Net 10 = n2076
Net 11 = n2107
Net 12 = n2180
Net 13 = n2583
Net 14 = n2905
Net 15 = n2925
Net 16 = n2986
Net 17 = n3616
Net 18 = n3617
Net 19 = n3815
Net 20 = n3829
Net 21 = n3891
Net 22 = n4032
Net 23 = n4033
Net 24 = iso14443a_inst/part4_to_part3_tx_iface.data[0]
Net 25 = iso14443a_inst/part3/framing_inst/s_inst/cached_data[1]
Net 26 = adapter_inst/tx_idx[3]
Net 27 = adapter_inst/signal_control_inst/counter[19]
Net 28 = copt_net_291
Net 29 = copt_net_311
Net 30 = copt_net_319
Net 31 = copt_net_400
Net 32 = copt_net_459
Net 33 = copt_net_514
Net 34 = copt_net_608
Net 35 = copt_net_619
Total number of changed nets = 35 (out of 2706)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   76  Alloctr   77  Proc 1878 
[ECO: DR] Elapsed real time: 0:00:02 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DR] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: DR] Total (MB): Used   76  Alloctr   77  Proc 1878 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86886 micron
Total Number of Contacts =             19330
Total Number of Wires =                17274
Total Number of PtConns =              2642
Total Number of Routed Wires =       17274
Total Routed Wire Length =           85871 micron
Total Number of Routed Contacts =       19330
        Layer          MET1 :       1627 micron
        Layer          MET2 :      29475 micron
        Layer          MET3 :      39675 micron
        Layer          MET4 :      14916 micron
        Layer         METTP :       1194 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        144
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1873
        Via        VIA23D_R :       8769
        Via        VIA12D_R :       4226
        Via   VIA12D_R(rot) :         28
        Via        VIA12D_A :       4265
        Via   VIA12D_A(rot) :         24

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19330 vias)
 
    Layer VIA1       =  0.00% (0      / 8543    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8543    vias)
    Layer VIA2       =  0.00% (0      / 8769    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8769    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19330 vias)
 
    Layer VIA1       =  0.00% (0      / 8543    vias)
    Layer VIA2       =  0.00% (0      / 8769    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19330 vias)
 
    Layer VIA1       =  0.00% (0      / 8543    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8543    vias)
    Layer VIA2       =  0.00% (0      / 8769    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8769    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Total Wire Length =                    86886 micron
Total Number of Contacts =             19330
Total Number of Wires =                17274
Total Number of PtConns =              2642
Total Number of Routed Wires =       17274
Total Routed Wire Length =           85871 micron
Total Number of Routed Contacts =       19330
        Layer          MET1 :       1627 micron
        Layer          MET2 :      29475 micron
        Layer          MET3 :      39675 micron
        Layer          MET4 :      14916 micron
        Layer         METTP :       1194 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        144
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1873
        Via        VIA23D_R :       8769
        Via        VIA12D_R :       4226
        Via   VIA12D_R(rot) :         28
        Via        VIA12D_A :       4265
        Via   VIA12D_A(rot) :         24

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19330 vias)
 
    Layer VIA1       =  0.00% (0      / 8543    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8543    vias)
    Layer VIA2       =  0.00% (0      / 8769    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8769    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19330 vias)
 
    Layer VIA1       =  0.00% (0      / 8543    vias)
    Layer VIA2       =  0.00% (0      / 8769    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19330 vias)
 
    Layer VIA1       =  0.00% (0      / 8543    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8543    vias)
    Layer VIA2       =  0.00% (0      / 8769    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8769    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 35 nets
[ECO: End] Elapsed real time: 0:00:02 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 1878 

Route-opt ECO routing complete            CPU:   221 s (  0.06 hr )  ELAPSE:   223 s (  0.06 hr )  MEM-PEAK:   768 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000485  3.179565833816  5.567214854587  2.894454387461  6.565921217863  9.064769555874  3.100022182746  9.863695209851
6.078123964085  2.744208341123  8.318115604907  9.699225026083  2.464623950196  1.382370221358  9.387184129619  3.142429406669  0.968752789964  6.660912773294  4.142920075037  7.876514618112
2.191135103696  0.963734141094  2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.459119927150  0.038297377600  0.596377212371
4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.689938343266  7.675420345139  9.831570988630
1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.671551260320  7.822294019365  4.759399118263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474028179  0.513656708579  5.027570918562  6.119813446103  6.181472312107  1.538358727276  7.482488688894  9.584728169756
2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.144944536012  0.911350683905  5.466258008426
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_route.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
[36mInformation: Design design has 2706 nets, 0 global routed, 2704 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is DR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
---extraction options---
Corner: virtual_scenario
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: virtual_scenario_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: design 
[36mInformation: coupling capacitance is lumped to ground. (NEX-030)(B[m
[36mInformation: 2704 nets are successfully extracted. (NEX-028)(B[m
[33mWarning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2704, routed nets = 2704, across physical hierarchy nets = 0, parasitics cached nets = 2704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

Route-opt final QoR
___________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0        0 579038.375
    2   *        -          -        -      -   0.0000     0.0000      0        -        -     95.250
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 579038.375     64506.27       2667
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 579038.375     64506.27       2667

Route-opt command complete                CPU:   222 s (  0.06 hr )  ELAPSE:   224 s (  0.06 hr )  MEM-PEAK:   768 MB
Route-opt command statistics  CPU=8 sec (0.00 hr) ELAPSED=8 sec (0.00 hr) MEM-PEAK=0.750 GB
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
[36mroute_opt 2/5 - min setup slack 2.588902, min hold slack 0.000190(B[m
[36mroute_opt - positive slack, routing done(B[m
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:45:44 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2667/2667
Ground net VSS                2667/2667
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Hier-ant-prop: new = 1, old = 0


Start checking for open nets ... 

Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2706 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   75  Alloctr   76  Proc 1878 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   96  Alloctr   97  Proc 1878 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   96  Alloctr   97  Proc 1878 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    86886 micron
Total Number of Contacts =             19330
Total Number of Wires =                17274
Total Number of PtConns =              2642
Total Number of Routed Wires =       17274
Total Routed Wire Length =           85871 micron
Total Number of Routed Contacts =       19330
        Layer          MET1 :       1627 micron
        Layer          MET2 :      29475 micron
        Layer          MET3 :      39675 micron
        Layer          MET4 :      14916 micron
        Layer         METTP :       1194 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        144
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1873
        Via        VIA23D_R :       8769
        Via        VIA12D_R :       4226
        Via   VIA12D_R(rot) :         28
        Via        VIA12D_A :       4265
        Via   VIA12D_A(rot) :         24

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19330 vias)
 
    Layer VIA1       =  0.00% (0      / 8543    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8543    vias)
    Layer VIA2       =  0.00% (0      / 8769    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8769    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19330 vias)
 
    Layer VIA1       =  0.00% (0      / 8543    vias)
    Layer VIA2       =  0.00% (0      / 8769    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19330 vias)
 
    Layer VIA1       =  0.00% (0      / 8543    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8543    vias)
    Layer VIA2       =  0.00% (0      / 8769    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8769    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 


Verify Summary:

Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 3   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End       Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init        Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 10%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 40%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 50%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 60%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 70%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 80%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 90%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:01, CPU =    0:00:01

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 2706.
Total number of short violations is 0.
Total number of open locations is 0 (0 open nets).
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:01
Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:45:46 2022
****************************************

  Startpoint: clk_r_REG27_S13 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lm_out (output port)
  Mode: virtual_scenario
  Corner: virtual_scenario
  Scenario: virtual_scenario
  Path Group: default
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clk_r_REG27_S13/C (DFRRQHDX2)                    0.00      0.00 r
  clk_r_REG27_S13/Q (DFRRQHDX2)                    2.40      2.40 r
  lm_out (out)                                     0.02      2.41 r
  data arrival time                                          2.41

  max_delay to non-endpoint                        5.00      5.00
  data required time                                         5.00
  ------------------------------------------------------------------------
  data required time                                         5.00
  data arrival time                                         -2.41
  ------------------------------------------------------------------------
  slack (MET)                                                2.59


Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:45:46 2022
****************************************

  Startpoint: clk_r_REG162_S16 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG163_S16 (rising edge-triggered flip-flop clocked by clk)
  Mode: virtual_scenario_bc
  Corner: virtual_scenario_bc
  Scenario: virtual_scenario_bc
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.60      0.60

  clk_r_REG162_S16/C (DFRRQHDX0)                   0.00      0.60 r
  clk_r_REG162_S16/Q (DFRRQHDX0)                   0.27      0.88 f
  copt_h_inst_3054/Q (BUHDX0)                      0.16      1.04 f
  U3171/Q (NA2HDLLX0)                              0.11      1.15 r
  copt_h_inst_3304/Q (BUHDLLX1)                    0.09      1.25 r
  U3173/Q (AN22HDX0)                               0.07      1.32 f
  clk_r_REG163_S16/D (DFRRQHDX0)                   0.00      1.32 f
  data arrival time                                          1.32

  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.86      0.86
  clk_r_REG163_S16/C (DFRRQHDX0)                   0.00      0.86 r
  clock uncertainty                                0.50      1.36
  library hold time                               -0.04      1.32
  data required time                                         1.32
  ------------------------------------------------------------------------
  data required time                                         1.32
  data arrival time                                         -1.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


****************************************
Report : constraint
        -all_violators
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:45:46 2022
****************************************

   late_timing
   -----------

Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   n2113                        0.17           0.12           0.05  (MET)      

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0


   Mode: virtual_scenario_bc Corner: virtual_scenario_bc
   Scenario: virtual_scenario_bc
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
[32mCommand check_pg_drc started  at Mon Feb 28 17:45:46 2022
Command check_pg_drc finished at Mon Feb 28 17:45:46 2022
CPU usage for check_pg_drc: 0.40 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.40 seconds ( 0.00 hours)
No errors found.
(B[m
Saving all libraries...
Information: Saving block 'dlib:design/pnr_route.design'
Information: Saving 'dlib:design/pnr_route.design' to 'dlib:design/pnr_finishing.design'. (DES-028)
Closing all libraries...
Information: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)
Opening block 'dlib:design/pnr_finishing.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mFinishing(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_finishing.design
Design 'radiation_sensor_digital_top' was successfully linked.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Dr init] Total (MB): Used   76  Alloctr   77  Proc 1878 

Redundant via optimization will attempt to replace the following vias: 

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   



        There were 4 out of 8720 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   79  Alloctr   80  Proc 1878 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    5
Routed  2/4 Partitions, Violations =    5
Routed  3/4 Partitions, Violations =    5
Routed  4/4 Partitions, Violations =    5

RedundantVia finished with 5 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Same net spacing : 5


Total Wire Length =                    86828 micron
Total Number of Contacts =             19317
Total Number of Wires =                17689
Total Number of PtConns =              2370
Total Number of Routed Wires =       17689
Total Routed Wire Length =           85963 micron
Total Number of Routed Contacts =       19317
        Layer          MET1 :       1549 micron
        Layer          MET2 :      29501 micron
        Layer          MET3 :      39669 micron
        Layer          MET4 :      14916 micron
        Layer         METTP :       1194 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        144
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1873
        Via        VIA23D_R :       8760
        Via           VIA12 :         26
        Via        VIA12D_R :        289
        Via   VIA12D_R(rot) :          2
        Via        VIA12D_A :       4263
        Via   VIA12D_A(rot) :         24
        Via     VIA1_CV1_so :        740
        Via     VIA1_CV1_eo :        119
        Via     VIA1_CH2_so :         49
        Via   VIA1_CH2m2_eo :         67
        Via   VIA1_CV1m2_eo :         62
        Via     VIA1_CV1_hd :        131
        Via     VIA1_CH2_hd :        129
        Via   VIA1_CV1e_beo :       1213
        Via   VIA1_CH1m2_eo :        741
        Via   VIA1_CH2s_beo :        684

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 20.51% (3961 / 19317 vias)
 
    Layer VIA1       = 46.39% (3961   / 8539    vias)
        Weight 20    = 22.22% (1897    vias)
        Weight 17    = 10.86% (927     vias)
        Weight 13    =  2.24% (191     vias)
        Weight 10    =  9.24% (789     vias)
        Weight 5     =  1.53% (131     vias)
        Weight 2     =  0.30% (26      vias)
        Un-optimized =  3.41% (291     vias)
        Un-mapped    = 50.20% (4287    vias)
    Layer VIA2       =  0.00% (0      / 8760    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8760    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 20.37% (3935 / 19317 vias)
 
    Layer VIA1       = 46.08% (3935   / 8539    vias)
    Layer VIA2       =  0.00% (0      / 8760    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 20.51% (3961 / 19317 vias)
 
    Layer VIA1       = 46.39% (3961   / 8539    vias)
        Weight 20    = 22.22% (1897    vias)
        Weight 17    = 10.86% (927     vias)
        Weight 13    =  2.24% (191     vias)
        Weight 10    =  9.24% (789     vias)
        Weight 5     =  1.53% (131     vias)
        Weight 2     =  0.30% (26      vias)
        Un-optimized =  3.41% (291     vias)
        Un-mapped    = 50.20% (4287    vias)
    Layer VIA2       =  0.00% (0      / 8760    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8760    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[RedundantVia] Stage (MB): Used   24  Alloctr   24  Proc    0 
[RedundantVia] Total (MB): Used   96  Alloctr   97  Proc 1878 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Dr init] Total (MB): Used   96  Alloctr   97  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   40  Alloctr   41  Proc    0 
[Iter 1] Total (MB): Used  112  Alloctr  113  Proc 1878 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   92  Alloctr   93  Proc 1878 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86829 micron
Total Number of Contacts =             19316
Total Number of Wires =                17691
Total Number of PtConns =              2370
Total Number of Routed Wires =       17691
Total Routed Wire Length =           85964 micron
Total Number of Routed Contacts =       19316
        Layer          MET1 :       1550 micron
        Layer          MET2 :      29502 micron
        Layer          MET3 :      39669 micron
        Layer          MET4 :      14916 micron
        Layer         METTP :       1194 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        144
        Via   VIA4TD_R(rot) :          1
        Via        VIA34D_R :       1873
        Via        VIA23D_R :       8760
        Via           VIA12 :         26
        Via        VIA12D_R :        289
        Via   VIA12D_R(rot) :          2
        Via        VIA12D_A :       4263
        Via   VIA12D_A(rot) :         24
        Via     VIA1_CV1_so :        740
        Via     VIA1_CV1_eo :        119
        Via     VIA1_CH2_so :         49
        Via   VIA1_CH2m2_eo :         67
        Via   VIA1_CV1m2_eo :         62
        Via     VIA1_CV1_hd :        131
        Via     VIA1_CH2_hd :        129
        Via   VIA1_CV1e_beo :       1213
        Via   VIA1_CH1m2_eo :        741
        Via   VIA1_CH2s_beo :        683

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 20.50% (3960 / 19316 vias)
 
    Layer VIA1       = 46.38% (3960   / 8538    vias)
        Weight 20    = 22.21% (1896    vias)
        Weight 17    = 10.86% (927     vias)
        Weight 13    =  2.24% (191     vias)
        Weight 10    =  9.24% (789     vias)
        Weight 5     =  1.53% (131     vias)
        Weight 2     =  0.30% (26      vias)
        Un-optimized =  3.41% (291     vias)
        Un-mapped    = 50.21% (4287    vias)
    Layer VIA2       =  0.00% (0      / 8760    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8760    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 20.37% (3934 / 19316 vias)
 
    Layer VIA1       = 46.08% (3934   / 8538    vias)
    Layer VIA2       =  0.00% (0      / 8760    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 20.50% (3960 / 19316 vias)
 
    Layer VIA1       = 46.38% (3960   / 8538    vias)
        Weight 20    = 22.21% (1896    vias)
        Weight 17    = 10.86% (927     vias)
        Weight 13    =  2.24% (191     vias)
        Weight 10    =  9.24% (789     vias)
        Weight 5     =  1.53% (131     vias)
        Weight 2     =  0.30% (26      vias)
        Un-optimized =  3.41% (291     vias)
        Un-mapped    = 50.21% (4287    vias)
    Layer VIA2       =  0.00% (0      / 8760    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8760    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   77  Alloctr   78  Proc 1878 

Redundant via optimization will attempt to replace the following vias: 

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   



        There were 0 out of 8720 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Technology Processing] Total (MB): Used   81  Alloctr   82  Proc 1878 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    86828 micron
Total Number of Contacts =             19316
Total Number of Wires =                17657
Total Number of PtConns =              2399
Total Number of Routed Wires =       17657
Total Routed Wire Length =           85959 micron
Total Number of Routed Contacts =       19316
        Layer            MET1 :       1548 micron
        Layer            MET2 :      29502 micron
        Layer            MET3 :      39669 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via          VIA23D_R :       8760
        Via             VIA12 :         26
        Via          VIA12D_R :        277
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :       4263
        Via     VIA12D_A(rot) :         24
        Via       VIA1_CV1_so :        742
        Via       VIA1_CV1_eo :        119
        Via       VIA1_CH2_so :         49
        Via     VIA1_CH2m2_eo :         69
        Via      VIA1_CH1_so2 :          3
        Via     VIA1_CV1m2_eo :         62
        Via       VIA1_CV1_hd :        132
        Via       VIA1_CH2_hd :        130
        Via     VIA1_CV1e_beo :       1213
        Via     VIA1_CH1m2_eo :        741
        Via     VIA1_CH2s_beo :        683
        Via   VIA1_CH2_so_hd2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 20.56% (3972 / 19316 vias)
 
    Layer VIA1       = 46.52% (3972   / 8538    vias)
        Weight 20    = 22.21% (1896    vias)
        Weight 17    = 10.88% (929     vias)
        Weight 13    =  2.25% (192     vias)
        Weight 10    =  9.26% (791     vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     =  1.58% (135     vias)
        Weight 2     =  0.30% (26      vias)
        Un-optimized =  3.27% (279     vias)
        Un-mapped    = 50.21% (4287    vias)
    Layer VIA2       =  0.00% (0      / 8760    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8760    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 20.43% (3946 / 19316 vias)
 
    Layer VIA1       = 46.22% (3946   / 8538    vias)
    Layer VIA2       =  0.00% (0      / 8760    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 20.56% (3972 / 19316 vias)
 
    Layer VIA1       = 46.52% (3972   / 8538    vias)
        Weight 20    = 22.21% (1896    vias)
        Weight 17    = 10.88% (929     vias)
        Weight 13    =  2.25% (192     vias)
        Weight 10    =  9.26% (791     vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     =  1.58% (135     vias)
        Weight 2     =  0.30% (26      vias)
        Un-optimized =  3.27% (279     vias)
        Un-mapped    = 50.21% (4287    vias)
    Layer VIA2       =  0.00% (0      / 8760    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8760    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   25  Alloctr   25  Proc    0 
[RedundantVia] Total (MB): Used   97  Alloctr   98  Proc 1878 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Dr init] Total (MB): Used   97  Alloctr   98  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   92  Alloctr   93  Proc 1878 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86828 micron
Total Number of Contacts =             19316
Total Number of Wires =                17657
Total Number of PtConns =              2399
Total Number of Routed Wires =       17657
Total Routed Wire Length =           85959 micron
Total Number of Routed Contacts =       19316
        Layer            MET1 :       1548 micron
        Layer            MET2 :      29502 micron
        Layer            MET3 :      39669 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via          VIA23D_R :       8760
        Via             VIA12 :         26
        Via          VIA12D_R :        277
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :       4263
        Via     VIA12D_A(rot) :         24
        Via       VIA1_CV1_so :        742
        Via       VIA1_CV1_eo :        119
        Via       VIA1_CH2_so :         49
        Via     VIA1_CH2m2_eo :         69
        Via      VIA1_CH1_so2 :          3
        Via     VIA1_CV1m2_eo :         62
        Via       VIA1_CV1_hd :        132
        Via       VIA1_CH2_hd :        130
        Via     VIA1_CV1e_beo :       1213
        Via     VIA1_CH1m2_eo :        741
        Via     VIA1_CH2s_beo :        683
        Via   VIA1_CH2_so_hd2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 20.56% (3972 / 19316 vias)
 
    Layer VIA1       = 46.52% (3972   / 8538    vias)
        Weight 20    = 22.21% (1896    vias)
        Weight 17    = 10.88% (929     vias)
        Weight 13    =  2.25% (192     vias)
        Weight 10    =  9.26% (791     vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     =  1.58% (135     vias)
        Weight 2     =  0.30% (26      vias)
        Un-optimized =  3.27% (279     vias)
        Un-mapped    = 50.21% (4287    vias)
    Layer VIA2       =  0.00% (0      / 8760    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8760    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 20.43% (3946 / 19316 vias)
 
    Layer VIA1       = 46.22% (3946   / 8538    vias)
    Layer VIA2       =  0.00% (0      / 8760    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 20.56% (3972 / 19316 vias)
 
    Layer VIA1       = 46.52% (3972   / 8538    vias)
        Weight 20    = 22.21% (1896    vias)
        Weight 17    = 10.88% (929     vias)
        Weight 13    =  2.25% (192     vias)
        Weight 10    =  9.26% (791     vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     =  1.58% (135     vias)
        Weight 2     =  0.30% (26      vias)
        Un-optimized =  3.27% (279     vias)
        Un-mapped    = 50.21% (4287    vias)
    Layer VIA2       =  0.00% (0      / 8760    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8760    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   81  Alloctr   82  Proc 1878 

Redundant via optimization will attempt to replace the following vias: 

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   



        There were 0 out of 8720 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Technology Processing] Total (MB): Used   85  Alloctr   86  Proc 1878 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    2
Routed  2/4 Partitions, Violations =    7
Routed  3/4 Partitions, Violations =    8
Routed  4/4 Partitions, Violations =    9

RedundantVia finished with 9 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9
        Diff net spacing : 1
        Same net spacing : 8


Total Wire Length =                    86757 micron
Total Number of Contacts =             19302
Total Number of Wires =                17936
Total Number of PtConns =              1649
Total Number of Routed Wires =       17936
Total Routed Wire Length =           86171 micron
Total Number of Routed Contacts =       19302
        Layer            MET1 :       1582 micron
        Layer            MET2 :      29402 micron
        Layer            MET3 :      39664 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via          VIA23D_R :       8752
        Via             VIA12 :         43
        Via          VIA12D_R :        275
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        232
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1379
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         80
        Via     VIA1_CH2m2_eo :         91
        Via      VIA1_CH1_so2 :          3
        Via     VIA1_CV1m2_eo :        124
        Via       VIA1_CV1_hd :       1057
        Via       VIA1_CH2_hd :        172
        Via     VIA1_CV1e_beo :       2673
        Via     VIA1_CH1m2_eo :        818
        Via     VIA1_CH2s_beo :       1308
        Via   VIA1_CH2_so_hd2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.54% (8019 / 19302 vias)
 
    Layer VIA1       = 93.99% (8019   / 8532    vias)
        Weight 20    = 46.66% (3981    vias)
        Weight 17    = 13.80% (1177    vias)
        Weight 13    =  3.47% (296     vias)
        Weight 10    = 17.10% (1459    vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     = 12.42% (1060    vias)
        Weight 2     =  0.50% (43      vias)
        Un-optimized =  6.01% (513     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8752    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8752    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 41.32% (7976 / 19302 vias)
 
    Layer VIA1       = 93.48% (7976   / 8532    vias)
    Layer VIA2       =  0.00% (0      / 8752    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 41.54% (8019 / 19302 vias)
 
    Layer VIA1       = 93.99% (8019   / 8532    vias)
        Weight 20    = 46.66% (3981    vias)
        Weight 17    = 13.80% (1177    vias)
        Weight 13    =  3.47% (296     vias)
        Weight 10    = 17.10% (1459    vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     = 12.42% (1060    vias)
        Weight 2     =  0.50% (43      vias)
        Un-optimized =  6.01% (513     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8752    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8752    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[RedundantVia] Stage (MB): Used   30  Alloctr   30  Proc    0 
[RedundantVia] Total (MB): Used  102  Alloctr  103  Proc 1878 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Dr init] Total (MB): Used  102  Alloctr  103  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/5 Partitions, Violations =    8
Routed  2/5 Partitions, Violations =    3
Routed  3/5 Partitions, Violations =    2
Routed  4/5 Partitions, Violations =    1
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   46  Alloctr   46  Proc    0 
[Iter 1] Total (MB): Used  118  Alloctr  119  Proc 1878 

End DR iteration 1 with 5 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used   21  Alloctr   21  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1878 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86759 micron
Total Number of Contacts =             19300
Total Number of Wires =                17939
Total Number of PtConns =              1649
Total Number of Routed Wires =       17939
Total Routed Wire Length =           86173 micron
Total Number of Routed Contacts =       19300
        Layer            MET1 :       1583 micron
        Layer            MET2 :      29403 micron
        Layer            MET3 :      39664 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via          VIA23D_R :       8752
        Via             VIA12 :         43
        Via          VIA12D_R :        276
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        232
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1378
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         80
        Via     VIA1_CH2m2_eo :         91
        Via      VIA1_CH1_so2 :          3
        Via     VIA1_CV1m2_eo :        124
        Via       VIA1_CV1_hd :       1057
        Via       VIA1_CH2_hd :        172
        Via     VIA1_CV1e_beo :       2673
        Via     VIA1_CH1m2_eo :        818
        Via     VIA1_CH2s_beo :       1306
        Via   VIA1_CH2_so_hd2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.53% (8016 / 19300 vias)
 
    Layer VIA1       = 93.97% (8016   / 8530    vias)
        Weight 20    = 46.65% (3979    vias)
        Weight 17    = 13.80% (1177    vias)
        Weight 13    =  3.47% (296     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     = 12.43% (1060    vias)
        Weight 2     =  0.50% (43      vias)
        Un-optimized =  6.03% (514     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8752    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8752    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 41.31% (7973 / 19300 vias)
 
    Layer VIA1       = 93.47% (7973   / 8530    vias)
    Layer VIA2       =  0.00% (0      / 8752    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 41.53% (8016 / 19300 vias)
 
    Layer VIA1       = 93.97% (8016   / 8530    vias)
        Weight 20    = 46.65% (3979    vias)
        Weight 17    = 13.80% (1177    vias)
        Weight 13    =  3.47% (296     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     = 12.43% (1060    vias)
        Weight 2     =  0.50% (43      vias)
        Un-optimized =  6.03% (514     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8752    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8752    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   82  Alloctr   83  Proc 1878 

Redundant via optimization will attempt to replace the following vias: 

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   



        There were 0 out of 8720 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Technology Processing] Total (MB): Used   86  Alloctr   87  Proc 1878 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    86767 micron
Total Number of Contacts =             19297
Total Number of Wires =                17883
Total Number of PtConns =              1695
Total Number of Routed Wires =       17883
Total Routed Wire Length =           86172 micron
Total Number of Routed Contacts =       19297
        Layer            MET1 :       1582 micron
        Layer            MET2 :      29414 micron
        Layer            MET3 :      39662 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via          VIA23D_R :       8750
        Via             VIA12 :         43
        Via          VIA12D_R :        273
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        209
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1378
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         80
        Via     VIA1_CH2m2_eo :         91
        Via      VIA1_CH1_so2 :          9
        Via     VIA1_CV1m2_eo :        124
        Via       VIA1_CV1_hd :       1058
        Via       VIA1_CH2_hd :        174
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        818
        Via     VIA1_CH2s_beo :       1307
        Via   VIA1_CH2_so_hd2 :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.67% (8041 / 19297 vias)
 
    Layer VIA1       = 94.28% (8041   / 8529    vias)
        Weight 20    = 46.65% (3979    vias)
        Weight 17    = 13.80% (1177    vias)
        Weight 13    =  3.49% (298     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.11% (9       vias)
        Weight 5     = 12.63% (1077    vias)
        Weight 2     =  0.50% (43      vias)
        Un-optimized =  5.72% (488     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 41.45% (7998 / 19297 vias)
 
    Layer VIA1       = 93.77% (7998   / 8529    vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 41.67% (8041 / 19297 vias)
 
    Layer VIA1       = 94.28% (8041   / 8529    vias)
        Weight 20    = 46.65% (3979    vias)
        Weight 17    = 13.80% (1177    vias)
        Weight 13    =  3.49% (298     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.11% (9       vias)
        Weight 5     = 12.63% (1077    vias)
        Weight 2     =  0.50% (43      vias)
        Un-optimized =  5.72% (488     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   30  Alloctr   30  Proc    0 
[RedundantVia] Total (MB): Used  103  Alloctr  103  Proc 1878 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Dr init] Total (MB): Used  103  Alloctr  103  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   93  Proc 1878 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86767 micron
Total Number of Contacts =             19297
Total Number of Wires =                17883
Total Number of PtConns =              1695
Total Number of Routed Wires =       17883
Total Routed Wire Length =           86172 micron
Total Number of Routed Contacts =       19297
        Layer            MET1 :       1582 micron
        Layer            MET2 :      29414 micron
        Layer            MET3 :      39662 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via          VIA23D_R :       8750
        Via             VIA12 :         43
        Via          VIA12D_R :        273
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        209
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1378
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         80
        Via     VIA1_CH2m2_eo :         91
        Via      VIA1_CH1_so2 :          9
        Via     VIA1_CV1m2_eo :        124
        Via       VIA1_CV1_hd :       1058
        Via       VIA1_CH2_hd :        174
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        818
        Via     VIA1_CH2s_beo :       1307
        Via   VIA1_CH2_so_hd2 :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.67% (8041 / 19297 vias)
 
    Layer VIA1       = 94.28% (8041   / 8529    vias)
        Weight 20    = 46.65% (3979    vias)
        Weight 17    = 13.80% (1177    vias)
        Weight 13    =  3.49% (298     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.11% (9       vias)
        Weight 5     = 12.63% (1077    vias)
        Weight 2     =  0.50% (43      vias)
        Un-optimized =  5.72% (488     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 41.45% (7998 / 19297 vias)
 
    Layer VIA1       = 93.77% (7998   / 8529    vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 41.67% (8041 / 19297 vias)
 
    Layer VIA1       = 94.28% (8041   / 8529    vias)
        Weight 20    = 46.65% (3979    vias)
        Weight 17    = 13.80% (1177    vias)
        Weight 13    =  3.49% (298     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.11% (9       vias)
        Weight 5     = 12.63% (1077    vias)
        Weight 2     =  0.50% (43      vias)
        Un-optimized =  5.72% (488     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Dr init] Total (MB): Used   86  Alloctr   86  Proc 1878 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   



        There were 0 out of 8720 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Technology Processing] Total (MB): Used   90  Alloctr   90  Proc 1878 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    86768 micron
Total Number of Contacts =             19297
Total Number of Wires =                17893
Total Number of PtConns =              1695
Total Number of Routed Wires =       17893
Total Routed Wire Length =           86173 micron
Total Number of Routed Contacts =       19297
        Layer            MET1 :       1582 micron
        Layer            MET2 :      29415 micron
        Layer            MET3 :      39662 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via          VIA23D_R :       8750
        Via             VIA12 :         35
        Via          VIA12D_R :        273
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        209
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1378
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         80
        Via     VIA1_CH2m2_eo :         91
        Via      VIA1_CH1_so2 :          9
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1058
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        819
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.67% (8041 / 19297 vias)
 
    Layer VIA1       = 94.28% (8041   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.81% (1178    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.11% (9       vias)
        Weight 5     = 12.63% (1077    vias)
        Weight 2     =  0.41% (35      vias)
        Un-optimized =  5.72% (488     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 41.49% (8006 / 19297 vias)
 
    Layer VIA1       = 93.87% (8006   / 8529    vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 41.67% (8041 / 19297 vias)
 
    Layer VIA1       = 94.28% (8041   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.81% (1178    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.11% (9       vias)
        Weight 5     = 12.63% (1077    vias)
        Weight 2     =  0.41% (35      vias)
        Un-optimized =  5.72% (488     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   34  Alloctr   34  Proc    0 
[RedundantVia] Total (MB): Used  106  Alloctr  107  Proc 1878 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Dr init] Total (MB): Used  106  Alloctr  107  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   92  Alloctr   93  Proc 1878 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86768 micron
Total Number of Contacts =             19297
Total Number of Wires =                17893
Total Number of PtConns =              1695
Total Number of Routed Wires =       17893
Total Routed Wire Length =           86173 micron
Total Number of Routed Contacts =       19297
        Layer            MET1 :       1582 micron
        Layer            MET2 :      29415 micron
        Layer            MET3 :      39662 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via          VIA23D_R :       8750
        Via             VIA12 :         35
        Via          VIA12D_R :        273
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        209
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1378
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         80
        Via     VIA1_CH2m2_eo :         91
        Via      VIA1_CH1_so2 :          9
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1058
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        819
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.67% (8041 / 19297 vias)
 
    Layer VIA1       = 94.28% (8041   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.81% (1178    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.11% (9       vias)
        Weight 5     = 12.63% (1077    vias)
        Weight 2     =  0.41% (35      vias)
        Un-optimized =  5.72% (488     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 41.49% (8006 / 19297 vias)
 
    Layer VIA1       = 93.87% (8006   / 8529    vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 41.67% (8041 / 19297 vias)
 
    Layer VIA1       = 94.28% (8041   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.81% (1178    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.11% (9       vias)
        Weight 5     = 12.63% (1077    vias)
        Weight 2     =  0.41% (35      vias)
        Un-optimized =  5.72% (488     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   87  Alloctr   87  Proc 1878 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   



        There were 0 out of 8720 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Technology Processing] Total (MB): Used   91  Alloctr   91  Proc 1878 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    86767 micron
Total Number of Contacts =             19297
Total Number of Wires =                17892
Total Number of PtConns =              1696
Total Number of Routed Wires =       17892
Total Routed Wire Length =           86172 micron
Total Number of Routed Contacts =       19297
        Layer            MET1 :       1582 micron
        Layer            MET2 :      29414 micron
        Layer            MET3 :      39662 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via          VIA23D_R :       8750
        Via             VIA12 :         21
        Via          VIA12D_R :        273
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        209
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1378
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         80
        Via     VIA1_CH2m2_eo :         91
        Via      VIA1_CH1_so2 :         13
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1058
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        819
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.67% (8041 / 19297 vias)
 
    Layer VIA1       = 94.28% (8041   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.81% (1178    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.15% (13      vias)
        Weight 5     = 12.74% (1087    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.72% (488     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 41.56% (8020 / 19297 vias)
 
    Layer VIA1       = 94.03% (8020   / 8529    vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 41.67% (8041 / 19297 vias)
 
    Layer VIA1       = 94.28% (8041   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.81% (1178    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.15% (13      vias)
        Weight 5     = 12.74% (1087    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.72% (488     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   34  Alloctr   35  Proc    0 
[RedundantVia] Total (MB): Used  107  Alloctr  108  Proc 1878 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   34  Alloctr   35  Proc    0 
[Dr init] Total (MB): Used  107  Alloctr  108  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   93  Proc 1878 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86767 micron
Total Number of Contacts =             19297
Total Number of Wires =                17892
Total Number of PtConns =              1696
Total Number of Routed Wires =       17892
Total Routed Wire Length =           86172 micron
Total Number of Routed Contacts =       19297
        Layer            MET1 :       1582 micron
        Layer            MET2 :      29414 micron
        Layer            MET3 :      39662 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via          VIA23D_R :       8750
        Via             VIA12 :         21
        Via          VIA12D_R :        273
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        209
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1378
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         80
        Via     VIA1_CH2m2_eo :         91
        Via      VIA1_CH1_so2 :         13
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1058
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        819
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.67% (8041 / 19297 vias)
 
    Layer VIA1       = 94.28% (8041   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.81% (1178    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.15% (13      vias)
        Weight 5     = 12.74% (1087    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.72% (488     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 41.56% (8020 / 19297 vias)
 
    Layer VIA1       = 94.03% (8020   / 8529    vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 41.67% (8041 / 19297 vias)
 
    Layer VIA1       = 94.28% (8041   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.81% (1178    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.09% (1458    vias)
        Weight 7     =  0.15% (13      vias)
        Weight 5     = 12.74% (1087    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.72% (488     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8750    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   91  Alloctr   91  Proc 1878 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   



        There were 0 out of 8720 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   22  Alloctr   22  Proc    0 
[Technology Processing] Total (MB): Used   95  Alloctr   96  Proc 1878 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    2
Routed  3/4 Partitions, Violations =    7
Routed  4/4 Partitions, Violations =    8

RedundantVia finished with 8 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8
        Same net spacing : 8


Total Wire Length =                    85538 micron
Total Number of Contacts =             19297
Total Number of Wires =                18913
Total Number of PtConns =              1123
Total Number of Routed Wires =       18913
Total Routed Wire Length =           85164 micron
Total Number of Routed Contacts =       19297
        Layer            MET1 :       1580 micron
        Layer            MET2 :      28562 micron
        Layer            MET3 :      39286 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via             VIA23 :         69
        Via          VIA23D_R :        465
        Via       VIA2_CH1_hd :        878
        Via       VIA2_CH2_so :        302
        Via       VIA2_CH2_eo :         29
        Via       VIA2_CV1_hd :         46
        Via     VIA2_CV1e_beo :       4182
        Via     VIA2_CH2s_beo :       1764
        Via       VIA2_CV1_so :        987
        Via       VIA2_CV1_eo :         28
        Via             VIA12 :         21
        Via          VIA12D_R :        269
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        203
        Via     VIA12D_A(rot) :          3
        Via       VIA1_CV1_so :       1381
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         80
        Via     VIA1_CH2m2_eo :         91
        Via      VIA1_CH1_so2 :         17
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1059
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        820
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         31

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.66% (16337 / 19297 vias)
 
    Layer VIA1       = 94.41% (8052   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.82% (1179    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.13% (1461    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.59% (477     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.69% (8285   / 8750    vias)
        Weight 20    = 67.95% (5946    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.03% (878     vias)
        Weight 10    = 14.73% (1289    vias)
        Weight 5     =  0.53% (46      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  5.31% (465     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 84.19% (16247 / 19297 vias)
 
    Layer VIA1       = 94.16% (8031   / 8529    vias)
    Layer VIA2       = 93.90% (8216   / 8750    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 84.66% (16337 / 19297 vias)
 
    Layer VIA1       = 94.41% (8052   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.82% (1179    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.13% (1461    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.59% (477     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.69% (8285   / 8750    vias)
        Weight 20    = 67.95% (5946    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.03% (878     vias)
        Weight 10    = 14.73% (1289    vias)
        Weight 5     =  0.53% (46      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  5.31% (465     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

[RedundantVia] Elapsed real time: 0:00:03 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   40  Alloctr   40  Proc    0 
[RedundantVia] Total (MB): Used  112  Alloctr  113  Proc 1878 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Dr init] Total (MB): Used  112  Alloctr  113  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/4 Partitions, Violations =    5
Routed  2/4 Partitions, Violations =    3
Routed  3/4 Partitions, Violations =    1
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used   56  Alloctr   56  Proc    0 
[Iter 1] Total (MB): Used  128  Alloctr  129  Proc 1878 

End DR iteration 1 with 4 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used   21  Alloctr   21  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1878 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85538 micron
Total Number of Contacts =             19292
Total Number of Wires =                18908
Total Number of PtConns =              1122
Total Number of Routed Wires =       18908
Total Routed Wire Length =           85164 micron
Total Number of Routed Contacts =       19292
        Layer            MET1 :       1580 micron
        Layer            MET2 :      28562 micron
        Layer            MET3 :      39286 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via             VIA23 :         69
        Via          VIA23D_R :        463
        Via       VIA2_CH1_hd :        878
        Via       VIA2_CH2_so :        302
        Via       VIA2_CH2_eo :         28
        Via       VIA2_CV1_hd :         46
        Via     VIA2_CV1e_beo :       4182
        Via     VIA2_CH2s_beo :       1763
        Via       VIA2_CV1_so :        986
        Via       VIA2_CV1_eo :         28
        Via             VIA12 :         21
        Via          VIA12D_R :        271
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        203
        Via     VIA12D_A(rot) :          3
        Via       VIA1_CV1_so :       1381
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         80
        Via     VIA1_CH2m2_eo :         91
        Via      VIA1_CH1_so2 :         17
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1059
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        819
        Via     VIA1_CH2s_beo :       1309
        Via   VIA1_CH2_so_hd2 :         31

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.66% (16332 / 19292 vias)
 
    Layer VIA1       = 94.38% (8050   / 8529    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.81% (1178    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.13% (1461    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.62% (479     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.71% (8282   / 8745    vias)
        Weight 20    = 67.98% (5945    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.04% (878     vias)
        Weight 10    = 14.73% (1288    vias)
        Weight 5     =  0.53% (46      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  5.29% (463     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 84.19% (16242 / 19292 vias)
 
    Layer VIA1       = 94.14% (8029   / 8529    vias)
    Layer VIA2       = 93.92% (8213   / 8745    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 84.66% (16332 / 19292 vias)
 
    Layer VIA1       = 94.38% (8050   / 8529    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.81% (1178    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.13% (1461    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.62% (479     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.71% (8282   / 8745    vias)
        Weight 20    = 67.98% (5945    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.04% (878     vias)
        Weight 10    = 14.73% (1288    vias)
        Weight 5     =  0.53% (46      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  5.29% (463     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Warning: Via mapping from 'VIA23D_R 1x1' to 'VIA2_CH1_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Warning: Via mapping from 'VIA23D_R 1x1' to 'VIA2_CH2_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   92  Alloctr   92  Proc 1878 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   



        There were 0 out of 8720 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   22  Alloctr   22  Proc    0 
[Technology Processing] Total (MB): Used   96  Alloctr   96  Proc 1878 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    1
Routed  3/4 Partitions, Violations =    1
Routed  4/4 Partitions, Violations =    1

RedundantVia finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Same net spacing : 1


Total Wire Length =                    85570 micron
Total Number of Contacts =             19292
Total Number of Wires =                18779
Total Number of PtConns =              1221
Total Number of Routed Wires =       18779
Total Routed Wire Length =           85187 micron
Total Number of Routed Contacts =       19292
        Layer            MET1 :       1580 micron
        Layer            MET2 :      28569 micron
        Layer            MET3 :      39311 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via             VIA23 :         69
        Via          VIA23D_R :        436
        Via       VIA2_CH1_hd :        892
        Via       VIA2_CH2_so :        302
        Via       VIA2_CH2_eo :         28
        Via       VIA2_CV1_hd :         53
        Via     VIA2_CV1e_beo :       4182
        Via     VIA2_CH2s_beo :       1765
        Via       VIA2_CV1_so :        990
        Via       VIA2_CV1_eo :         28
        Via             VIA12 :         21
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        201
        Via     VIA12D_A(rot) :          3
        Via       VIA1_CV1_so :       1382
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         81
        Via     VIA1_CH2m2_eo :         92
        Via      VIA1_CH1_so2 :         17
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1059
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        820
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         31

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.82% (16364 / 19292 vias)
 
    Layer VIA1       = 94.44% (8055   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.01% (8309   / 8745    vias)
        Weight 20    = 68.00% (5947    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.77% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  4.99% (436     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 84.36% (16274 / 19292 vias)
 
    Layer VIA1       = 94.20% (8034   / 8529    vias)
    Layer VIA2       = 94.23% (8240   / 8745    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 84.82% (16364 / 19292 vias)
 
    Layer VIA1       = 94.44% (8055   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.01% (8309   / 8745    vias)
        Weight 20    = 68.00% (5947    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.77% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  4.99% (436     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   39  Alloctr   39  Proc    0 
[RedundantVia] Total (MB): Used  112  Alloctr  113  Proc 1878 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Dr init] Total (MB): Used  112  Alloctr  113  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   55  Alloctr   55  Proc    0 
[Iter 1] Total (MB): Used  128  Alloctr  129  Proc 1878 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1878 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85570 micron
Total Number of Contacts =             19291
Total Number of Wires =                18778
Total Number of PtConns =              1221
Total Number of Routed Wires =       18778
Total Routed Wire Length =           85187 micron
Total Number of Routed Contacts =       19291
        Layer            MET1 :       1580 micron
        Layer            MET2 :      28570 micron
        Layer            MET3 :      39311 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via             VIA23 :         69
        Via          VIA23D_R :        436
        Via       VIA2_CH1_hd :        891
        Via       VIA2_CH2_so :        302
        Via       VIA2_CH2_eo :         28
        Via       VIA2_CV1_hd :         53
        Via     VIA2_CV1e_beo :       4182
        Via     VIA2_CH2s_beo :       1765
        Via       VIA2_CV1_so :        990
        Via       VIA2_CV1_eo :         28
        Via             VIA12 :         21
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        201
        Via     VIA12D_A(rot) :          3
        Via       VIA1_CV1_so :       1382
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         81
        Via     VIA1_CH2m2_eo :         92
        Via      VIA1_CH1_so2 :         17
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1059
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        820
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         31

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.82% (16363 / 19291 vias)
 
    Layer VIA1       = 94.44% (8055   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.01% (8308   / 8744    vias)
        Weight 20    = 68.01% (5947    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.19% (891     vias)
        Weight 10    = 14.78% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  4.99% (436     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 84.36% (16273 / 19291 vias)
 
    Layer VIA1       = 94.20% (8034   / 8529    vias)
    Layer VIA2       = 94.22% (8239   / 8744    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 84.82% (16363 / 19291 vias)
 
    Layer VIA1       = 94.44% (8055   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.01% (8308   / 8744    vias)
        Weight 20    = 68.01% (5947    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.19% (891     vias)
        Weight 10    = 14.78% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  4.99% (436     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   23  Alloctr   23  Proc    0 
[Dr init] Total (MB): Used   96  Alloctr   97  Proc 1878 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   



        There were 0 out of 8720 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Technology Processing] Total (MB): Used  100  Alloctr  101  Proc 1878 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    85570 micron
Total Number of Contacts =             19291
Total Number of Wires =                18777
Total Number of PtConns =              1222
Total Number of Routed Wires =       18777
Total Routed Wire Length =           85187 micron
Total Number of Routed Contacts =       19291
        Layer            MET1 :       1580 micron
        Layer            MET2 :      28569 micron
        Layer            MET3 :      39311 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via             VIA23 :         69
        Via          VIA23D_R :        435
        Via       VIA2_CH1_hd :        892
        Via       VIA2_CH2_so :        302
        Via       VIA2_CH2_eo :         28
        Via       VIA2_CV1_hd :         53
        Via     VIA2_CV1e_beo :       4182
        Via     VIA2_CH2s_beo :       1765
        Via       VIA2_CV1_so :        990
        Via       VIA2_CV1_eo :         28
        Via             VIA12 :         21
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        201
        Via     VIA12D_A(rot) :          3
        Via       VIA1_CV1_so :       1382
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         81
        Via     VIA1_CH2m2_eo :         92
        Via      VIA1_CH1_so2 :         17
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1059
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        820
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         31

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.83% (16364 / 19291 vias)
 
    Layer VIA1       = 94.44% (8055   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8309   / 8744    vias)
        Weight 20    = 68.01% (5947    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.78% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 84.36% (16274 / 19291 vias)
 
    Layer VIA1       = 94.20% (8034   / 8529    vias)
    Layer VIA2       = 94.24% (8240   / 8744    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 84.83% (16364 / 19291 vias)
 
    Layer VIA1       = 94.44% (8055   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8309   / 8744    vias)
        Weight 20    = 68.01% (5947    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.78% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   43  Alloctr   43  Proc    0 
[RedundantVia] Total (MB): Used  116  Alloctr  117  Proc 1878 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   43  Alloctr   43  Proc    0 
[Dr init] Total (MB): Used  116  Alloctr  117  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1878 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85570 micron
Total Number of Contacts =             19291
Total Number of Wires =                18777
Total Number of PtConns =              1222
Total Number of Routed Wires =       18777
Total Routed Wire Length =           85187 micron
Total Number of Routed Contacts =       19291
        Layer            MET1 :       1580 micron
        Layer            MET2 :      28569 micron
        Layer            MET3 :      39311 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via             VIA23 :         69
        Via          VIA23D_R :        435
        Via       VIA2_CH1_hd :        892
        Via       VIA2_CH2_so :        302
        Via       VIA2_CH2_eo :         28
        Via       VIA2_CV1_hd :         53
        Via     VIA2_CV1e_beo :       4182
        Via     VIA2_CH2s_beo :       1765
        Via       VIA2_CV1_so :        990
        Via       VIA2_CV1_eo :         28
        Via             VIA12 :         21
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        201
        Via     VIA12D_A(rot) :          3
        Via       VIA1_CV1_so :       1382
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         81
        Via     VIA1_CH2m2_eo :         92
        Via      VIA1_CH1_so2 :         17
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1059
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        820
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         31

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.83% (16364 / 19291 vias)
 
    Layer VIA1       = 94.44% (8055   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8309   / 8744    vias)
        Weight 20    = 68.01% (5947    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.78% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 84.36% (16274 / 19291 vias)
 
    Layer VIA1       = 94.20% (8034   / 8529    vias)
    Layer VIA2       = 94.24% (8240   / 8744    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 84.83% (16364 / 19291 vias)
 
    Layer VIA1       = 94.44% (8055   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8309   / 8744    vias)
        Weight 20    = 68.01% (5947    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.78% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Warning: Via mapping from 'VIA23D_A 1x1' to 'VIA2_CH1_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Warning: Via mapping from 'VIA23D_A 1x1' to 'VIA2_CH2_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   23  Alloctr   23  Proc    0 
[Dr init] Total (MB): Used   96  Alloctr   97  Proc 1878 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   



        There were 0 out of 8720 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Technology Processing] Total (MB): Used  100  Alloctr  101  Proc 1878 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    85570 micron
Total Number of Contacts =             19291
Total Number of Wires =                18777
Total Number of PtConns =              1222
Total Number of Routed Wires =       18777
Total Routed Wire Length =           85187 micron
Total Number of Routed Contacts =       19291
        Layer            MET1 :       1580 micron
        Layer            MET2 :      28569 micron
        Layer            MET3 :      39311 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via             VIA23 :         69
        Via          VIA23D_R :        435
        Via       VIA2_CH1_hd :        892
        Via       VIA2_CH2_so :        302
        Via       VIA2_CH2_eo :         28
        Via       VIA2_CV1_hd :         53
        Via     VIA2_CV1e_beo :       4182
        Via     VIA2_CH2s_beo :       1765
        Via       VIA2_CV1_so :        990
        Via       VIA2_CV1_eo :         28
        Via             VIA12 :         21
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        201
        Via     VIA12D_A(rot) :          3
        Via       VIA1_CV1_so :       1382
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         81
        Via     VIA1_CH2m2_eo :         92
        Via      VIA1_CH1_so2 :         17
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1059
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        820
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         31

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.83% (16364 / 19291 vias)
 
    Layer VIA1       = 94.44% (8055   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8309   / 8744    vias)
        Weight 20    = 68.01% (5947    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.78% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 84.36% (16274 / 19291 vias)
 
    Layer VIA1       = 94.20% (8034   / 8529    vias)
    Layer VIA2       = 94.24% (8240   / 8744    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 84.83% (16364 / 19291 vias)
 
    Layer VIA1       = 94.44% (8055   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8309   / 8744    vias)
        Weight 20    = 68.01% (5947    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.78% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   43  Alloctr   43  Proc    0 
[RedundantVia] Total (MB): Used  116  Alloctr  117  Proc 1878 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   43  Alloctr   43  Proc    0 
[Dr init] Total (MB): Used  116  Alloctr  117  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1878 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85570 micron
Total Number of Contacts =             19291
Total Number of Wires =                18777
Total Number of PtConns =              1222
Total Number of Routed Wires =       18777
Total Routed Wire Length =           85187 micron
Total Number of Routed Contacts =       19291
        Layer            MET1 :       1580 micron
        Layer            MET2 :      28569 micron
        Layer            MET3 :      39311 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via             VIA23 :         69
        Via          VIA23D_R :        435
        Via       VIA2_CH1_hd :        892
        Via       VIA2_CH2_so :        302
        Via       VIA2_CH2_eo :         28
        Via       VIA2_CV1_hd :         53
        Via     VIA2_CV1e_beo :       4182
        Via     VIA2_CH2s_beo :       1765
        Via       VIA2_CV1_so :        990
        Via       VIA2_CV1_eo :         28
        Via             VIA12 :         21
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        201
        Via     VIA12D_A(rot) :          3
        Via       VIA1_CV1_so :       1382
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         81
        Via     VIA1_CH2m2_eo :         92
        Via      VIA1_CH1_so2 :         17
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1059
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2672
        Via     VIA1_CH1m2_eo :        820
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         31

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.83% (16364 / 19291 vias)
 
    Layer VIA1       = 94.44% (8055   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8309   / 8744    vias)
        Weight 20    = 68.01% (5947    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.78% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 84.36% (16274 / 19291 vias)
 
    Layer VIA1       = 94.20% (8034   / 8529    vias)
    Layer VIA2       = 94.24% (8240   / 8744    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 84.83% (16364 / 19291 vias)
 
    Layer VIA1       = 94.44% (8055   / 8529    vias)
        Weight 20    = 46.69% (3982    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8309   / 8744    vias)
        Weight 20    = 68.01% (5947    vias)
        Weight 17    =  0.64% (56      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.78% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.79% (69      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Dr init] Total (MB): Used  100  Alloctr  100  Proc 1878 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

       VIA23    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

       VIA23    -> VIA2_CV1_eo    VIA2_CH2_eo   

       VIA23    -> VIA2_CH1_hd   

       VIA23    -> VIA2_CV1_so    VIA2_CH2_so   

       VIA23    -> VIA2_CV1_hd   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   



        There were 0 out of 8720 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Technology Processing] Total (MB): Used  104  Alloctr  104  Proc 1878 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    1
Routed  4/4 Partitions, Violations =    1

RedundantVia finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Same net spacing : 1


Total Wire Length =                    85573 micron
Total Number of Contacts =             19290
Total Number of Wires =                18807
Total Number of PtConns =              1225
Total Number of Routed Wires =       18807
Total Routed Wire Length =           85190 micron
Total Number of Routed Contacts =       19290
        Layer            MET1 :       1580 micron
        Layer            MET2 :      28568 micron
        Layer            MET3 :      39316 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via             VIA23 :         53
        Via          VIA23D_R :        435
        Via       VIA2_CH1_hd :        892
        Via       VIA2_CH2_so :        302
        Via       VIA2_CH2_eo :         29
        Via       VIA2_CV1_hd :         53
        Via     VIA2_CV1e_beo :       4196
        Via     VIA2_CH2s_beo :       1766
        Via       VIA2_CV1_so :        990
        Via       VIA2_CV1_eo :         28
        Via             VIA12 :         21
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        201
        Via     VIA12D_A(rot) :          3
        Via       VIA1_CV1_so :       1382
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         81
        Via     VIA1_CH2m2_eo :         92
        Via      VIA1_CH1_so2 :         17
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1059
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2671
        Via     VIA1_CH1m2_eo :        820
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         31

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.83% (16363 / 19290 vias)
 
    Layer VIA1       = 94.44% (8054   / 8528    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.16% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8309   / 8744    vias)
        Weight 20    = 68.18% (5962    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.78% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.61% (53      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 84.44% (16289 / 19290 vias)
 
    Layer VIA1       = 94.20% (8033   / 8528    vias)
    Layer VIA2       = 94.42% (8256   / 8744    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 84.83% (16363 / 19290 vias)
 
    Layer VIA1       = 94.44% (8054   / 8528    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.16% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8309   / 8744    vias)
        Weight 20    = 68.18% (5962    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.78% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.61% (53      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   47  Alloctr   47  Proc    0 
[RedundantVia] Total (MB): Used  120  Alloctr  121  Proc 1878 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   47  Alloctr   47  Proc    0 
[Dr init] Total (MB): Used  120  Alloctr  121  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 1] Total (MB): Used  136  Alloctr  137  Proc 1878 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1878 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85574 micron
Total Number of Contacts =             19291
Total Number of Wires =                18806
Total Number of PtConns =              1225
Total Number of Routed Wires =       18806
Total Routed Wire Length =           85190 micron
Total Number of Routed Contacts =       19291
        Layer            MET1 :       1580 micron
        Layer            MET2 :      28567 micron
        Layer            MET3 :      39317 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via             VIA23 :         53
        Via          VIA23D_R :        436
        Via       VIA2_CH1_hd :        892
        Via       VIA2_CH2_so :        302
        Via       VIA2_CH2_eo :         29
        Via       VIA2_CV1_hd :         53
        Via     VIA2_CV1e_beo :       4196
        Via     VIA2_CH2s_beo :       1766
        Via       VIA2_CV1_so :        990
        Via       VIA2_CV1_eo :         28
        Via             VIA12 :         21
        Via          VIA12D_R :        269
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        201
        Via     VIA12D_A(rot) :          3
        Via       VIA1_CV1_so :       1381
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         81
        Via     VIA1_CH2m2_eo :         92
        Via      VIA1_CH1_so2 :         17
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1059
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2671
        Via     VIA1_CH1m2_eo :        820
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         31

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.82% (16362 / 19291 vias)
 
    Layer VIA1       = 94.43% (8053   / 8528    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.14% (1462    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.57% (475     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.01% (8309   / 8745    vias)
        Weight 20    = 68.18% (5962    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.77% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.61% (53      vias)
        Un-optimized =  4.99% (436     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 84.43% (16288 / 19291 vias)
 
    Layer VIA1       = 94.18% (8032   / 8528    vias)
    Layer VIA2       = 94.41% (8256   / 8745    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 84.82% (16362 / 19291 vias)
 
    Layer VIA1       = 94.43% (8053   / 8528    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.14% (1462    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.57% (475     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.01% (8309   / 8745    vias)
        Weight 20    = 68.18% (5962    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.77% (1292    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.61% (53      vias)
        Un-optimized =  4.99% (436     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Warning: Via mapping from 'VIA23 1x1' to 'VIA2_CH1_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Warning: Via mapping from 'VIA23 1x1' to 'VIA2_CH2_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Dr init] Total (MB): Used  100  Alloctr  100  Proc 1878 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

       VIA23    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

       VIA23    -> VIA2_CV1_eo    VIA2_CH2_eo   

       VIA23    -> VIA2_CH1_hd   

       VIA23    -> VIA2_CV1_so    VIA2_CH2_so   

       VIA23    -> VIA2_CV1_hd   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   



        There were 0 out of 8720 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Technology Processing] Total (MB): Used  104  Alloctr  104  Proc 1878 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    85573 micron
Total Number of Contacts =             19291
Total Number of Wires =                18807
Total Number of PtConns =              1225
Total Number of Routed Wires =       18807
Total Routed Wire Length =           85190 micron
Total Number of Routed Contacts =       19291
        Layer            MET1 :       1580 micron
        Layer            MET2 :      28567 micron
        Layer            MET3 :      39317 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via             VIA23 :         52
        Via          VIA23D_R :        435
        Via       VIA2_CH1_hd :        892
        Via       VIA2_CH2_so :        302
        Via       VIA2_CH2_eo :         29
        Via       VIA2_CV1_hd :         53
        Via     VIA2_CV1e_beo :       4196
        Via     VIA2_CH2s_beo :       1767
        Via       VIA2_CV1_so :        991
        Via       VIA2_CV1_eo :         28
        Via             VIA12 :         21
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        201
        Via     VIA12D_A(rot) :          3
        Via       VIA1_CV1_so :       1382
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         81
        Via     VIA1_CH2m2_eo :         92
        Via      VIA1_CH1_so2 :         17
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1059
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2671
        Via     VIA1_CH1m2_eo :        820
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         31

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.83% (16364 / 19291 vias)
 
    Layer VIA1       = 94.44% (8054   / 8528    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.16% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8310   / 8745    vias)
        Weight 20    = 68.19% (5963    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.79% (1293    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.59% (52      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 84.45% (16291 / 19291 vias)
 
    Layer VIA1       = 94.20% (8033   / 8528    vias)
    Layer VIA2       = 94.43% (8258   / 8745    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 84.83% (16364 / 19291 vias)
 
    Layer VIA1       = 94.44% (8054   / 8528    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.16% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8310   / 8745    vias)
        Weight 20    = 68.19% (5963    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.79% (1293    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.59% (52      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   47  Alloctr   47  Proc    0 
[RedundantVia] Total (MB): Used  120  Alloctr  121  Proc 1878 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   47  Alloctr   47  Proc    0 
[Dr init] Total (MB): Used  120  Alloctr  121  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1878 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85573 micron
Total Number of Contacts =             19291
Total Number of Wires =                18807
Total Number of PtConns =              1225
Total Number of Routed Wires =       18807
Total Routed Wire Length =           85190 micron
Total Number of Routed Contacts =       19291
        Layer            MET1 :       1580 micron
        Layer            MET2 :      28567 micron
        Layer            MET3 :      39317 micron
        Layer            MET4 :      14916 micron
        Layer           METTP :       1194 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        144
        Via     VIA4TD_R(rot) :          1
        Via          VIA34D_R :       1873
        Via             VIA23 :         52
        Via          VIA23D_R :        435
        Via       VIA2_CH1_hd :        892
        Via       VIA2_CH2_so :        302
        Via       VIA2_CH2_eo :         29
        Via       VIA2_CV1_hd :         53
        Via     VIA2_CV1e_beo :       4196
        Via     VIA2_CH2s_beo :       1767
        Via       VIA2_CV1_so :        991
        Via       VIA2_CV1_eo :         28
        Via             VIA12 :         21
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          2
        Via          VIA12D_A :        201
        Via     VIA12D_A(rot) :          3
        Via       VIA1_CV1_so :       1382
        Via       VIA1_CV1_eo :        268
        Via       VIA1_CH2_so :         81
        Via     VIA1_CH2m2_eo :         92
        Via      VIA1_CH1_so2 :         17
        Via     VIA1_CV1m2_eo :        127
        Via       VIA1_CV1_hd :       1059
        Via       VIA1_CH2_hd :        175
        Via     VIA1_CV1e_beo :       2671
        Via     VIA1_CH1m2_eo :        820
        Via     VIA1_CH2s_beo :       1310
        Via   VIA1_CH2_so_hd2 :         31

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.83% (16364 / 19291 vias)
 
    Layer VIA1       = 94.44% (8054   / 8528    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.16% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8310   / 8745    vias)
        Weight 20    = 68.19% (5963    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.79% (1293    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.59% (52      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 
  Total double via conversion rate    = 84.45% (16291 / 19291 vias)
 
    Layer VIA1       = 94.20% (8033   / 8528    vias)
    Layer VIA2       = 94.43% (8258   / 8745    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 84.83% (16364 / 19291 vias)
 
    Layer VIA1       = 94.44% (8054   / 8528    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.16% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.78% (1090    vias)
        Weight 2     =  0.25% (21      vias)
        Un-optimized =  5.56% (474     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.03% (8310   / 8745    vias)
        Weight 20    = 68.19% (5963    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.79% (1293    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.59% (52      vias)
        Un-optimized =  4.97% (435     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 145     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (145     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
add_via_mapping -from "VIA12D_R 1x1" -to "VIA12D_R 1x2"
add_via_mapping -from "VIA23D_R 1x1" -to "VIA23D_R 1x2"
add_via_mapping -from "VIA34D_R 1x1" -to "VIA34D_R 1x2"
add_via_mapping -from "VIA4TD_R 1x1" -to "VIA4TD_R 1x2"
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   29  Alloctr   29  Proc    0 
[Dr init] Total (MB): Used  102  Alloctr  103  Proc 1878 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R    -> VIA12D_R_2x1    VIA12D_R_2x1(r) VIA12D_R_1x2    VIA12D_R_1x2(r)

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_R(r) -> VIA12D_R_2x1    VIA12D_R_2x1(r) VIA12D_R_1x2    VIA12D_R_1x2(r)

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

       VIA23    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

       VIA23    -> VIA2_CV1_eo    VIA2_CH2_eo   

       VIA23    -> VIA2_CH1_hd   

       VIA23    -> VIA2_CV1_so    VIA2_CH2_so   

       VIA23    -> VIA2_CV1_hd   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R    -> VIA23D_R_1x2    VIA23D_R_1x2(r) VIA23D_R_2x1    VIA23D_R_2x1(r)

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_R(r) -> VIA23D_R_1x2    VIA23D_R_1x2(r) VIA23D_R_2x1    VIA23D_R_2x1(r)

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   

    VIA34D_R    -> VIA34D_R_2x1    VIA34D_R_2x1(r) VIA34D_R_1x2    VIA34D_R_1x2(r)

    VIA34D_R(r) -> VIA34D_R_2x1    VIA34D_R_2x1(r) VIA34D_R_1x2    VIA34D_R_1x2(r)

    VIA4TD_R    -> VIA4TD_R_1x2    VIA4TD_R_1x2(r) VIA4TD_R_2x1    VIA4TD_R_2x1(r)

    VIA4TD_R(r) -> VIA4TD_R_1x2    VIA4TD_R_1x2(r) VIA4TD_R_2x1    VIA4TD_R_2x1(r)



        There were 0 out of 8720 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Technology Processing] Total (MB): Used  108  Alloctr  108  Proc 1878 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    85502 micron
Total Number of Contacts =             19291
Total Number of Wires =                19045
Total Number of PtConns =              1022
Total Number of Routed Wires =       19045
Total Routed Wire Length =           85177 micron
Total Number of Routed Contacts =       19291
        Layer              MET1 :       1580 micron
        Layer              MET2 :      28566 micron
        Layer              MET3 :      39255 micron
        Layer              MET4 :      14919 micron
        Layer             METTP :       1181 micron
        Layer            METTPL :          0 micron
        Via            VIA4TD_R :          2
        Via        VIA4TD_R_1x2 :        109
        Via   VIA4TD_R(rot)_2x1 :          6
        Via   VIA4TD_R(rot)_1x2 :          2
        Via        VIA4TD_R_2x1 :         26
        Via            VIA34D_R :         20
        Via        VIA34D_R_1x2 :        369
        Via   VIA34D_R(rot)_2x1 :          2
        Via   VIA34D_R(rot)_1x2 :          1
        Via        VIA34D_R_2x1 :       1481
        Via               VIA23 :         53
        Via            VIA23D_R :        433
        Via         VIA2_CH1_hd :        892
        Via         VIA2_CH2_so :        302
        Via         VIA2_CH2_eo :         29
        Via         VIA2_CV1_hd :         53
        Via       VIA2_CV1e_beo :       4196
        Via       VIA2_CH2s_beo :       1767
        Via         VIA2_CV1_so :        992
        Via         VIA2_CV1_eo :         28
        Via               VIA12 :         21
        Via            VIA12D_R :        266
        Via       VIA12D_R(rot) :          2
        Via            VIA12D_A :        200
        Via       VIA12D_A(rot) :          3
        Via         VIA1_CV1_so :       1382
        Via         VIA1_CV1_eo :        268
        Via         VIA1_CH2_so :         81
        Via       VIA1_CH2m2_eo :         92
        Via        VIA1_CH1_so2 :         17
        Via       VIA1_CV1m2_eo :        127
        Via         VIA1_CV1_hd :       1059
        Via         VIA1_CH2_hd :        175
        Via       VIA1_CV1e_beo :       2671
        Via       VIA1_CH1m2_eo :        820
        Via       VIA1_CH2s_beo :       1310
        Via     VIA1_CH2_so_hd2 :         32
        Via   VIA12D_R(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.20% (18365 / 19291 vias)
 
    Layer VIA1       = 94.48% (8057   / 8528    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.16% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.79% (1091    vias)
        Weight 2     =  0.25% (21      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.52% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.05% (8312   / 8745    vias)
        Weight 20    = 68.19% (5963    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.80% (1294    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.61% (53      vias)
        Un-optimized =  4.95% (433     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.93% (1853   / 1873    vias)
        Weight 1     = 98.93% (1853    vias)
        Un-optimized =  1.07% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 98.62% (143    / 145     vias)
        Weight 1     = 98.62% (143     vias)
        Un-optimized =  1.38% (2       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 94.82% (18291 / 19291 vias)
 
    Layer VIA1       = 94.23% (8036   / 8528    vias)
    Layer VIA2       = 94.44% (8259   / 8745    vias)
    Layer VIA3       = 98.93% (1853   / 1873    vias)
    Layer VIATP      = 98.62% (143    / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 95.20% (18365 / 19291 vias)
 
    Layer VIA1       = 94.48% (8057   / 8528    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.16% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.79% (1091    vias)
        Weight 2     =  0.25% (21      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.52% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.05% (8312   / 8745    vias)
        Weight 20    = 68.19% (5963    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.80% (1294    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.61% (53      vias)
        Un-optimized =  4.95% (433     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.93% (1853   / 1873    vias)
        Weight 1     = 98.93% (1853    vias)
        Un-optimized =  1.07% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 98.62% (143    / 145     vias)
        Weight 1     = 98.62% (143     vias)
        Un-optimized =  1.38% (2       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   51  Alloctr   51  Proc    0 
[RedundantVia] Total (MB): Used  124  Alloctr  125  Proc 1878 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   51  Alloctr   51  Proc    0 
[Dr init] Total (MB): Used  124  Alloctr  125  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   21  Alloctr   22  Proc    0 
[DR] Total (MB): Used   95  Alloctr   95  Proc 1878 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85502 micron
Total Number of Contacts =             19291
Total Number of Wires =                19045
Total Number of PtConns =              1022
Total Number of Routed Wires =       19045
Total Routed Wire Length =           85177 micron
Total Number of Routed Contacts =       19291
        Layer              MET1 :       1580 micron
        Layer              MET2 :      28566 micron
        Layer              MET3 :      39255 micron
        Layer              MET4 :      14919 micron
        Layer             METTP :       1181 micron
        Layer            METTPL :          0 micron
        Via            VIA4TD_R :          2
        Via        VIA4TD_R_1x2 :        109
        Via   VIA4TD_R(rot)_2x1 :          6
        Via   VIA4TD_R(rot)_1x2 :          2
        Via        VIA4TD_R_2x1 :         26
        Via            VIA34D_R :         20
        Via        VIA34D_R_1x2 :        369
        Via   VIA34D_R(rot)_2x1 :          2
        Via   VIA34D_R(rot)_1x2 :          1
        Via        VIA34D_R_2x1 :       1481
        Via               VIA23 :         53
        Via            VIA23D_R :        433
        Via         VIA2_CH1_hd :        892
        Via         VIA2_CH2_so :        302
        Via         VIA2_CH2_eo :         29
        Via         VIA2_CV1_hd :         53
        Via       VIA2_CV1e_beo :       4196
        Via       VIA2_CH2s_beo :       1767
        Via         VIA2_CV1_so :        992
        Via         VIA2_CV1_eo :         28
        Via               VIA12 :         21
        Via            VIA12D_R :        266
        Via       VIA12D_R(rot) :          2
        Via            VIA12D_A :        200
        Via       VIA12D_A(rot) :          3
        Via         VIA1_CV1_so :       1382
        Via         VIA1_CV1_eo :        268
        Via         VIA1_CH2_so :         81
        Via       VIA1_CH2m2_eo :         92
        Via        VIA1_CH1_so2 :         17
        Via       VIA1_CV1m2_eo :        127
        Via         VIA1_CV1_hd :       1059
        Via         VIA1_CH2_hd :        175
        Via       VIA1_CV1e_beo :       2671
        Via       VIA1_CH1m2_eo :        820
        Via       VIA1_CH2s_beo :       1310
        Via     VIA1_CH2_so_hd2 :         32
        Via   VIA12D_R(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.20% (18365 / 19291 vias)
 
    Layer VIA1       = 94.48% (8057   / 8528    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.16% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.79% (1091    vias)
        Weight 2     =  0.25% (21      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.52% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.05% (8312   / 8745    vias)
        Weight 20    = 68.19% (5963    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.80% (1294    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.61% (53      vias)
        Un-optimized =  4.95% (433     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.93% (1853   / 1873    vias)
        Weight 1     = 98.93% (1853    vias)
        Un-optimized =  1.07% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 98.62% (143    / 145     vias)
        Weight 1     = 98.62% (143     vias)
        Un-optimized =  1.38% (2       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 94.82% (18291 / 19291 vias)
 
    Layer VIA1       = 94.23% (8036   / 8528    vias)
    Layer VIA2       = 94.44% (8259   / 8745    vias)
    Layer VIA3       = 98.93% (1853   / 1873    vias)
    Layer VIATP      = 98.62% (143    / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 95.20% (18365 / 19291 vias)
 
    Layer VIA1       = 94.48% (8057   / 8528    vias)
        Weight 20    = 46.68% (3981    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.16% (1463    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.79% (1091    vias)
        Weight 2     =  0.25% (21      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.52% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.05% (8312   / 8745    vias)
        Weight 20    = 68.19% (5963    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.20% (892     vias)
        Weight 10    = 14.80% (1294    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.61% (53      vias)
        Un-optimized =  4.95% (433     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.93% (1853   / 1873    vias)
        Weight 1     = 98.93% (1853    vias)
        Un-optimized =  1.07% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 98.62% (143    / 145     vias)
        Weight 1     = 98.62% (143     vias)
        Un-optimized =  1.38% (2       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Information: 5013 out of 5018 ZRT-042 messages were not printed due to limit 5 (after 'source' at pnr.tcl:371) (MSG-3913)
Effort 5
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master DECAP25HDLL has site hd
master DECAP15HDLL has site hd
master DECAP10HDLL has site hd
master DECAP7HDLL has site hd
master DECAP5HDLL has site hd
master DECAP3HDLL has site hd
 Use site hd (5600)
Warning: Specified no 2x but no 3x, 4x, and 5x filler ref cells provided.. (CHF-009)
Warning: Smallest filler provided is greater than specified in option place.rules.min_vt_filler_size (CHF-073)
Begin building search trees for block dlib:design/pnr_finishing.design
Done building search trees for block dlib:design/pnr_finishing.design (time 0s)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1960 total shapes.
Layer MET2: cached 0 shapes out of 10005 total shapes.
Cached 122 vias out of 20218 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): DECAP25HDLL (25 x 1), DECAP15HDLL (15 x 1), DECAP10HDLL (10 x 1), DECAP7HDLL (7 x 1), DECAP5HDLL (5 x 1), DECAP3HDLL (3 x 1), 
        10% complete ...
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        80% complete ...
Regular Filler Insertion Complete
CHF:: Create all new fillers...
... 5 of regular filler DECAP25HDLL inserted
... 21 of regular filler DECAP15HDLL inserted
... 32 of regular filler DECAP10HDLL inserted
... 55 of regular filler DECAP7HDLL inserted
... 124 of regular filler DECAP5HDLL inserted
... 181 of regular filler DECAP3HDLL inserted
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:46:16 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2667/3085
Ground net VSS                2667/3085
--------------------------------------------------------------------------------
Information: connections of 836 power/ground pin(s) are created or changed.
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        false               
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  102  Alloctr  103  Proc 1878 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 118
Partition 2, Fillers with Violations = 81
Partition 3, Fillers with Violations = 59
Partition 4, Fillers with Violations = 43
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Removing Filler Cells] Stage (MB): Used  -13  Alloctr  -13  Proc    0 
[End Removing Filler Cells] Total (MB): Used   89  Alloctr   90  Proc 1878 
Updating the database ...
Delete xofiller!DECAP15HDLL!x2063600y126000 due to Short violation
Delete xofiller!DECAP5HDLL!x2147600y126000 due to Short violation
Delete xofiller!DECAP5HDLL!x2388400y170800 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x2455600y170800 due to Short violation
Delete xofiller!DECAP3HDLL!x2483600y170800 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2584400y170800 due to Short violation
Delete xofiller!DECAP15HDLL!x2702000y170800 due to Short violation
Delete xofiller!DECAP3HDLL!x590800y215600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x607600y215600 due to Short violation
Delete xofiller!DECAP3HDLL!x1761200y215600 due to Diff net spacing violation
Delete xofiller!DECAP7HDLL!x2052400y215600 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x2091600y215600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2377200y260400 due to Short violation
Delete xofiller!DECAP5HDLL!x2416400y260400 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x2679600y305200 due to Diff net spacing violation
Delete xofiller!DECAP10HDLL!x859600y350000 due to Short violation
Delete xofiller!DECAP5HDLL!x2388400y350000 due to Diff net spacing violation
Delete xofiller!DECAP10HDLL!x2741200y350000 due to Short violation
Delete xofiller!DECAP3HDLL!x1139600y394800 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x1156400y394800 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2646000y394800 due to Short violation
Delete xofiller!DECAP3HDLL!x243600y439600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x260400y439600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2282000y439600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x859600y484400 due to Short violation
Delete xofiller!DECAP5HDLL!x1027600y484400 due to Diff net spacing violation
Delete xofiller!DECAP7HDLL!x2310000y484400 due to Short violation
Delete xofiller!DECAP3HDLL!x2371600y484400 due to Short violation
Delete xofiller!DECAP7HDLL!x2427600y484400 due to Short violation
Delete xofiller!DECAP15HDLL!x2724400y484400 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x1022000y529200 due to Short violation
Delete xofiller!DECAP10HDLL!x1167600y529200 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x126000y618800 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x708400y618800 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2242800y618800 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2758000y618800 due to Short violation
Delete xofiller!DECAP3HDLL!x506800y663600 due to Diff net spacing violation
Delete xofiller!DECAP7HDLL!x2360400y663600 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x2674000y663600 due to Short violation
Delete xofiller!DECAP5HDLL!x1178800y708400 due to Diff net spacing violation
Delete xofiller!DECAP15HDLL!x2164400y708400 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x2802800y708400 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x243600y753200 due to Short violation
Delete xofiller!DECAP3HDLL!x271600y753200 due to Short violation
Delete xofiller!DECAP7HDLL!x848400y753200 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x887600y753200 due to Short violation
Delete xofiller!DECAP3HDLL!x154000y798000 due to Short violation
Delete xofiller!DECAP7HDLL!x243600y798000 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x876400y798000 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x434000y842800 due to Diff net spacing violation
Reporting for the first 50 deleted cells
Deleted 301 cell instances
Effort 5
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master FEED25HDLL has site hd
master FEED15HDLL has site hd
master FEED10HDLL has site hd
master FEED7HDLL has site hd
master FEED5HDLL has site hd
master FEED3HDLL has site hd
master FEED2HDLL has site hd
master FEED1HDLL has site hd
 Use site hd (5600)
INFO:: process regular filler master min-vth type: 
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1960 total shapes.
Layer MET2: cached 0 shapes out of 10005 total shapes.
Cached 122 vias out of 20218 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): FEED25HDLL (25 x 1), FEED15HDLL (15 x 1), FEED10HDLL (10 x 1), FEED7HDLL (7 x 1), FEED5HDLL (5 x 1), FEED3HDLL (3 x 1), FEED2HDLL (2 x 1), FEED1HDLL (1 x 1), 
        10% complete ...
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        80% complete ...
Regular Filler Insertion Complete
... 2 of regular filler FEED25HDLL inserted
... 16 of regular filler FEED15HDLL inserted
... 31 of regular filler FEED10HDLL inserted
... 57 of regular filler FEED7HDLL inserted
... 66 of regular filler FEED5HDLL inserted
... 217 of regular filler FEED3HDLL inserted
... 139 of regular filler FEED2HDLL inserted
... 302 of regular filler FEED1HDLL inserted
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:46:17 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2784/3614
Ground net VSS                2784/3614
--------------------------------------------------------------------------------
Information: connections of 1660 power/ground pin(s) are created or changed.

************************

running check_legality

PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1960 total shapes.
Layer MET2: cached 0 shapes out of 10005 total shapes.
Cached 122 vias out of 20218 total vias.

check_legality for block design radiation_sensor_digital_top ... 
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design radiation_sensor_digital_top succeeded!


check_legality succeeded.

**************************

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   77  Alloctr   78  Proc 1878 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   78  Alloctr   79  Proc 1878 
Net statistics:
Total number of nets     = 2706
Number of nets to route  = 0
2706 nets are fully connected,
 of which 2706 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   79  Alloctr   79  Proc 1878 
Average gCell capacity  1.46     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   79  Alloctr   80  Proc 1878 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   79  Alloctr   80  Proc 1878 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   79  Alloctr   80  Proc 1878 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Initial Routing] Total (MB): Used  111  Alloctr  112  Proc 1878 
Initial. Routing result:
Initial. Both Dirs: Overflow =    21 Max = 1 GRCs =    37 (0.42%)
Initial. H routing: Overflow =    15 Max = 1 (GRCs = 29) GRCs =    29 (0.67%)
Initial. V routing: Overflow =     5 Max = 1 (GRCs =  8) GRCs =     8 (0.18%)
Initial. MET1       Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. MET2       Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
Initial. MET3       Overflow =     2 Max = 1 (GRCs = 16) GRCs =    16 (0.37%)
Initial. MET4       Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. METTP      Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 0.00
Initial. Layer MET3 wire length = 0.00
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12D_R count = 0
Initial. Via VIA23D_R count = 0
Initial. Via VIA34D_R count = 0
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  111  Alloctr  112  Proc 1878 
phase1. Routing result:
phase1. Both Dirs: Overflow =    21 Max = 1 GRCs =    37 (0.42%)
phase1. H routing: Overflow =    15 Max = 1 (GRCs = 29) GRCs =    29 (0.67%)
phase1. V routing: Overflow =     5 Max = 1 (GRCs =  8) GRCs =     8 (0.18%)
phase1. MET1       Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. MET2       Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
phase1. MET3       Overflow =     2 Max = 1 (GRCs = 16) GRCs =    16 (0.37%)
phase1. MET4       Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase1. METTP      Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 0.00
phase1. Layer MET3 wire length = 0.00
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12D_R count = 0
phase1. Via VIA23D_R count = 0
phase1. Via VIA34D_R count = 0
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  111  Alloctr  112  Proc 1878 
phase2. Routing result:
phase2. Both Dirs: Overflow =    21 Max = 1 GRCs =    37 (0.42%)
phase2. H routing: Overflow =    15 Max = 1 (GRCs = 29) GRCs =    29 (0.67%)
phase2. V routing: Overflow =     5 Max = 1 (GRCs =  8) GRCs =     8 (0.18%)
phase2. MET1       Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase2. MET2       Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
phase2. MET3       Overflow =     2 Max = 1 (GRCs = 16) GRCs =    16 (0.37%)
phase2. MET4       Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
phase2. METTP      Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 0.00
phase2. Layer MET3 wire length = 0.00
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12D_R count = 0
phase2. Via VIA23D_R count = 0
phase2. Via VIA34D_R count = 0
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  111  Alloctr  112  Proc 1878 

Congestion utilization per direction:
Average vertical track utilization   = 19.80 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 24.42 %
Peak    horizontal track utilization = 91.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  111  Alloctr  112  Proc 1878 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  111  Alloctr  112  Proc 1878 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  109  Alloctr  110  Proc 1878 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   74  Alloctr   74  Proc 1878 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   29  Alloctr   29  Proc    0 
[Dr init] Total (MB): Used  103  Alloctr  104  Proc 1878 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   0
Routed  2/49 Partitions, Violations =   0
Routed  3/49 Partitions, Violations =   0
Routed  4/49 Partitions, Violations =   0
Routed  5/49 Partitions, Violations =   0
Routed  6/49 Partitions, Violations =   0
Routed  7/49 Partitions, Violations =   0
Routed  8/49 Partitions, Violations =   0
Routed  9/49 Partitions, Violations =   0
Routed  10/49 Partitions, Violations =  0
Routed  11/49 Partitions, Violations =  0
Routed  12/49 Partitions, Violations =  0
Routed  13/49 Partitions, Violations =  0
Routed  14/49 Partitions, Violations =  0
Routed  15/49 Partitions, Violations =  0
Routed  16/49 Partitions, Violations =  0
Routed  17/49 Partitions, Violations =  0
Routed  18/49 Partitions, Violations =  0
Routed  19/49 Partitions, Violations =  0
Routed  20/49 Partitions, Violations =  0
Routed  21/49 Partitions, Violations =  0
Routed  22/49 Partitions, Violations =  0
Routed  23/49 Partitions, Violations =  0
Routed  24/49 Partitions, Violations =  0
Routed  25/49 Partitions, Violations =  0
Routed  26/49 Partitions, Violations =  0
Routed  27/49 Partitions, Violations =  0
Routed  28/49 Partitions, Violations =  0
Routed  29/49 Partitions, Violations =  0
Routed  30/49 Partitions, Violations =  0
Routed  31/49 Partitions, Violations =  0
Routed  32/49 Partitions, Violations =  0
Routed  33/49 Partitions, Violations =  0
Routed  34/49 Partitions, Violations =  0
Routed  35/49 Partitions, Violations =  0
Routed  36/49 Partitions, Violations =  0
Routed  37/49 Partitions, Violations =  0
Routed  38/49 Partitions, Violations =  0
Routed  39/49 Partitions, Violations =  0
Routed  40/49 Partitions, Violations =  0
Routed  41/49 Partitions, Violations =  0
Routed  42/49 Partitions, Violations =  0
Routed  43/49 Partitions, Violations =  0
Routed  44/49 Partitions, Violations =  0
Routed  45/49 Partitions, Violations =  0
Routed  46/49 Partitions, Violations =  0
Routed  47/49 Partitions, Violations =  0
Routed  48/49 Partitions, Violations =  0
Routed  49/49 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   45  Alloctr   46  Proc    0 
[Iter 0] Total (MB): Used  119  Alloctr  120  Proc 1878 

End DR iteration 0 with 49 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   73  Alloctr   74  Proc 1878 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   73  Alloctr   74  Proc 1878 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85449 micron
Total Number of Contacts =             19273
Total Number of Wires =                18998
Total Number of PtConns =              1027
Total Number of Routed Wires =       18998
Total Routed Wire Length =           85124 micron
Total Number of Routed Contacts =       19273
        Layer              MET1 :       1572 micron
        Layer              MET2 :      28544 micron
        Layer              MET3 :      39233 micron
        Layer              MET4 :      14919 micron
        Layer             METTP :       1182 micron
        Layer            METTPL :          0 micron
        Via            VIA4TD_R :          2
        Via        VIA4TD_R_1x2 :        109
        Via   VIA4TD_R(rot)_2x1 :          6
        Via   VIA4TD_R(rot)_1x2 :          2
        Via        VIA4TD_R_2x1 :         26
        Via            VIA34D_R :         20
        Via        VIA34D_R_2x1 :       1481
        Via   VIA34D_R(rot)_1x2 :          1
        Via   VIA34D_R(rot)_2x1 :          2
        Via        VIA34D_R_1x2 :        369
        Via               VIA23 :         53
        Via            VIA23D_R :        432
        Via         VIA2_CH1_hd :        889
        Via         VIA2_CH2_so :        302
        Via         VIA2_CH2_eo :         29
        Via         VIA2_CV1_hd :         53
        Via       VIA2_CV1e_beo :       4190
        Via       VIA2_CH2s_beo :       1763
        Via         VIA2_CV1_so :        991
        Via         VIA2_CV1_eo :         28
        Via               VIA12 :         21
        Via            VIA12D_R :        266
        Via       VIA12D_R(rot) :          2
        Via            VIA12D_A :        200
        Via       VIA12D_A(rot) :          3
        Via         VIA1_CV1_so :       1381
        Via         VIA1_CV1_eo :        268
        Via         VIA1_CH2_so :         81
        Via       VIA1_CH2m2_eo :         92
        Via        VIA1_CH1_so2 :         17
        Via       VIA1_CV1m2_eo :        127
        Via         VIA1_CV1_hd :       1059
        Via         VIA1_CH2_hd :        175
        Via       VIA1_CV1e_beo :       2670
        Via       VIA1_CH1m2_eo :        820
        Via       VIA1_CH2s_beo :       1309
        Via     VIA1_CH2_so_hd2 :         32
        Via   VIA12D_R(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.20% (18348 / 19273 vias)
 
    Layer VIA1       = 94.48% (8054   / 8525    vias)
        Weight 20    = 46.67% (3979    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1462    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.80% (1091    vias)
        Weight 2     =  0.25% (21      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.52% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.05% (8298   / 8730    vias)
        Weight 20    = 68.19% (5953    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.18% (889     vias)
        Weight 10    = 14.81% (1293    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.61% (53      vias)
        Un-optimized =  4.95% (432     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.93% (1853   / 1873    vias)
        Weight 1     = 98.93% (1853    vias)
        Un-optimized =  1.07% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 98.62% (143    / 145     vias)
        Weight 1     = 98.62% (143     vias)
        Un-optimized =  1.38% (2       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 94.82% (18274 / 19273 vias)
 
    Layer VIA1       = 94.23% (8033   / 8525    vias)
    Layer VIA2       = 94.44% (8245   / 8730    vias)
    Layer VIA3       = 98.93% (1853   / 1873    vias)
    Layer VIATP      = 98.62% (143    / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 95.20% (18348 / 19273 vias)
 
    Layer VIA1       = 94.48% (8054   / 8525    vias)
        Weight 20    = 46.67% (3979    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1462    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.80% (1091    vias)
        Weight 2     =  0.25% (21      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.52% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.05% (8298   / 8730    vias)
        Weight 20    = 68.19% (5953    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.18% (889     vias)
        Weight 10    = 14.81% (1293    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.61% (53      vias)
        Un-optimized =  4.95% (432     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.93% (1853   / 1873    vias)
        Weight 1     = 98.93% (1853    vias)
        Un-optimized =  1.07% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 98.62% (143    / 145     vias)
        Weight 1     = 98.62% (143     vias)
        Un-optimized =  1.38% (2       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...


Rule name               
Antenna mode            Diode-mode value        Area Threshold   Layer Area Threshold   
------------            ----------------        --------------  ----------------------  
  1                       4                       0             
  4                       4                       0             

Column information:
-------------------
    A - Layer name
    B - Layer type
    C - Antenna mode
    D - Ratio
    E - P Ratio
    F - N Ratio
    G - Gate diffusion length
    H - P Gate diffusion length
    I - N Gate diffusion length
    J - Layer scale
    K - Accumulate scale
    L - Protected scale
    M - Diode ratio
    N - Scale factor

     A           B       C       D          E          F          G          H          I          J          K          L            M                 N      
---------- ------------ --- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------------- ---------------
      MET1 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA1      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET2 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA2      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET3 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA3      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET4 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

     METTP INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

    METTPL INTERCONNECT   4     200.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

    VIATPL      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

     VIATP      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)


Start checking for open nets ... 

Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2706 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   76  Alloctr   77  Proc 1878 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  122  Alloctr  123  Proc 1878 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  122  Alloctr  123  Proc 1878 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    85449 micron
Total Number of Contacts =             19273
Total Number of Wires =                18998
Total Number of PtConns =              1027
Total Number of Routed Wires =       18998
Total Routed Wire Length =           85124 micron
Total Number of Routed Contacts =       19273
        Layer              MET1 :       1572 micron
        Layer              MET2 :      28544 micron
        Layer              MET3 :      39233 micron
        Layer              MET4 :      14919 micron
        Layer             METTP :       1182 micron
        Layer            METTPL :          0 micron
        Via            VIA4TD_R :          2
        Via   VIA4TD_R(rot)_1x2 :          2
        Via        VIA4TD_R_2x1 :         26
        Via        VIA4TD_R_1x2 :        109
        Via   VIA4TD_R(rot)_2x1 :          6
        Via            VIA34D_R :         20
        Via        VIA34D_R_2x1 :       1481
        Via   VIA34D_R(rot)_1x2 :          1
        Via   VIA34D_R(rot)_2x1 :          2
        Via        VIA34D_R_1x2 :        369
        Via               VIA23 :         53
        Via            VIA23D_R :        432
        Via         VIA2_CH1_hd :        889
        Via         VIA2_CH2_so :        302
        Via         VIA2_CH2_eo :         29
        Via         VIA2_CV1_hd :         53
        Via       VIA2_CV1e_beo :       4190
        Via       VIA2_CH2s_beo :       1763
        Via         VIA2_CV1_so :        991
        Via         VIA2_CV1_eo :         28
        Via               VIA12 :         21
        Via            VIA12D_R :        266
        Via       VIA12D_R(rot) :          2
        Via            VIA12D_A :        200
        Via       VIA12D_A(rot) :          3
        Via         VIA1_CV1_so :       1381
        Via         VIA1_CV1_eo :        268
        Via         VIA1_CH2_so :         81
        Via       VIA1_CH2m2_eo :         92
        Via        VIA1_CH1_so2 :         17
        Via       VIA1_CV1m2_eo :        127
        Via         VIA1_CV1_hd :       1059
        Via         VIA1_CH2_hd :        175
        Via       VIA1_CV1e_beo :       2670
        Via       VIA1_CH1m2_eo :        820
        Via       VIA1_CH2s_beo :       1309
        Via     VIA1_CH2_so_hd2 :         32
        Via   VIA12D_R(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.20% (18348 / 19273 vias)
 
    Layer VIA1       = 94.48% (8054   / 8525    vias)
        Weight 20    = 46.67% (3979    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1462    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.80% (1091    vias)
        Weight 2     =  0.25% (21      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.52% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.05% (8298   / 8730    vias)
        Weight 20    = 68.19% (5953    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.18% (889     vias)
        Weight 10    = 14.81% (1293    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.61% (53      vias)
        Un-optimized =  4.95% (432     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.93% (1853   / 1873    vias)
        Weight 1     = 98.93% (1853    vias)
        Un-optimized =  1.07% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 98.62% (143    / 145     vias)
        Weight 1     = 98.62% (143     vias)
        Un-optimized =  1.38% (2       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 94.82% (18274 / 19273 vias)
 
    Layer VIA1       = 94.23% (8033   / 8525    vias)
    Layer VIA2       = 94.44% (8245   / 8730    vias)
    Layer VIA3       = 98.93% (1853   / 1873    vias)
    Layer VIATP      = 98.62% (143    / 145     vias)
 
  The optimized via conversion rate based on total routed via count = 95.20% (18348 / 19273 vias)
 
    Layer VIA1       = 94.48% (8054   / 8525    vias)
        Weight 20    = 46.67% (3979    vias)
        Weight 17    = 13.84% (1180    vias)
        Weight 13    =  3.54% (302     vias)
        Weight 10    = 17.15% (1462    vias)
        Weight 7     =  0.20% (17      vias)
        Weight 5     = 12.80% (1091    vias)
        Weight 2     =  0.25% (21      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.52% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.05% (8298   / 8730    vias)
        Weight 20    = 68.19% (5953    vias)
        Weight 17    =  0.65% (57      vias)
        Weight 13    = 10.18% (889     vias)
        Weight 10    = 14.81% (1293    vias)
        Weight 5     =  0.61% (53      vias)
        Weight 2     =  0.61% (53      vias)
        Un-optimized =  4.95% (432     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.93% (1853   / 1873    vias)
        Weight 1     = 98.93% (1853    vias)
        Un-optimized =  1.07% (20      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 98.62% (143    / 145     vias)
        Weight 1     = 98.62% (143     vias)
        Un-optimized =  1.38% (2       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


Information: Saving block 'dlib:design/pnr_finishing.design'
Information: Saving 'dlib:design/pnr_finishing.design' to 'dlib:design/pnr_icv_in_design.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/pnr_icv_in_design.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mICV in-design(B[m

Information: Saving block 'dlib:design/pnr_icv_in_design.design'
Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_icv_in_design.design
Design 'radiation_sensor_digital_top' was successfully linked.
Begin building search trees for block dlib:design/pnr_icv_in_design.design
Done building search trees for block dlib:design/pnr_icv_in_design.design (time 0s)

Start to run ICV ...
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
...................Updated tech file has been written at: /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_check_drc/tech.tf

ICV is done!
For more details see /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_check_drc/signoff_check_drc.log
Overall engine Time=0:00:26 Highest command Mem=627.499 
Information: No DRC error is reported! (RT-048)

signoff_check_drc is finished.

Create error data signoff_check_drc.err ...
Information: Saving block 'dlib:design/pnr_icv_in_design.design'

TrackFill Flow: Creating init setup...
TrackFill Flow: Creating init setup... done.
Creating track fill shapes by skipping 1 track between signal and fill shapes for layers: MET1 
Creating track fill shapes on all tracks for layers: MET2 MET3 MET4 METTP METTPL 
TrackFill Flow: Default parameters written to file: /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_fill_run/track_fill_params.rh
Information: Saving block 'dlib:design/pnr_icv_in_design.design'

Start to run ICV ...
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
................................Updated tech file has been written at: /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_fill_run/icv_run_1/tech.tf



Total icv runtime = Overall engine Time=0:00:22 Highest command Mem=568.438  

Info: Starting compress metal fill stage.

Info: compress metal fill finished successfully : 0 seconds

Information: Saving block 'dlib:design/pnr_icv_in_design.design'

Start to run ICV ...
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
...............................Updated tech file has been written at: /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_check_drc_post_metal_fill/tech.tf

ICV is done!
For more details see /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_check_drc_post_metal_fill/signoff_check_drc.log
Overall engine Time=0:00:28 Highest command Mem=594.951 
Information: No DRC error is reported! (RT-048)

signoff_check_drc is finished.

Create error data signoff_check_drc.err ...
Loading cell instances...
Number of Standard Cells: 3614
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 37
Number of VDD Vias: 471
Number of VDD Terminals: 1
Number of VSS Wires: 36
Number of VSS Vias: 456
Number of VSS Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
Routing objects of clock nets will be honored.
Command check_pg_drc started  at Mon Feb 28 17:47:54 2022
Command check_pg_drc finished at Mon Feb 28 17:47:55 2022
CPU usage for check_pg_drc: 0.67 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.67 seconds ( 0.00 hours)
No errors found.
Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 3   Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] End       Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] Init        Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 10%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 20%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 40%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 50%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 60%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 70%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 80%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 90%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:01, CPU =    0:00:01

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 2706.
Total number of short violations is 0.
Total number of open locations is 0 (0 open nets).
Total number of floating pins is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:01
Information: Corner virtual_scenario_bc: no PVT mismatches. (PVT-032)
Information: Corner virtual_scenario: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_icv_in_design.design'. (TIM-125)
Information: Design design has 2706 nets, 0 global routed, 2703 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'radiation_sensor_digital_top'. (NEX-022)
---extraction options---
Corner: virtual_scenario
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: virtual_scenario_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : floating
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: design 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 2704 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2704, routed nets = 2704, across physical hierarchy nets = 0, parasitics cached nets = 2704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:47:57 2022
****************************************

  Startpoint: clk_r_REG27_S13 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lm_out (output port)
  Mode: virtual_scenario
  Corner: virtual_scenario
  Scenario: virtual_scenario
  Path Group: default
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clk_r_REG27_S13/C (DFRRQHDX2)                    0.00      0.00 r
  clk_r_REG27_S13/Q (DFRRQHDX2)                    2.43      2.43 r
  lm_out (out)                                     0.01      2.44 r
  data arrival time                                          2.44

  max_delay to non-endpoint                        5.00      5.00
  data required time                                         5.00
  ------------------------------------------------------------------------
  data required time                                         5.00
  data arrival time                                         -2.44
  ------------------------------------------------------------------------
  slack (MET)                                                2.56


Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:47:57 2022
****************************************

  Startpoint: clk_r_REG219_S17 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG214_S17 (rising edge-triggered flip-flop clocked by clk)
  Mode: virtual_scenario_bc
  Corner: virtual_scenario_bc
  Scenario: virtual_scenario_bc
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.63      0.63

  clk_r_REG219_S17/C (DFRRQHDLLX0)                 0.00      0.63 r
  clk_r_REG219_S17/Q (DFRRQHDLLX0)                 0.32      0.95 r
  copt_h_inst_3191/Q (BUHDLLX0)                    0.28      1.23 r
  U3501/Q (MU2HDLLX4)                              0.24      1.46 r
  clk_r_REG214_S17/D (DFRRQHDX0)                   0.00      1.46 r
  data arrival time                                          1.46

  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.94      0.94
  clk_r_REG214_S17/C (DFRRQHDX0)                   0.00      0.94 r
  clock uncertainty                                0.50      1.44
  library hold time                                0.01      1.46
  data required time                                         1.46
  ------------------------------------------------------------------------
  data required time                                         1.46
  data arrival time                                         -1.46
  ------------------------------------------------------------------------
  slack (MET)                                                0.01


****************************************
Report : power
        -significant_digits 2
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Mon Feb 28 17:47:57 2022
****************************************
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
Mode: virtual_scenario
Corner: virtual_scenario
Scenario: virtual_scenario
Voltage: 1.62
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 1.36e+08 pW ( 63.3%)
  Net Switching Power    = 7.89e+07 pW ( 36.7%)
Total Dynamic Power      = 2.15e+08 pW (100.0%)

Cell Leakage Power       = 5.90e+05 pW


  Attributes
  ----------
      u  -  User defined power group

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
black_box                 0.00e+00               0.00e+00               7.29e+01               7.29e+01    (  0.0%)      
clock_network             1.25e+08               6.89e+07               5.17e+04               1.94e+08    ( 90.0%)      
register                  3.43e+06               1.53e+06               3.02e+05               5.26e+06    (  2.4%)      
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
combinational             7.57e+06               8.55e+06               2.36e+05               1.64e+07    (  7.6%)      
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.36e+08 pW            7.89e+07 pW            5.90e+05 pW            2.16e+08 pW
Information: Saving block 'dlib:design/pnr_icv_in_design.design'
Information: Saving 'dlib:design/pnr_icv_in_design.design' to 'dlib:design/pnr_write_data.design'. (DES-028)
Closing all libraries...
Information: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)
Opening block 'dlib:design/pnr_write_data.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mWrite Data(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_write_data.design
Design 'radiation_sensor_digital_top' was successfully linked.
 Information: Using name rules 'verilog'.
 Information: 1384 objects (0 ports, 0 bus ports, 1001 cells, 349 nets & 34 bus nets) changed in design 'design'.
****************************************
Report : Data Mismatches
Version: P-2019.03
Date   : Mon Feb 28 17:48:00 2022
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 60
TRACKS                         : 12
VIAS                           : 11
NONDEFAULTRULES                : 1
COMPONENTS                     : 3614
PINS                           : 47
PINPROPERTIES                  : 45
FILLS                          : 6490
SPECIALNETS                    : 815
NETS                           : 2704
blockage_as_zero_spacing  false


blockage_as_zero_spacing  false
0 41:10:-1:-1:0  41:10
0 18:5:-1:-1:0  18:5
0 56:5:-1:-1:0  56:5
0 3:14:-1:-1:0  3:14
0 35:10:-1:-1:0  35:10
0 35:9:-1:-1:0  35:9
0 3:15:-1:-1:0  3:15
0 18:9:-1:-1:0  18:9
0 50:10:-1:-1:0  50:10
0 35:15:-1:-1:0  35:15
0 27:5:-1:-1:0  27:5
0 32:5:-1:-1:0  32:5
0 18:10:-1:-1:0  18:10
0 50:15:-1:-1:0  50:15
0 102:3:-1:-1:0  102:3
0 33:10:-1:-1:0  33:10
0 2:5:-1:-1:0  2:5
0 18:15:-1:-1:0  18:15
0 19:5:-1:-1:0  19:5
0 102:5:-1:-1:0  102:5
0 13:14:-1:-1:0  13:14
0 13:15:-1:-1:0  13:15
0 73:10:-1:-1:0  73:10
0 28:1:-1:-1:0  28:1
0 78:5:-1:-1:0  78:5
0 33:15:-1:-1:0  33:15
0 1:21:-1:-1:0  1:21
0 28:2:-1:-1:0  28:2
0 1:22:-1:-1:0  1:22
0 160:*:-1:-1:0  230:0
0 28:3:-1:-1:0  28:3
0 50:1:-1:-1:0  50:1
0 1:23:-1:-1:0  1:23
0 28:4:-1:-1:0  28:4
0 50:2:-1:-1:0  50:2
0 83:4:-1:-1:0  83:4
0 33:1:-1:-1:0  33:1
0 28:5:-1:-1:0  28:5
0 50:3:-1:-1:0  50:3
0 33:2:-1:-1:0  33:2
0 1:25:-1:-1:0  1:25
0 16:1:-1:-1:0  16:1
0 16:10:-1:-1:0  16:10
0 50:4:-1:-1:0  50:4
0 33:3:-1:-1:0  33:3
0 1:26:-1:-1:0  1:26
0 16:2:-1:-1:0  16:2
0 50:5:-1:-1:0  50:5
0 33:4:-1:-1:0  33:4
0 1:27:-1:-1:0  1:27
0 16:3:-1:-1:0  16:3
0 33:5:-1:-1:0  33:5
0 1:28:-1:-1:0  1:28
0 16:4:-1:-1:0  16:4
0 28:9:-1:-1:0  28:9
0 3:1:-1:-1:0  3:1
0 16:5:-1:-1:0  16:5
0 31:10:-1:-1:0  31:10
0 16:15:-1:-1:0  16:15
0 50:9:-1:-1:0  50:9
0 33:9:-1:-1:0  33:9
0 16:9:-1:-1:0  16:9
0 31:15:-1:-1:0  31:15
0 255:*:-1:-1:0  190:0
0 -1:*:4:-1:0  190:0
0 20:10:-1:-1:0  20:10
0 96:5:-1:-1:0  96:5
0 40:10:-1:-1:0  40:10
0 13:1:-1:-1:0  13:1
0 13:3:-1:-1:0  13:3
0 29:5:-1:-1:0  29:5
0 128:5:-1:-1:0  330:5
0 13:4:-1:-1:0  13:4
0 13:5:-1:-1:0  13:5
0 51:5:-1:-1:0  51:5
0 28:10:-1:-1:0  28:10
0 74:10:-1:-1:0  74:10
0 20:19:-1:-1:0  20:19
0 20:20:-1:-1:0  20:20
0 17:5:-1:-1:0  17:5
0 100:5:-1:-1:0  100:5
0 28:15:-1:-1:0  28:15
0 20:24:-1:-1:0  20:24
0 121:5:-1:-1:0  191:5
0 122:*:-1:-1:0  207:0
0 123:*:-1:-1:0  298:0
0 31:1:-1:-1:0  31:1
0 124:*:-1:-1:0  309:0
0 31:2:-1:-1:0  31:2
0 31:3:-1:-1:0  31:3
0 31:4:-1:-1:0  31:4
0 31:5:-1:-1:0  31:5
0 35:1:-1:-1:0  35:1
0 129:5:-1:-1:0  380:5
0 18:1:-1:-1:0  18:1
0 35:3:-1:-1:0  35:3
0 18:2:-1:-1:0  18:2
0 35:4:-1:-1:0  35:4
0 18:3:-1:-1:0  18:3
0 31:9:-1:-1:0  31:9
0 35:5:-1:-1:0  35:5
0 18:4:-1:-1:0  18:4
2 13:0:-1:-1:0  13:3
2 16:0:-1:-1:0  16:3
2 18:0:-1:-1:0  18:3
2 28:0:-1:-1:0  28:3
2 31:0:-1:-1:0  31:3
2 33:0:-1:-1:0  33:3
2 35:0:-1:-1:0  35:3
2 50:0:-1:-1:0  50:3


Information: Saving block 'dlib:design/pnr_write_data.design'
Information: Saving 'dlib:design/pnr_write_data.design' to 'dlib:design/pnr_out.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/pnr_out.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Closing all libraries...
[36m
Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CHF-009         Warning             0              1            0
CHF-073         Warning             0              1            0
CTS-037     Information             0             34            0
CTS-038         Warning             0              7            0
CTS-101     Information             0             10            0
CTS-103     Information             0             12            0
CTS-104     Information             0             20            0
CTS-105     Information             0              2            0
CTS-106     Information            50             50            3
CTS-107     Information             0             10            0
CTS-124     Information             0              1            0
CTS-126     Information             0              1            0
CTS-127     Information             0             10           42
DCHK-104    Information             0              3            0
DCHK-105        Warning             0             46            0
DES-028     Information             0              8            0
LNK-040     Information             0              1            0
MSG-3913    Information             0              1            0
NDM-099     Information             0              5            0
NDMUI-092       Warning             0              6            0
NDMUI-173   Information             0              1            0
NEX-011     Information             0             29            0
NEX-017     Information             0             58            0
NEX-022     Information             0             34            0
NEX-024     Information             0             17            0
NEX-028     Information             0              4            0
NEX-030     Information             0              4            0
OPT-055     Information             0              7            0
PLACE-027   Information             0              7            0
PLACE-030   Information             0              3            0
POW-005     Information            10              5            0
POW-011         Warning            10             10            7
POW-024     Information            10             10            4
POW-046         Warning            10             10         6905
POW-052     Information            10             10            4
POW-069         Warning            10             10           37
POW-073     Information            10              1            0
PVT-032     Information             0              2            6
ROPT-002        Warning             0              4            0
RT-048      Information             0              2            0
TIM-111     Information             0             44            0
TIM-112     Information             0             44            0
TIM-119     Information             0              8            0
TIM-120     Information             0              8            0
TIM-121     Information             0              3            0
TIM-123     Information             0             28            0
TIM-125     Information             0             46            0
TIM-126     Information             0              8            0
TIM-127     Information             0              8            0
TIM-204         Warning             0              4            0
UIC-057           Error             0              1            0
UIC-058         Warning             0             16            0
ZRT-026         Warning             0             78            0
ZRT-042         Warning             5             10        12342
ZRT-309         Warning             0              1            0
ZRT-444     Information             0             47            0
ZRT-559     Information             0             20            0
ZRT-585     Information             0              1            0
ZRT-586         Warning             0              3            0
ZRT-613     Information             0             24            0

Diagnostics summary: 1 error, 207 warnings, 651 informationals
(B[m
[32mScript finished successfully(B[m
Information: 3 out of 53 CTS-106 messages were not printed due to limit 50 (after 'source' at do.tcl:1) (MSG-3913)
Information: 7 out of 17 POW-011 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 4 out of 14 POW-024 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 6905 out of 6915 POW-046 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 4 out of 14 POW-052 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 37 out of 47 POW-069 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 7329 out of 7334 ZRT-042 messages were not printed due to limit 5 (after 'source' at do.tcl:1) (MSG-3913)
Maximum memory usage for this session: 768.89 MB
CPU usage for this session:    268 seconds (  0.07 hours)
Elapsed time for this session:    362 seconds (  0.10 hours)
Thank you for using IC Compiler II.

