<!doctype html><html lang=en><head><title>QSPI :: SurejAJ's Notes</title>
<meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content><meta name=keywords content><meta name=robots content="noodp"><link rel=canonical href=/tags/qspi/><link rel=stylesheet href=/styles.css><link rel="shortcut icon" href=/img/theme-colors/orange.png><link rel=apple-touch-icon href=/img/theme-colors/orange.png><meta name=twitter:card content="summary"><meta property="og:locale" content="en"><meta property="og:type" content="website"><meta property="og:title" content="QSPI"><meta property="og:description" content><meta property="og:url" content="/tags/qspi/"><meta property="og:site_name" content="SurejAJ's Notes"><meta property="og:image" content="/img/favicon/orange.png"><meta property="og:image:width" content="1200"><meta property="og:image:height" content="627"><link href=/tags/qspi/index.xml rel=alternate type=application/rss+xml title="SurejAJ's Notes"></head><body class=orange><div class="container center headings--one-size"><header class=header><div class=header__inner><div class=header__logo><a href=/><div class=logo>SurejAJ's Notes</div></a></div><ul class="menu menu--mobile"><li class=menu__trigger>Menu&nbsp;▾</li><li><ul class=menu__dropdown><li><a href=/aboutme>About Me</a></li><li><a href=/>Home</a></li></ul></li></ul></div><nav class=navigation-menu><ul class="navigation-menu__inner menu--desktop"><li><a href=/aboutme>About Me</a></li><li><a href=/>Home</a></li></ul></nav></header><div class=content><div class=posts><article class="post on-list"><h1 class=post-title><a href=/posts/zynq-qspi-clk/>Zynq-7000 QSPI Clock Generation</a></h1><div class=post-meta><time class=post-date>2023-01-05 ::</time></div><span class=post-tags>#<a href=/tags/zynq-7000/>Zynq-7000</a>&nbsp;
#<a href=/tags/fpga/>FPGA</a>&nbsp;
#<a href=/tags/kernel/>Kernel</a>&nbsp;
#<a href=/tags/qspi/>QSPI</a>&nbsp;</span><div class=post-content>Introduction This article, we will explore how to configure the QSPI controller clocks on Zynq-7000. It provide a brief overview of the QSPI clock generation block and also describes the how to configure the clock frequency in UBoot and Linux kernel.
Clock Generation Hardware The QSPI Controller on the Zynq is driven by a QSPI_REF_CLK. The QSPI_REF_CLK can be sourced from either ARM, DDR and IO PLL Blocks. After selecting the, clock source, the clock is further divided using a 6-bit divisor.</div><div><a class="read-more button" href=/posts/zynq-qspi-clk/>→</a></div></article><div class=pagination><div class=pagination__buttons></div></div></div></div><footer class=footer><div class=footer__inner><div class="copyright copyright--user"><span>© 2024 Surej Joseph Powered by <a href=http://gohugo.io>Hugo</span></div></footer><script src=/assets/main.js></script><script src=/assets/prism.js></script></div></body></html>