

================================================================
== Vitis HLS Report for 'repack_Pipeline_repack_loop'
================================================================
* Date:           Sat Jan 10 15:28:40 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.582 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- repack_loop  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.07>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_fft_to_write, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch0_out, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch1_out, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch2_out, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch3_out, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln109 = store i11 0, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 12 'store' 'store_ln109' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_5 = load i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 14 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.48ns)   --->   "%icmp_ln109 = icmp_eq  i11 %i_5, i11 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 15 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.48ns)   --->   "%i_6 = add i11 %i_5, i11 1" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 16 'add' 'i_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.body.split_ifconv, void %for.end.exitStub" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 17 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln109 = store i11 %i_6, i11 %i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 18 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 19 [1/1] (3.41ns)   --->   "%ch0_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ch0_out" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:112]   --->   Operation 19 'read' 'ch0_out_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%val0_M_real = trunc i32 %ch0_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:112]   --->   Operation 20 'trunc' 'val0_M_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%val0_M_imag = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %ch0_out_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:112]   --->   Operation 21 'partselect' 'val0_M_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.41ns)   --->   "%ch1_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ch1_out" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:113]   --->   Operation 22 'read' 'ch1_out_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%val1_M_real = trunc i32 %ch1_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:113]   --->   Operation 23 'trunc' 'val1_M_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%val1_M_imag = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %ch1_out_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:113]   --->   Operation 24 'partselect' 'val1_M_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.41ns)   --->   "%ch2_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ch2_out" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:114]   --->   Operation 25 'read' 'ch2_out_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%val2_M_real = trunc i32 %ch2_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:114]   --->   Operation 26 'trunc' 'val2_M_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%val2_M_imag = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %ch2_out_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:114]   --->   Operation 27 'partselect' 'val2_M_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.41ns)   --->   "%ch3_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ch3_out" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:115]   --->   Operation 28 'read' 'ch3_out_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%val3_M_real = trunc i32 %ch3_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:115]   --->   Operation 29 'trunc' 'val3_M_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%val3_M_imag = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %ch3_out_read, i32 16, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:115]   --->   Operation 30 'partselect' 'val3_M_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch0_out_read, i32 15" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i32 %ch0_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 32 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.53ns)   --->   "%icmp_ln118 = icmp_eq  i15 %trunc_ln118, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 33 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i)   --->   "%select_ln118 = select i1 %icmp_ln118, i16 32769, i16 %val0_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 34 'select' 'select_ln118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_i = select i1 %tmp, i16 %select_ln118, i16 %val0_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 35 'select' 'out_pack_i' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch0_out_read, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 36 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ch0_out_read, i32 16, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 37 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.53ns)   --->   "%icmp_ln118_1 = icmp_eq  i15 %tmp_4, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 38 'icmp' 'icmp_ln118_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q)   --->   "%select_ln118_1 = select i1 %icmp_ln118_1, i16 32769, i16 %val0_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 39 'select' 'select_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_q = select i1 %tmp_2, i16 %select_ln118_1, i16 %val0_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118]   --->   Operation 40 'select' 'out_pack_q' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch1_out_read, i32 15" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 41 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %ch1_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 42 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.53ns)   --->   "%icmp_ln119 = icmp_eq  i15 %trunc_ln119, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 43 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i_1)   --->   "%select_ln119 = select i1 %icmp_ln119, i16 32769, i16 %val1_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 44 'select' 'select_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_i_1 = select i1 %tmp_3, i16 %select_ln119, i16 %val1_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 45 'select' 'out_pack_i_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch1_out_read, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 46 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ch1_out_read, i32 16, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 47 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.53ns)   --->   "%icmp_ln119_1 = icmp_eq  i15 %tmp_6, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 48 'icmp' 'icmp_ln119_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q_1)   --->   "%select_ln119_1 = select i1 %icmp_ln119_1, i16 32769, i16 %val1_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 49 'select' 'select_ln119_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_q_1 = select i1 %tmp_5, i16 %select_ln119_1, i16 %val1_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:119]   --->   Operation 50 'select' 'out_pack_q_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i_2)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch2_out_read, i32 15" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 51 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i32 %ch2_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 52 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.53ns)   --->   "%icmp_ln120 = icmp_eq  i15 %trunc_ln120, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 53 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i_2)   --->   "%select_ln120 = select i1 %icmp_ln120, i16 32769, i16 %val2_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 54 'select' 'select_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_i_2 = select i1 %tmp_7, i16 %select_ln120, i16 %val2_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 55 'select' 'out_pack_i_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q_2)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch2_out_read, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 56 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ch2_out_read, i32 16, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 57 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.53ns)   --->   "%icmp_ln120_1 = icmp_eq  i15 %tmp_8, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 58 'icmp' 'icmp_ln120_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q_2)   --->   "%select_ln120_1 = select i1 %icmp_ln120_1, i16 32769, i16 %val2_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 59 'select' 'select_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_q_2 = select i1 %tmp_9, i16 %select_ln120_1, i16 %val2_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:120]   --->   Operation 60 'select' 'out_pack_q_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i_3)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch3_out_read, i32 15" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 61 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %ch3_out_read" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 62 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.53ns)   --->   "%icmp_ln121 = icmp_eq  i15 %trunc_ln121, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 63 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node out_pack_i_3)   --->   "%select_ln121 = select i1 %icmp_ln121, i16 32769, i16 %val3_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 64 'select' 'select_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_i_3 = select i1 %tmp_10, i16 %select_ln121, i16 %val3_M_real" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 65 'select' 'out_pack_i_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q_3)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ch3_out_read, i32 31" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 66 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ch3_out_read, i32 16, i32 30" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 67 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.53ns)   --->   "%icmp_ln121_1 = icmp_eq  i15 %tmp_1, i15 0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 68 'icmp' 'icmp_ln121_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node out_pack_q_3)   --->   "%select_ln121_1 = select i1 %icmp_ln121_1, i16 32769, i16 %val3_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 69 'select' 'select_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.62ns) (out node of the LUT)   --->   "%out_pack_q_3 = select i1 %tmp_11, i16 %select_ln121_1, i16 %val3_M_imag" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:121]   --->   Operation 70 'select' 'out_pack_q_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln110 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:110]   --->   Operation 71 'specpipeline' 'specpipeline_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 73 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %out_pack_q_3, i16 %out_pack_i_3, i16 %out_pack_q_2, i16 %out_pack_i_2, i16 %out_pack_q_1, i16 %out_pack_i_1, i16 %out_pack_q, i16 %out_pack_i" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:123]   --->   Operation 74 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.33ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %stream_fft_to_write, i128 %p_0" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:123]   --->   Operation 75 'write' 'write_ln123' <Predicate = true> <Delay = 3.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109]   --->   Operation 76 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.078ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln109', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109) of constant 0 on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109 [12]  (1.298 ns)
	'load' operation 11 bit ('i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109) on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln109', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109) [16]  (1.482 ns)
	'store' operation 0 bit ('store_ln109', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109) of variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109 on local variable 'i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:109 [77]  (1.298 ns)

 <State 2>: 5.582ns
The critical path consists of the following:
	fifo read operation ('ch0_out_read', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:112) on port 'ch0_out' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:112) [23]  (3.418 ns)
	'icmp' operation 1 bit ('icmp_ln118', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118) [37]  (1.536 ns)
	'select' operation 16 bit ('select_ln118', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118) [38]  (0.000 ns)
	'select' operation 16 bit ('out_pack.i', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:118) [39]  (0.627 ns)

 <State 3>: 3.333ns
The critical path consists of the following:
	fifo write operation ('write_ln123', /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:123) on port 'stream_fft_to_write' (/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:123) [76]  (3.333 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
