Bellaouar, A., Abu-Khater, I. S., and Elmastry, M. I. 1995. An ultra-low-power CMOS on-chip interconnect architecture. In Symposium on Low Power Electronics. Digest of Technical Papers (Oct. 1995). 52--53.
Cardarilli, G. C., Salmeri, M., Salsano, A., and Simonelli, O. 1996. Bus architecture for low-power VLSI digital circuit. In International Symposium on Circuits and Systems, vol. 4 (May 1996). 21--24.
S. Caufape , J. Figueras, Power Optimization of Delay Constrained CMOS Bus Drivers, Proceedings of the 1996 European conference on Design and Test, p.205, March 11-14, 1996
Anantha P. Chandrakasan , Robert W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Norwell, MA, 1995
Chandrakasan, A. P., Sheng, S., and Brodersen, R. W. 1992. Low-power CMOS digital design. IEEE J. Solid-State Circ. 27, 4 (Apr.), 472--484.
J. Y. Chen , W. B. Jone , J. S. Wang , H.-I. Lu , T. F. Chen, Segmented bus design for low-power systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.25-29, March 1999[doi>10.1109/92.748197]
Compass Design Automation, Inc. no date. 0.6-μm Passport Preliminary Design Kit. Compass Design Automation, Inc.
Epic Design Technology, Inc. PowerMill User Manual. Epic Design Technology, Inc., Mountain View, CA.
Golshan, R. and Haroun, B. 1994. A novel reduced swing CMOS bus interface circuit for high speed low power VLSI systems. In International Symposium on Circuits and Systems, vol. 4 (May 1994). 351--354.
Gomory, R. E. and Hu, T. C. 1961. Multi-terminal network flows. J. SIAM 9, 4 (Dec.), 551--569.
David Hartvigsen , François Margot, Multiterminal flows and cuts, Operations Research Letters, v.17 n.5, p.201-204, June, 1995[doi>10.1016/0167-6377(95)00018-F]
Hiraki, M., Kojima, H., Misawa, H., Akazawa, T., and Hatano, Y. 1995. Data-dependent logic swing internal bus architecture for ultralow-power LSI's. IEEE J. Solid-State Circ. 30, 4 (Apr.), 397--402.
Ikeda, M. and Asada, K. 1994. A reduced-swing data transmission scheme for resistive bus lines in VLSIs. In European Design Automation Conference (Feb. 1994). 546--550.
Liu, D. and Svenoson, C. 1994. Power consumption estimation in CMOS VLSI chips. IEEE J. Solid-State Circ. 29, 6 (June), 663--670.
I. Scott MacKenzie, The  8051 Microcontroller, Prentice Hall PTR, Upper Saddle River, NJ, 1998
Mehra, R., Guerra, L. M., and Rabaey, J. M. 1997. A partitioning scheme for optimizing interconnect power. IEEE J. Solid-State Circ. 32, 3 (Mar.), 433--443.
Najagome, Y., Itoh, K., Isoda, M., Takeuchi, K., and Aoki, M. 1993. Sub-1-v swing internal bus architecture for future low-power Ulsi's. IEEE J. Solid-State Circ. 28, 4 (Apr.), 414--419.
Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995[doi>10.1109/92.365453]
M. R. Stan , W. P. Burleson, Coding a terminated bus for low power, Proceedings of the Fifth Great Lakes Symposium on VLSI (GLSVLSI'95), p.70, March 16-18, 1995
Sundstorm, R., Pham, P., Esgar, D., and Petty, C. 1990. A low power differential bus untilizing novel level bus technique. In Bipolar Circuits and Technology Meeting (Sept. 1990). 144--147.
Synopsys, Inc. no date. HDL Compiler for Verilog Refernce Manual. Synopsys, Inc., Mountain View, CA.
TSMC. no date. 0.6-μm Logic CMOS Process (0.6U-TW-14L-DS). TSMC, Hsin-Chu, Taiwan, R.O.C.
