{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.9428",
   "Default View_TopLeft":"1689,54",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port IIC -pg 1 -lvl 5 -x 2270 -y 830 -defaultsOSRD
preplace port C0_SYS_CLK -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace port C0_DDR4 -pg 1 -lvl 5 -x 2270 -y 60 -defaultsOSRD
preplace port GMII -pg 1 -lvl 5 -x 2270 -y 760 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 5 -x 2270 -y 800 -defaultsOSRD
preplace port port-id_ETH_CLK125 -pg 1 -lvl 5 -x 2270 -y 1010 -defaultsOSRD
preplace port port-id_ETH_CLK125_90 -pg 1 -lvl 5 -x 2270 -y 1070 -defaultsOSRD
preplace port port-id_ETH_CLK25 -pg 1 -lvl 5 -x 2270 -y 1100 -defaultsOSRD
preplace port port-id_ETH_CLK10 -pg 1 -lvl 5 -x 2270 -y 1130 -defaultsOSRD
preplace port port-id_ETH_resetn -pg 1 -lvl 5 -x 2270 -y 1040 -defaultsOSRD
preplace port port-id_Clk100 -pg 1 -lvl 5 -x 2270 -y 360 -defaultsOSRD
preplace port port-id_Clk50 -pg 1 -lvl 5 -x 2270 -y 950 -defaultsOSRD
preplace port port-id_Rst_N -pg 1 -lvl 5 -x 2270 -y 330 -defaultsOSRD
preplace portBus LED_N_PL -pg 1 -lvl 5 -x 2270 -y 380 -defaultsOSRD
preplace portBus reg_rw -pg 1 -lvl 5 -x 2270 -y 240 -defaultsOSRD
preplace portBus reg_ro -pg 1 -lvl 0 -x -10 -y 230 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 670 -y 840 -defaultsOSRD
preplace inst system_management_wiz -pg 1 -lvl 1 -x 670 -y 520 -defaultsOSRD
preplace inst led -pg 1 -lvl 1 -x 670 -y 280 -defaultsOSRD
preplace inst ddr4 -pg 1 -lvl 1 -x 670 -y 90 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 1690 -y 230 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 1290 -y 1070 -defaultsOSRD
preplace inst ps_sys_rst -pg 1 -lvl 2 -x 1290 -y 500 -defaultsOSRD
preplace inst ddr4_sys_rst -pg 1 -lvl 2 -x 1290 -y 200 -defaultsOSRD
preplace inst smartconnect_00 -pg 1 -lvl 3 -x 1690 -y 480 -defaultsOSRD
preplace inst reg_bank_0 -pg 1 -lvl 4 -x 2050 -y 240 -defaultsOSRD
preplace netloc ARESETN_1 1 2 1 1510 190n
preplace netloc CLK_ETH10 1 2 3 NJ 1090 NJ 1090 2200
preplace netloc CLK_ETH125_90 1 2 3 1490J 1080 NJ 1080 2220
preplace netloc CLK_ETH25 1 2 3 NJ 1070 NJ 1070 2210
preplace netloc ETH_CLK125 1 2 3 NJ 1030 NJ 1030 2220
preplace netloc clk_wiz_0_locked 1 2 3 1500J 1040 NJ 1040 N
preplace netloc ddr4_c0_ddr4_ui_clk 1 0 4 80 200 1060 90 1490 80 1890
preplace netloc ddr4_sys_rst_peripheral_reset 1 0 3 50 -80 NJ -80 1480
preplace netloc led_gpio_io_o 1 1 4 1090J 360 1500J 380 NJ 380 N
preplace netloc ps_sys_rst_interconnect_aresetn 1 2 1 1500 500n
preplace netloc ps_sys_rst_peripheral_aresetn 1 0 3 30 -60 NJ -60 1470
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 5 60 -20 1070 390 1510 390 1890J 360 N
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 4 1070 950 NJ 950 NJ 950 N
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 4 1100 370 NJ 370 1870J 330 N
preplace netloc ddr4_sys_rst_peripheral_aresetn 1 0 4 40 -90 NJ -90 1500 90 1870
preplace netloc reg_bank_0_reg_rw 1 4 1 N 240
preplace netloc reg_ro_1 1 0 4 10J -50 NJ -50 NJ -50 1900
preplace netloc C0_SYS_CLK_1 1 0 1 20 60n
preplace netloc S00_AXI_1 1 1 2 1080J 100 1510
preplace netloc axi_interconnect_0_M00_AXI 1 0 4 80 -70 NJ -70 NJ -70 1860
preplace netloc ddr4_C0_DDR4 1 1 4 NJ 40 NJ 40 NJ 40 2220
preplace netloc smartconnect_00_M00_AXI 1 0 4 70 -40 NJ -40 NJ -40 1850
preplace netloc smartconnect_00_M01_AXI 1 0 4 90 -30 NJ -30 NJ -30 1840
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 4 NJ 780 NJ 780 NJ 780 2220
preplace netloc zynq_ultra_ps_e_IIC_1 1 1 4 NJ 820 NJ 820 NJ 820 2220
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 4 NJ 800 NJ 800 NJ 800 N
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 2 1090J 400 1500
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 1880 210n
levelinfo -pg 1 -10 670 1290 1690 2050 2270
pagesize -pg 1 -db -bbox -sgen -170 -130 2440 1480
"
}
{
   "da_axi4_cnt":"3"
}
