Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 15 14:45:10 2021
| Host         : LAPTOP-PE3V4VON running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            1 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             154 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           21 |
| Yes          | No                    | No                     |             150 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------+------------------------------+------------------+----------------+
|     Clock Signal     |                 Enable Signal                 |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------------------+------------------------------+------------------+----------------+
| ~clk6p25m_BUFG       |                                               |                              |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG | oled_data[14]_i_2_n_0                         | snake/oled_data_reg[14]      |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG | oled_data[14]_i_2_n_0                         | snake/oled_data_reg[10]_1    |                1 |              2 |
|  snake/p_0_in        |                                               |                              |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | snake/twentytwotoCLK/flip4/ypos_reg[1][0]     |                              |                1 |             10 |
|  CLK100MHZ_IBUF_BUFG | snake/twentytwotoCLK/flip4/E[0]               |                              |                2 |             12 |
|  CLOCK               |                                               |                              |                1 |             16 |
|  CLK100MHZ_IBUF_BUFG | snake/twentytwotoCLK/flip3/snakemap_reg[0][0] |                              |                4 |             24 |
| ~clk6p25m_BUFG       |                                               | d0/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk6p25m_BUFG       | d0/delay[0]_i_1_n_0                           |                              |                5 |             40 |
| ~clk6p25m_BUFG       | d0/state                                      |                              |                9 |             64 |
| ~clk6p25m_BUFG       |                                               | d0/spi_word[39]_i_1_n_0      |               16 |             90 |
|  CLK100MHZ_IBUF_BUFG |                                               |                              |               22 |            132 |
+----------------------+-----------------------------------------------+------------------------------+------------------+----------------+


