#OPTIONS:"|-layerid|0|-orig_srs|/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/synwork/FinalProject_271_impl1_comp.srs|-prodtype|synplify_pro|-dspmac|-fixsmult|-infer_seqShift|-nram|-sdff_counter|-divnmod|-nostructver|-I|/home/user/Documents/Classes/ece271/Design Project/Diamond_Files|-I|/home/user/Documents/Classes/ece271/Design Project/Diamond_Files/impl1/|-I|/usr/local/diamond/3.10_x64/synpbase/lib|-v2001|-devicelib|/usr/local/diamond/3.10_x64/synpbase/lib/lucent/machxo3lf.v|-devicelib|/usr/local/diamond/3.10_x64/synpbase/lib/lucent/pmi_def.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv"
#CUR:"/usr/local/diamond/3.10_x64/synpbase/linux_a_64/c_ver":1501863387
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/lucent/machxo3lf.v":1501862963
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/lucent/pmi_def.v":1501862963
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/vlog/hypermods.v":1501862699
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/vlog/umr_capim.v":1501862699
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/vlog/scemi_objects.v":1501862699
#CUR:"/usr/local/diamond/3.10_x64/synpbase/lib/vlog/scemi_pipes.svh":1501862699
#CUR:"/home/user/Documents/GitHub/ECE271-DesignProject/sysClk.sv":1512119860
#CUR:"/home/user/Documents/GitHub/ECE271-DesignProject/buttonLUT1.sv":1512119618
#CUR:"/home/user/Documents/GitHub/ECE271-DesignProject/buttonLUT2.sv":1512120352
#CUR:"/home/user/Documents/GitHub/ECE271-DesignProject/KeyDecoder.sv":1512121633
#CUR:"/home/user/Documents/GitHub/ECE271-DesignProject/keyLUT.sv":1512121797
#CUR:"/home/user/Documents/GitHub/ECE271-DesignProject/Register.sv":1512124200
#CUR:"/home/user/Documents/GitHub/ECE271-DesignProject/sync.sv":1512124079
#CUR:"/home/user/Documents/GitHub/ECE271-DesignProject/Parser.sv":1512118912
#CUR:"/home/user/Documents/GitHub/ECE271-DesignProject/SignalClockDivider.sv":1512118912
#CUR:"/home/user/Documents/GitHub/ECE271-DesignProject/SignalLUT.sv":1512118912
#CUR:"/home/user/Documents/GitHub/ECE271-DesignProject/SignalTOP_LEVEL.sv":1512118912
#CUR:"/home/user/Documents/GitHub/ECE271-DesignProject/FSM.sv":1512124985
#numinternalfiles:6
#defaultlanguage:verilog
0			"/home/user/Documents/GitHub/ECE271-DesignProject/sysClk.sv" verilog
1			"/home/user/Documents/GitHub/ECE271-DesignProject/buttonLUT1.sv" verilog
2			"/home/user/Documents/GitHub/ECE271-DesignProject/buttonLUT2.sv" verilog
3			"/home/user/Documents/GitHub/ECE271-DesignProject/KeyDecoder.sv" verilog
4			"/home/user/Documents/GitHub/ECE271-DesignProject/keyLUT.sv" verilog
5			"/home/user/Documents/GitHub/ECE271-DesignProject/Register.sv" verilog
6			"/home/user/Documents/GitHub/ECE271-DesignProject/sync.sv" verilog
7			"/home/user/Documents/GitHub/ECE271-DesignProject/Parser.sv" verilog
8			"/home/user/Documents/GitHub/ECE271-DesignProject/SignalClockDivider.sv" verilog
9			"/home/user/Documents/GitHub/ECE271-DesignProject/SignalLUT.sv" verilog
10			"/home/user/Documents/GitHub/ECE271-DesignProject/SignalTOP_LEVEL.sv" verilog
11			"/home/user/Documents/GitHub/ECE271-DesignProject/FSM.sv" verilog
#Dependency Lists(Uses List)
0 -1
1 -1
2 -1
3 -1
4 -1
5 -1
6 -1
7 -1
8 -1
9 -1
10 8 9
11 -1
#Dependency Lists(Users Of)
0 -1
1 -1
2 -1
3 -1
4 -1
5 -1
6 -1
7 -1
8 10
9 10
10 -1
11 -1
#Design Unit to File Association
module work sysClk 0
module work bLUT1 1
module work bLUT2 2
module work KeyDecoder 3
module work keyLUT 4
module work register 5
module work sync 6
module work DigitSeparator 7
module work SignalClockDivider 8
module work SignalLUT 9
module work signalgenerator 10
module work state_machine 11
