
*** Running vivado
    with args -log hydro_spartan_7.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hydro_spartan_7.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source hydro_spartan_7.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [Project 1-1693] ELF association failed for file C:/Users/franc/hydro_spartan_7/HydroE21.elf in design mb_system. File checksum is not matching.
WARNING: [filemgmt 56-12] File 'C:/Users/franc/hydro_spartan_7/HydroE21.elf' cannot be added to the project because it already exists in the project, skipping this file
Command: link_design -top hydro_spartan_7 -part xc7s50ftgb196-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50ftgb196-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'FIFO_BUFFERS/FIFO_buffer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_quad_spi_0_1/mb_system_axi_quad_spi_0_1.dcp' for cell 'FPGA_system/mb_system_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_1/mb_system_axi_uartlite_0_1.dcp' for cell 'FPGA_system/mb_system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.dcp' for cell 'FPGA_system/mb_system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1.dcp' for cell 'FPGA_system/mb_system_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_0_1/mb_system_iomodule_0_1.dcp' for cell 'FPGA_system/mb_system_i/iomodule_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_1_1/mb_system_iomodule_1_1.dcp' for cell 'FPGA_system/mb_system_i/iomodule_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_2_1/mb_system_iomodule_2_1.dcp' for cell 'FPGA_system/mb_system_i/iomodule_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_2/mb_system_mdm_1_2.dcp' for cell 'FPGA_system/mb_system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_2/mb_system_microblaze_0_2.dcp' for cell 'FPGA_system/mb_system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_rst_clk_wiz_1_100M_1/mb_system_rst_clk_wiz_1_100M_1.dcp' for cell 'FPGA_system/mb_system_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_xbar_0/mb_system_xbar_0.dcp' for cell 'FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_bram_if_cntlr_2/mb_system_dlmb_bram_if_cntlr_2.dcp' for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_2/mb_system_dlmb_v10_2.dcp' for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_bram_if_cntlr_2/mb_system_ilmb_bram_if_cntlr_2.dcp' for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_2/mb_system_ilmb_v10_2.dcp' for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_lmb_bram_2/mb_system_lmb_bram_2.dcp' for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1126.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'FPGA_system/mb_system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_2/mb_system_microblaze_0_2.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_2/mb_system_microblaze_0_2.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_2/mb_system_dlmb_v10_2.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_2/mb_system_dlmb_v10_2.xdc] for cell 'FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_2/mb_system_mdm_1_2.xdc] for cell 'FPGA_system/mb_system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_2/mb_system_mdm_1_2.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1726.336 ; gain = 506.398
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_2/mb_system_mdm_1_2.xdc] for cell 'FPGA_system/mb_system_i/mdm_1/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1_board.xdc] for cell 'FPGA_system/mb_system_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1_board.xdc] for cell 'FPGA_system/mb_system_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1.xdc] for cell 'FPGA_system/mb_system_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1.xdc:57]
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_1_1/mb_system_clk_wiz_1_1.xdc] for cell 'FPGA_system/mb_system_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_rst_clk_wiz_1_100M_1/mb_system_rst_clk_wiz_1_100M_1_board.xdc] for cell 'FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_rst_clk_wiz_1_100M_1/mb_system_rst_clk_wiz_1_100M_1_board.xdc] for cell 'FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_rst_clk_wiz_1_100M_1/mb_system_rst_clk_wiz_1_100M_1.xdc] for cell 'FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_rst_clk_wiz_1_100M_1/mb_system_rst_clk_wiz_1_100M_1.xdc] for cell 'FPGA_system/mb_system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_1/mb_system_axi_uartlite_0_1_board.xdc] for cell 'FPGA_system/mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_1/mb_system_axi_uartlite_0_1_board.xdc] for cell 'FPGA_system/mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_1/mb_system_axi_uartlite_0_1.xdc] for cell 'FPGA_system/mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_1/mb_system_axi_uartlite_0_1.xdc] for cell 'FPGA_system/mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_quad_spi_0_1/mb_system_axi_quad_spi_0_1_board.xdc] for cell 'FPGA_system/mb_system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_quad_spi_0_1/mb_system_axi_quad_spi_0_1_board.xdc] for cell 'FPGA_system/mb_system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_quad_spi_0_1/mb_system_axi_quad_spi_0_1.xdc] for cell 'FPGA_system/mb_system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_quad_spi_0_1/mb_system_axi_quad_spi_0_1.xdc] for cell 'FPGA_system/mb_system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_0_1/mb_system_iomodule_0_1_board.xdc] for cell 'FPGA_system/mb_system_i/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_0_1/mb_system_iomodule_0_1_board.xdc] for cell 'FPGA_system/mb_system_i/iomodule_0/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_1_1/mb_system_iomodule_1_1_board.xdc] for cell 'FPGA_system/mb_system_i/iomodule_1/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_1_1/mb_system_iomodule_1_1_board.xdc] for cell 'FPGA_system/mb_system_i/iomodule_1/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_2_1/mb_system_iomodule_2_1_board.xdc] for cell 'FPGA_system/mb_system_i/iomodule_2/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_iomodule_2_1/mb_system_iomodule_2_1_board.xdc] for cell 'FPGA_system/mb_system_i/iomodule_2/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'FPGA_system/mb_system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'FPGA_system/mb_system_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'FPGA_system/mb_system_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'FPGA_system/mb_system_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_1/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_1/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_2/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_2/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_3/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_3/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_4/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_4/U0'
Parsing XDC File [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/constrs_1/new/xc7s50_pinout.xdc]
Finished Parsing XDC File [C:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/constrs_1/new/xc7s50_pinout.xdc]
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_quad_spi_0_1/mb_system_axi_quad_spi_0_1_clocks.xdc] for cell 'FPGA_system/mb_system_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/bd/mb_system/ip/mb_system_axi_quad_spi_0_1/mb_system_axi_quad_spi_0_1_clocks.xdc] for cell 'FPGA_system/mb_system_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_1/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_1/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_2/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_2/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_3/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_3/U0'
Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_4/U0'
Finished Parsing XDC File [c:/Users/franc/hydro_spartan_7/hydro_spartan_7.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'FIFO_BUFFERS/FIFO_buffer_4/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'hydro_spartan_7'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/franc/hydro_spartan_7/HydroE21.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1726.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 121 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances

32 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1726.336 ; gain = 599.852
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1726.336 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 201e5a8fc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1726.336 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bf131410

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1907.566 ; gain = 2.172
INFO: [Opt 31-389] Phase Retarget created 87 cells and removed 167 cells
INFO: [Opt 31-1021] In phase Retarget, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 248ffbcfa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.566 ; gain = 2.172
INFO: [Opt 31-389] Phase Constant propagation created 49 cells and removed 151 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c6303a62

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1907.566 ; gain = 2.172
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 343 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 39 load(s) on clock net FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 2197ae122

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1907.566 ; gain = 2.172
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2197ae122

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1907.566 ; gain = 2.172
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2197ae122

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1907.566 ; gain = 2.172
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              87  |             167  |                                              7  |
|  Constant propagation         |              49  |             151  |                                              1  |
|  Sweep                        |               0  |             343  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1907.566 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 238fcc797

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1907.566 ; gain = 2.172

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 57 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 1 Total Ports: 114
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 18e36d139

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.607 . Memory (MB): peak = 2233.938 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18e36d139

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2233.938 ; gain = 326.371

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 245d59155

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2233.938 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 245d59155

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2233.938 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2233.938 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 245d59155

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2233.938 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2233.938 ; gain = 507.602
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2233.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/impl_1/hydro_spartan_7_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2233.938 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hydro_spartan_7_drc_opted.rpt -pb hydro_spartan_7_drc_opted.pb -rpx hydro_spartan_7_drc_opted.rpx
Command: report_drc -file hydro_spartan_7_drc_opted.rpt -pb hydro_spartan_7_drc_opted.pb -rpx hydro_spartan_7_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/impl_1/hydro_spartan_7_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2233.938 ; gain = 0.000
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2233.938 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 171bbdbcd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2233.938 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cab295fe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1067fc5a1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1067fc5a1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.938 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1067fc5a1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12b23ff91

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: bf9d3c6e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 443 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 181 nets or cells. Created 0 new cell, deleted 181 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2233.938 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            181  |                   181  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            181  |                   181  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 16734f3b3

Time (s): cpu = 00:01:07 ; elapsed = 00:00:42 . Memory (MB): peak = 2233.938 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: b0d5ed9e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 2233.938 ; gain = 0.000
Phase 2 Global Placement | Checksum: b0d5ed9e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 158e4643a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 62b58cca

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 113a3d655

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10822c436

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 213405cc6

Time (s): cpu = 00:01:29 ; elapsed = 00:00:59 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12fcc14b9

Time (s): cpu = 00:01:31 ; elapsed = 00:01:02 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 150a29a24

Time (s): cpu = 00:01:31 ; elapsed = 00:01:02 . Memory (MB): peak = 2233.938 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 150a29a24

Time (s): cpu = 00:01:31 ; elapsed = 00:01:02 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 158f6786a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.400 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16011fedb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2233.938 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22cb77254

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2233.938 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 158f6786a

Time (s): cpu = 00:01:50 ; elapsed = 00:01:15 . Memory (MB): peak = 2233.938 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.400. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:50 ; elapsed = 00:01:15 . Memory (MB): peak = 2233.938 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16bb35bc4

Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16bb35bc4

Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16bb35bc4

Time (s): cpu = 00:01:52 ; elapsed = 00:01:16 . Memory (MB): peak = 2233.938 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 16bb35bc4

Time (s): cpu = 00:01:52 ; elapsed = 00:01:17 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2233.938 ; gain = 0.000

Time (s): cpu = 00:01:52 ; elapsed = 00:01:17 . Memory (MB): peak = 2233.938 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16909b505

Time (s): cpu = 00:01:52 ; elapsed = 00:01:17 . Memory (MB): peak = 2233.938 ; gain = 0.000
Ending Placer Task | Checksum: 155f4160d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:17 . Memory (MB): peak = 2233.938 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:56 ; elapsed = 00:01:20 . Memory (MB): peak = 2233.938 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2233.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/impl_1/hydro_spartan_7_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2233.938 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file hydro_spartan_7_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2233.938 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hydro_spartan_7_utilization_placed.rpt -pb hydro_spartan_7_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hydro_spartan_7_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 2233.938 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2233.938 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2233.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/impl_1/hydro_spartan_7_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2233.938 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ccfe2f17 ConstDB: 0 ShapeSum: 88f5e6f6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fcee615a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2233.938 ; gain = 0.000
Post Restoration Checksum: NetGraph: 14b56ad3 NumContArr: e838f687 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fcee615a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2233.938 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fcee615a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2235.266 ; gain = 1.328

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fcee615a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2235.266 ; gain = 1.328
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11fc8aca8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2262.023 ; gain = 28.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.562  | TNS=0.000  | WHS=-0.573 | THS=-563.752|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 126c6b88d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 2319.391 ; gain = 85.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.562  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1579e3213

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 2320.062 ; gain = 86.125
Phase 2 Router Initialization | Checksum: 11db154fc

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 2320.062 ; gain = 86.125

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00342821 %
  Global Horizontal Routing Utilization  = 0.000650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28951
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28951
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11db154fc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 2320.062 ; gain = 86.125
Phase 3 Initial Routing | Checksum: 19ffc0ca9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 2335.066 ; gain = 101.129

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1692
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.967  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19f7c5bf8

Time (s): cpu = 00:01:40 ; elapsed = 00:01:11 . Memory (MB): peak = 2335.066 ; gain = 101.129
Phase 4 Rip-up And Reroute | Checksum: 19f7c5bf8

Time (s): cpu = 00:01:40 ; elapsed = 00:01:11 . Memory (MB): peak = 2335.066 ; gain = 101.129

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19f7c5bf8

Time (s): cpu = 00:01:40 ; elapsed = 00:01:11 . Memory (MB): peak = 2335.066 ; gain = 101.129

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19f7c5bf8

Time (s): cpu = 00:01:40 ; elapsed = 00:01:11 . Memory (MB): peak = 2335.066 ; gain = 101.129
Phase 5 Delay and Skew Optimization | Checksum: 19f7c5bf8

Time (s): cpu = 00:01:41 ; elapsed = 00:01:12 . Memory (MB): peak = 2335.066 ; gain = 101.129

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a7068fb5

Time (s): cpu = 00:01:51 ; elapsed = 00:01:18 . Memory (MB): peak = 2335.066 ; gain = 101.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.973  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14d605459

Time (s): cpu = 00:01:51 ; elapsed = 00:01:18 . Memory (MB): peak = 2335.066 ; gain = 101.129
Phase 6 Post Hold Fix | Checksum: 14d605459

Time (s): cpu = 00:01:51 ; elapsed = 00:01:19 . Memory (MB): peak = 2335.066 ; gain = 101.129

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.71307 %
  Global Horizontal Routing Utilization  = 11.324 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13eeaad8b

Time (s): cpu = 00:01:52 ; elapsed = 00:01:19 . Memory (MB): peak = 2335.066 ; gain = 101.129

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13eeaad8b

Time (s): cpu = 00:01:52 ; elapsed = 00:01:19 . Memory (MB): peak = 2335.066 ; gain = 101.129

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f27c7eb5

Time (s): cpu = 00:02:00 ; elapsed = 00:01:27 . Memory (MB): peak = 2335.066 ; gain = 101.129

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.974  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 17d9930ef

Time (s): cpu = 00:02:42 ; elapsed = 00:01:50 . Memory (MB): peak = 2335.066 ; gain = 101.129
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+-------+-------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS  |  TNS  |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  1   | 0.973 | 0.000 | 0.032 | 0.000 |  Pass  |   00:01:05   |         x         |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  2   |   -   |   -   |   -   |   -   |  Fail  |   00:00:00   |                   |
+------+-------+-------+-------+-------+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:42 ; elapsed = 00:01:50 . Memory (MB): peak = 2335.066 ; gain = 101.129

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:58 ; elapsed = 00:01:59 . Memory (MB): peak = 2335.066 ; gain = 101.129
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2335.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/impl_1/hydro_spartan_7_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hydro_spartan_7_drc_routed.rpt -pb hydro_spartan_7_drc_routed.pb -rpx hydro_spartan_7_drc_routed.rpx
Command: report_drc -file hydro_spartan_7_drc_routed.rpt -pb hydro_spartan_7_drc_routed.pb -rpx hydro_spartan_7_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/impl_1/hydro_spartan_7_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2335.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file hydro_spartan_7_methodology_drc_routed.rpt -pb hydro_spartan_7_methodology_drc_routed.pb -rpx hydro_spartan_7_methodology_drc_routed.rpx
Command: report_methodology -file hydro_spartan_7_methodology_drc_routed.rpt -pb hydro_spartan_7_methodology_drc_routed.pb -rpx hydro_spartan_7_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/franc/hydro_spartan_7/hydro_spartan_7.runs/impl_1/hydro_spartan_7_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2335.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file hydro_spartan_7_power_routed.rpt -pb hydro_spartan_7_power_summary_routed.pb -rpx hydro_spartan_7_power_routed.rpx
Command: report_power -file hydro_spartan_7_power_routed.rpt -pb hydro_spartan_7_power_summary_routed.pb -rpx hydro_spartan_7_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
139 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2335.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file hydro_spartan_7_route_status.rpt -pb hydro_spartan_7_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hydro_spartan_7_timing_summary_routed.rpt -pb hydro_spartan_7_timing_summary_routed.pb -rpx hydro_spartan_7_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hydro_spartan_7_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hydro_spartan_7_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hydro_spartan_7_bus_skew_routed.rpt -pb hydro_spartan_7_bus_skew_routed.pb -rpx hydro_spartan_7_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst> is part of IP: <FPGA_system/mb_system_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force hydro_spartan_7.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer FPGA_system/spi_0_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/Delay1_out1_reg input PhaseHydrophones/u_Calcul_Direction/Delay1_out1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/Delay2_out1_reg input PhaseHydrophones/u_Calcul_Direction/Delay2_out1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg input PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/MatrixMultiply_0_0 input PhaseHydrophones/u_Calcul_Direction/MatrixMultiply_0_0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/tmp_MatrixMultiply_dotp_1_1 input PhaseHydrophones/u_Calcul_Direction/tmp_MatrixMultiply_dotp_1_1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/tmp_MatrixMultiply_dotp_2 input PhaseHydrophones/u_Calcul_Direction/tmp_MatrixMultiply_dotp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product1_out1 input PhaseHydrophones/u_FFTs/Product1_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product1_out1 input PhaseHydrophones/u_FFTs/Product1_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product2_out1 input PhaseHydrophones/u_FFTs/Product2_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product2_out1 input PhaseHydrophones/u_FFTs/Product2_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product3_out1 input PhaseHydrophones/u_FFTs/Product3_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product3_out1 input PhaseHydrophones/u_FFTs/Product3_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product_out1 input PhaseHydrophones/u_FFTs/Product_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product_out1 input PhaseHydrophones/u_FFTs/Product_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out input PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out input PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out__0 input PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out__0 input PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC RTSTAT-10] No routable loads: 5 net(s) have no routable loads. The problem bus(es) and/or net(s) are FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[3], FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[4], FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[5], FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[6], and FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[7].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'hydro_spartan_7'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/franc/hydro_spartan_7/HydroE21.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 5017824 bits.
Writing bitstream ./hydro_spartan_7.bit...
Writing bitstream ./hydro_spartan_7.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:33 ; elapsed = 00:01:05 . Memory (MB): peak = 2736.570 ; gain = 401.504
INFO: [Common 17-206] Exiting Vivado at Sat Jan 15 13:48:37 2022...

*** Running vivado
    with args -log hydro_spartan_7.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hydro_spartan_7.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source hydro_spartan_7.tcl -notrace
Command: open_checkpoint hydro_spartan_7_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1126.004 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7s50ftgb196-2
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.872 . Memory (MB): peak = 1126.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2722 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'FPGA_system/mb_system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1681.020 ; gain = 19.727
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1681.020 ; gain = 19.727
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1681.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 95 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances
  SRLC16E => SRL16E: 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1682.215 ; gain = 556.211
INFO: [Memdata 28-208] The XPM instance: <FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst> is part of IP: <FPGA_system/mb_system_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force hydro_spartan_7.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer FPGA_system/spi_0_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/Delay1_out1_reg input PhaseHydrophones/u_Calcul_Direction/Delay1_out1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/Delay2_out1_reg input PhaseHydrophones/u_Calcul_Direction/Delay2_out1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg input PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/MatrixMultiply_0_0 input PhaseHydrophones/u_Calcul_Direction/MatrixMultiply_0_0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/tmp_MatrixMultiply_dotp_1_1 input PhaseHydrophones/u_Calcul_Direction/tmp_MatrixMultiply_dotp_1_1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/tmp_MatrixMultiply_dotp_2 input PhaseHydrophones/u_Calcul_Direction/tmp_MatrixMultiply_dotp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product1_out1 input PhaseHydrophones/u_FFTs/Product1_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product1_out1 input PhaseHydrophones/u_FFTs/Product1_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product2_out1 input PhaseHydrophones/u_FFTs/Product2_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product2_out1 input PhaseHydrophones/u_FFTs/Product2_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product3_out1 input PhaseHydrophones/u_FFTs/Product3_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product3_out1 input PhaseHydrophones/u_FFTs/Product3_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product_out1 input PhaseHydrophones/u_FFTs/Product_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product_out1 input PhaseHydrophones/u_FFTs/Product_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out input PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out input PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out__0 input PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out__0 input PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC RTSTAT-10] No routable loads: 5 net(s) have no routable loads. The problem bus(es) and/or net(s) are FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[3], FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[4], FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[5], FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[6], and FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[7].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/franc/hydro_spartan_7/HydroE21.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 5017824 bits.
Writing bitstream ./hydro_spartan_7.bit...
Writing bitstream ./hydro_spartan_7.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 2304.574 ; gain = 601.551
INFO: [Common 17-206] Exiting Vivado at Sun Jan 16 08:48:29 2022...

*** Running vivado
    with args -log hydro_spartan_7.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hydro_spartan_7.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source hydro_spartan_7.tcl -notrace
Command: open_checkpoint hydro_spartan_7_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1117.141 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7s50ftgb196-2
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.919 . Memory (MB): peak = 1117.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2722 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'FPGA_system/mb_system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.566 ; gain = 19.641
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.566 ; gain = 19.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1680.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 95 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances
  SRLC16E => SRL16E: 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1681.742 ; gain = 564.602
INFO: [Memdata 28-208] The XPM instance: <FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst> is part of IP: <FPGA_system/mb_system_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force hydro_spartan_7.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer FPGA_system/spi_0_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/Delay1_out1_reg input PhaseHydrophones/u_Calcul_Direction/Delay1_out1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/Delay2_out1_reg input PhaseHydrophones/u_Calcul_Direction/Delay2_out1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg input PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/MatrixMultiply_0_0 input PhaseHydrophones/u_Calcul_Direction/MatrixMultiply_0_0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/tmp_MatrixMultiply_dotp_1_1 input PhaseHydrophones/u_Calcul_Direction/tmp_MatrixMultiply_dotp_1_1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_Calcul_Direction/tmp_MatrixMultiply_dotp_2 input PhaseHydrophones/u_Calcul_Direction/tmp_MatrixMultiply_dotp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product1_out1 input PhaseHydrophones/u_FFTs/Product1_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product1_out1 input PhaseHydrophones/u_FFTs/Product1_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product2_out1 input PhaseHydrophones/u_FFTs/Product2_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product2_out1 input PhaseHydrophones/u_FFTs/Product2_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product3_out1 input PhaseHydrophones/u_FFTs/Product3_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product3_out1 input PhaseHydrophones/u_FFTs/Product3_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product_out1 input PhaseHydrophones/u_FFTs/Product_out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_FFTs/Product_out1 input PhaseHydrophones/u_FFTs/Product_out1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out input PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out input PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out__0 input PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out__0 input PhaseHydrophones/u_SNR_Check/Multiply_Accumulate_multiply_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC RTSTAT-10] No routable loads: 5 net(s) have no routable loads. The problem bus(es) and/or net(s) are FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[3], FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[4], FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[5], FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[6], and FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/GPO1[7].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/franc/hydro_spartan_7/HydroE21.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 5017824 bits.
Writing bitstream ./hydro_spartan_7.bit...
Writing bitstream ./hydro_spartan_7.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 2307.734 ; gain = 605.156
INFO: [Common 17-206] Exiting Vivado at Sun Jan 16 11:22:31 2022...
