#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Oct 30 14:59:13 2022
# Process ID: 318591
# Current directory: /home/btech/cs1210549/Assignment2/Assignment2.runs/impl_1
# Command line: vivado -log Main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Main.tcl -notrace
# Log file: /home/btech/cs1210549/Assignment2/Assignment2.runs/impl_1/Main.vdi
# Journal file: /home/btech/cs1210549/Assignment2/Assignment2.runs/impl_1/vivado.jou
# Running On: dhd, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 12, Host memory: 33337 MB
#-----------------------------------------------------------
source Main.tcl -notrace
Command: link_design -top Main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2610.988 ; gain = 0.000 ; free physical = 17632 ; free virtual = 36821
INFO: [Netlist 29-17] Analyzing 276 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/btech/cs1210549/Assignment2/Assignment2.srcs/constrs_1/new/basys3_2.xdc]
Finished Parsing XDC File [/home/btech/cs1210549/Assignment2/Assignment2.srcs/constrs_1/new/basys3_2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.016 ; gain = 0.000 ; free physical = 17531 ; free virtual = 36720
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2731.047 ; gain = 64.031 ; free physical = 17518 ; free virtual = 36707

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1efe7ebf3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2731.047 ; gain = 0.000 ; free physical = 17144 ; free virtual = 36333

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter cn/an2[0]_i_3 into driver instance cn/an2[0]_i_15, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter cn/an2[0]_i_4 into driver instance cn/an2[0]_i_16, which resulted in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15c3369ec

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2925.188 ; gain = 0.000 ; free physical = 16896 ; free virtual = 36086
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b36f63dc

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2925.188 ; gain = 0.000 ; free physical = 16896 ; free virtual = 36086
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17e313cf4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2925.188 ; gain = 0.000 ; free physical = 16896 ; free virtual = 36086
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17e313cf4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2957.203 ; gain = 32.016 ; free physical = 16896 ; free virtual = 36086
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17e313cf4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2957.203 ; gain = 32.016 ; free physical = 16896 ; free virtual = 36086
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17e313cf4

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2957.203 ; gain = 32.016 ; free physical = 16896 ; free virtual = 36086
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.203 ; gain = 0.000 ; free physical = 16896 ; free virtual = 36086
Ending Logic Optimization Task | Checksum: 24f097100

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2957.203 ; gain = 32.016 ; free physical = 16896 ; free virtual = 36086

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 24f097100

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.203 ; gain = 0.000 ; free physical = 16896 ; free virtual = 36086

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24f097100

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.203 ; gain = 0.000 ; free physical = 16896 ; free virtual = 36086

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.203 ; gain = 0.000 ; free physical = 16896 ; free virtual = 36086
Ending Netlist Obfuscation Task | Checksum: 24f097100

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2957.203 ; gain = 0.000 ; free physical = 16896 ; free virtual = 36086
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3005.227 ; gain = 40.020 ; free physical = 16884 ; free virtual = 36074
INFO: [Common 17-1381] The checkpoint '/home/btech/cs1210549/Assignment2/Assignment2.runs/impl_1/Main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_drc_opted.rpt -pb Main_drc_opted.pb -rpx Main_drc_opted.rpx
Command: report_drc -file Main_drc_opted.rpt -pb Main_drc_opted.pb -rpx Main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/btech/cs1210549/Assignment2/Assignment2.runs/impl_1/Main_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16810 ; free virtual = 36000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15ce070c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16810 ; free virtual = 36000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16810 ; free virtual = 36000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 45a32e5d

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16843 ; free virtual = 36033

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f04b0294

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16859 ; free virtual = 36049

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f04b0294

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16859 ; free virtual = 36049
Phase 1 Placer Initialization | Checksum: f04b0294

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16859 ; free virtual = 36049

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8a6a9ce6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16853 ; free virtual = 36043

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 88b7561f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16858 ; free virtual = 36048

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 88b7561f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16858 ; free virtual = 36048

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 4, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 4 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16835 ; free virtual = 36025

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |              0  |                     4  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 11a44f950

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16835 ; free virtual = 36025
Phase 2.4 Global Placement Core | Checksum: 1b5e029ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16835 ; free virtual = 36025
Phase 2 Global Placement | Checksum: 1b5e029ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16835 ; free virtual = 36025

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a9c3956b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16835 ; free virtual = 36025

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 295199635

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16834 ; free virtual = 36024

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27c3839f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16834 ; free virtual = 36024

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f162b3e7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16834 ; free virtual = 36024

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d7e93a4e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16828 ; free virtual = 36018

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 262c02549

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16828 ; free virtual = 36018

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18fe5a4d8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16828 ; free virtual = 36018

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11ada2aab

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16828 ; free virtual = 36018

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 155c3457e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16829 ; free virtual = 36019
Phase 3 Detail Placement | Checksum: 155c3457e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16829 ; free virtual = 36019

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: db20bd59

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.571 | TNS=-206.384 |
Phase 1 Physical Synthesis Initialization | Checksum: 14e77abd2

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16828 ; free virtual = 36018
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ad31f729

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16828 ; free virtual = 36018
Phase 4.1.1.1 BUFG Insertion | Checksum: db20bd59

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16828 ; free virtual = 36018

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-20.581. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 14282c58f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16827 ; free virtual = 36018

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16827 ; free virtual = 36018
Phase 4.1 Post Commit Optimization | Checksum: 14282c58f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16827 ; free virtual = 36018

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14282c58f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16827 ; free virtual = 36018

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 14282c58f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16827 ; free virtual = 36018
Phase 4.3 Placer Reporting | Checksum: 14282c58f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16827 ; free virtual = 36018

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16827 ; free virtual = 36018

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16827 ; free virtual = 36018
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12dae3761

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16827 ; free virtual = 36018
Ending Placer Task | Checksum: 93baf343

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16827 ; free virtual = 36018
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16840 ; free virtual = 36031
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16840 ; free virtual = 36033
INFO: [Common 17-1381] The checkpoint '/home/btech/cs1210549/Assignment2/Assignment2.runs/impl_1/Main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16834 ; free virtual = 36024
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_placed.rpt -pb Main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16840 ; free virtual = 36030
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.21s |  WALL: 0.07s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16812 ; free virtual = 36003

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.581 | TNS=-189.906 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a261a5f3

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16812 ; free virtual = 36003
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.581 | TNS=-189.906 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1a261a5f3

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16811 ; free virtual = 36002

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.581 | TNS=-189.906 |
INFO: [Physopt 32-702] Processed net cn/an2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cn/count2_reg[0]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net cn/count2_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.558 | TNS=-189.561 |
INFO: [Physopt 32-702] Processed net cn/count2_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net cn/an1[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.550 | TNS=-189.461 |
INFO: [Physopt 32-702] Processed net cn/an1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net cn/an1[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.532 | TNS=-189.425 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net cn/an1[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.508 | TNS=-189.259 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net cn/an1[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.453 | TNS=-189.149 |
INFO: [Physopt 32-702] Processed net cn/an1[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net cn/an1[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.443 | TNS=-188.842 |
INFO: [Physopt 32-702] Processed net cn/an1[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_9_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_19_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_102_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_243_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_417_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_526_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.413 | TNS=-188.632 |
INFO: [Physopt 32-663] Processed net cn/an2[0]_i_324_n_0.  Re-placed instance cn/an2[0]_i_324
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_324_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.336 | TNS=-188.093 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_425_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.293 | TNS=-187.792 |
INFO: [Physopt 32-663] Processed net cn/an2[0]_i_430_n_0.  Re-placed instance cn/an2[0]_i_430
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_430_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.280 | TNS=-187.701 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_333_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_333_comp.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_465_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.279 | TNS=-187.694 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_429_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.271 | TNS=-187.638 |
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_518_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_436_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.270 | TNS=-187.631 |
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_333_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_333_comp_1.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_455_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.267 | TNS=-187.610 |
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_611_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_528_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.259 | TNS=-187.554 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_425_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_425_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_425_comp.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_455_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.252 | TNS=-187.509 |
INFO: [Physopt 32-663] Processed net cn/an2[0]_i_439_n_0.  Re-placed instance cn/an2[0]_i_439
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_439_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.251 | TNS=-187.502 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_434_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.248 | TNS=-187.481 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_439_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.231 | TNS=-187.362 |
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_425_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_425_comp_1.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_465_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.219 | TNS=-187.278 |
INFO: [Physopt 32-663] Processed net cn/an2[0]_i_430_n_0.  Re-placed instance cn/an2[0]_i_430
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_430_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.216 | TNS=-187.257 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_438_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.207 | TNS=-187.194 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_323_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.189 | TNS=-187.068 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net cn/an2[0]_i_305_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_305_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_305_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_305_comp.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_411_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.178 | TNS=-186.991 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_612_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.165 | TNS=-186.900 |
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_326_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_326_comp.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_465_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.160 | TNS=-186.870 |
INFO: [Physopt 32-663] Processed net cn/an1[3]_i_5_n_0.  Re-placed instance cn/an1[3]_i_5
INFO: [Physopt 32-735] Processed net cn/an1[3]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.158 | TNS=-186.866 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net cn/an1[3]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.153 | TNS=-186.856 |
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_9_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_19_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_49_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_243_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cn/an2[0]_i_317_n_0.  Re-placed instance cn/an2[0]_i_317
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_317_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.149 | TNS=-186.788 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_437_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.145 | TNS=-186.760 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_524_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.144 | TNS=-186.753 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_324_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_324_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_324_comp.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_462_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.144 | TNS=-186.753 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_436_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_436_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_436_comp.
INFO: [Physopt 32-735] Processed net cn/an1[3]_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.139 | TNS=-186.718 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_523_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.135 | TNS=-186.690 |
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_436_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_436_comp_1.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_460_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.131 | TNS=-186.663 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_431_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.130 | TNS=-186.656 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_323_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_323_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_323_comp.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_460_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.129 | TNS=-186.649 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_426_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.128 | TNS=-186.642 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_525_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.122 | TNS=-186.600 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_430_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_430_comp.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_459_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.113 | TNS=-186.537 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_459_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_459_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_459_comp_1.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_562_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.093 | TNS=-186.397 |
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_333_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_333_comp.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_574_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.090 | TNS=-186.376 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_431_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.082 | TNS=-186.320 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_614_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.079 | TNS=-186.299 |
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_425_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_425_comp.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_453_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.070 | TNS=-186.236 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_438_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_438_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_438_comp.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_463_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.061 | TNS=-186.174 |
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_324_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_324_comp_1.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_461_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.041 | TNS=-186.034 |
INFO: [Physopt 32-663] Processed net cn/an2[0]_i_423_n_0.  Re-placed instance cn/an2[0]_i_423
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_423_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.040 | TNS=-186.027 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_433_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.033 | TNS=-185.978 |
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_333_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_333_comp_2.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_574_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.021 | TNS=-185.894 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_523_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.019 | TNS=-185.880 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_433_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.019 | TNS=-185.880 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_615_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.017 | TNS=-185.866 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_613_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.015 | TNS=-185.852 |
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_326_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_326_comp_1.
INFO: [Physopt 32-735] Processed net cn/an1[3]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.011 | TNS=-185.824 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_432_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.009 | TNS=-185.810 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.995 | TNS=-185.712 |
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_323_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_323_comp_1.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_306_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.993 | TNS=-185.698 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_523_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.988 | TNS=-185.663 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_528_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_528_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_528_comp.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_306_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.985 | TNS=-185.642 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_306_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_306_comp_3.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_414_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.985 | TNS=-185.642 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_651_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.984 | TNS=-185.635 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_428_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.975 | TNS=-185.572 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_652_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.966 | TNS=-185.509 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_423_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.952 | TNS=-185.411 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_523_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_455_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.951 | TNS=-185.404 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_434_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.944 | TNS=-185.355 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_525_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_463_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_463_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_463_comp_1.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_570_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.942 | TNS=-185.341 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_465_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_465_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_465_comp_4.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_574_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.938 | TNS=-185.313 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_433_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.937 | TNS=-185.306 |
INFO: [Physopt 32-702] Processed net cn/an26[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an25[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net cn/an2[0]_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_31_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2_reg[0]_i_71_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2_reg[0]_i_176_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_92[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_514_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_510_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an2[0]_i_510_n_0. Critical path length was reduced through logic transformation on cell an2[0]_i_510_comp.
INFO: [Physopt 32-735] Processed net an2[0]_i_608_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.897 | TNS=-184.986 |
INFO: [Physopt 32-702] Processed net an1[3]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an1[3]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an1[3]_i_168_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_168_comp.
INFO: [Physopt 32-735] Processed net an1[3]_i_208_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.850 | TNS=-184.610 |
INFO: [Physopt 32-702] Processed net an1[3]_i_132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an1[3]_i_132_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_132_comp.
INFO: [Physopt 32-735] Processed net an1[3]_i_175_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.828 | TNS=-184.434 |
INFO: [Physopt 32-702] Processed net an2[0]_i_512_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an2[0]_i_512_n_0. Critical path length was reduced through logic transformation on cell an2[0]_i_512_comp.
INFO: [Physopt 32-735] Processed net an2[0]_i_610_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.819 | TNS=-184.362 |
INFO: [Physopt 32-702] Processed net an1[3]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an1[3]_i_165_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_165_comp.
INFO: [Physopt 32-735] Processed net an1[3]_i_205_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.817 | TNS=-184.346 |
INFO: [Physopt 32-702] Processed net an2[0]_i_515_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an2[0]_i_515_n_0. Critical path length was reduced through logic transformation on cell an2[0]_i_515_comp.
INFO: [Physopt 32-735] Processed net an2[0]_i_608_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.809 | TNS=-184.282 |
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an1[3]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an1[3]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an1[3]_i_40_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_40_comp.
INFO: [Physopt 32-735] Processed net an1[3]_i_69_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.801 | TNS=-184.218 |
INFO: [Physopt 32-702] Processed net cn/count2_reg[16]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_164_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_249_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_357_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.717 | TNS=-183.546 |
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an2[0]_i_25_n_0. Critical path length was reduced through logic transformation on cell an2[0]_i_25_comp.
INFO: [Physopt 32-735] Processed net an2[0]_i_62_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.708 | TNS=-183.474 |
INFO: [Physopt 32-702] Processed net an2[0]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an2[0]_i_26_n_0. Critical path length was reduced through logic transformation on cell an2[0]_i_26_comp.
INFO: [Physopt 32-735] Processed net an2[0]_i_63_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.695 | TNS=-183.370 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_353_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.675 | TNS=-183.210 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_355_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.675 | TNS=-183.210 |
INFO: [Physopt 32-702] Processed net an1[3]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net an2[0]_i_64_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net an2[0]_i_64_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net an2[0]_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.672 | TNS=-183.186 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_354_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.670 | TNS=-183.170 |
INFO: [Physopt 32-710] Processed net an1[3]_i_41_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_41_comp.
INFO: [Physopt 32-735] Processed net an2[0]_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.668 | TNS=-183.154 |
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_275_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_390_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_492_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_602_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.667 | TNS=-183.146 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_495_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.598 | TNS=-182.594 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_298_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.597 | TNS=-182.586 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_397_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.584 | TNS=-182.482 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_396_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.584 | TNS=-182.482 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_602_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.570 | TNS=-182.370 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_357_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.568 | TNS=-182.354 |
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an34[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an35[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an0_reg[2]_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an0_reg[2]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an3_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an3[3]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net cn/an1[0]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.565 | TNS=-182.299 |
INFO: [Physopt 32-702] Processed net cn/an2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net cn/an2[2]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.516 | TNS=-182.250 |
INFO: [Physopt 32-702] Processed net cn/an1[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net cn/an1[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.490 | TNS=-181.781 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net cn/an2[3]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.473 | TNS=-181.764 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net cn/an1[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.464 | TNS=-181.755 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net cn/an1[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net cn/an2[3]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/count2_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_9_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_19_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_49_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_243_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_326_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net cn/an2[0]_i_424_n_0.  Re-placed instance cn/an2[0]_i_424
INFO: [Physopt 32-735] Processed net cn/an2[0]_i_424_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_331_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net cn/an2[0]_i_324_n_0.  Re-placed instance cn/an2[0]_i_324_comp_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_423_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_437_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_244_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_460_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_448_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an26[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_628_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an25[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_31_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2_reg[0]_i_71_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_92[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an1[3]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net an1[3]_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an1[3]_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/count2_reg[24]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_164_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an34[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an35[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an3[3]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 1a261a5f3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16851 ; free virtual = 36009

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net cn/an2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cn/count2_reg[0]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net cn/count2_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_9_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_19_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_49_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_243_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cn/an2[0]_i_423_n_0.  Re-placed instance cn/an2[0]_i_423
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_332_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_332_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_332_comp.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_417_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_518_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_430_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_430_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_430_comp_1.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_611_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_430_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_430_comp.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_332_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_332_comp_1.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_423_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_423_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_423_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_433_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_461_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_461_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_461_comp_2.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_424_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_424_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_424_comp.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_437_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_437_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_437_comp.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_425_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cn/an2[0]_i_574_n_0.  Re-placed instance cn/an2[0]_i_574
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_438_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_438_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_438_comp_1.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_439_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_439_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_439_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_437_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_437_comp_1.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_612_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cn/an1[3]_i_26_n_0. Critical path length was reduced through logic transformation on cell cn/an1[3]_i_26_comp_2.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_244_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_314_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_435_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-710] Processed net cn/an2[0]_i_424_n_0. Critical path length was reduced through logic transformation on cell cn/an2[0]_i_424_comp_1.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_305_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an26[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an25[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net cn/an2[0]_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_31_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2_reg[0]_i_71_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2_reg[0]_i_176_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_92[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an1[3]_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an1[3]_i_136_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_136_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an1[3]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an1[3]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an1[3]_i_38_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_38_comp.
INFO: [Physopt 32-702] Processed net an2[0]_i_517_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an2[0]_i_513_n_0. Critical path length was reduced through logic transformation on cell an2[0]_i_513_comp.
INFO: [Physopt 32-702] Processed net an1[3]_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an1[3]_i_166_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_166_comp.
INFO: [Physopt 32-702] Processed net an1[3]_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an1[3]_i_167_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_167_comp.
INFO: [Physopt 32-702] Processed net an1[3]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an1[3]_i_45_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_45_comp.
INFO: [Physopt 32-702] Processed net an2[0]_i_514_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an2[0]_i_514_n_0. Critical path length was reduced through logic transformation on cell an2[0]_i_514_comp.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an2[0]_i_23_n_0. Critical path length was reduced through logic transformation on cell an2[0]_i_23_comp.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2_reg[0]_i_71_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_61[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net an1[3]_i_133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an1[3]_i_133_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_133_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_367_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_469_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_634_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2_reg[0]_i_639_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_676_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_30[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an2[0]_i_40_n_0. Critical path length was reduced through logic transformation on cell an2[0]_i_40_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net an1[3]_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an1[3]_i_135_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_135_comp.
INFO: [Physopt 32-702] Processed net an1[3]_i_171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an1[3]_i_171_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_171_comp.
INFO: [Physopt 32-702] Processed net an1[3]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an1[3]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net an1[3]_i_39_n_0. Critical path length was reduced through logic transformation on cell an1[3]_i_39_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net an1[3]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an1[3]_i_181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/count2_reg[20]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_164_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_249_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_275_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an34[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an35[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an0_reg[2]_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an0_reg[2]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an3_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an3[3]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/count2_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_9_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_19_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_49_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_243_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_612_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_305_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an26[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an25[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2_reg[0]_i_31_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2_reg[0]_i_71_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an2[0]_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_92[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an1[3]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net an1[3]_i_181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/count2_reg[20]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1[3]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an1_reg[3]_i_164_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[0]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an34[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an35[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an3[3]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cn/an2[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1a261a5f3

Time (s): cpu = 00:01:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16845 ; free virtual = 36004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16845 ; free virtual = 36004
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-19.120 | TNS=-179.234 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.461  |         10.672  |            6  |              0  |                   165  |           0  |           2  |  00:00:17  |
|  Total          |          1.461  |         10.672  |            6  |              0  |                   165  |           0  |           3  |  00:00:17  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16845 ; free virtual = 36004
Ending Physical Synthesis Task | Checksum: f992b5bb

Time (s): cpu = 00:01:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16845 ; free virtual = 36004
INFO: [Common 17-83] Releasing license: Implementation
737 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:17 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16847 ; free virtual = 36006
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16850 ; free virtual = 36011
INFO: [Common 17-1381] The checkpoint '/home/btech/cs1210549/Assignment2/Assignment2.runs/impl_1/Main_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 102130b8 ConstDB: 0 ShapeSum: 6efb8b4a RouteDB: 0
Post Restoration Checksum: NetGraph: 41fc88ea NumContArr: 4ae4c262 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 8ce14b4c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3141.816 ; gain = 0.000 ; free physical = 16749 ; free virtual = 35909

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 8ce14b4c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.266 ; gain = 14.449 ; free physical = 16715 ; free virtual = 35875

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8ce14b4c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.266 ; gain = 14.449 ; free physical = 16715 ; free virtual = 35875
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10921dd2d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3167.266 ; gain = 25.449 ; free physical = 16708 ; free virtual = 35867
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.632| TNS=-173.430| WHS=-0.071 | THS=-0.382 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1807
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1807
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 150b2fa68

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3171.266 ; gain = 29.449 ; free physical = 16706 ; free virtual = 35865

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 150b2fa68

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3171.266 ; gain = 29.449 ; free physical = 16706 ; free virtual = 35865
Phase 3 Initial Routing | Checksum: 29485c55f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3171.266 ; gain = 29.449 ; free physical = 16718 ; free virtual = 35874

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1442
 Number of Nodes with overlaps = 697
 Number of Nodes with overlaps = 446
 Number of Nodes with overlaps = 308
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.198| TNS=-228.078| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d38bbea5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3183.266 ; gain = 41.449 ; free physical = 16721 ; free virtual = 35877

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 602
 Number of Nodes with overlaps = 463
 Number of Nodes with overlaps = 305
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.233| TNS=-223.178| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ee6d8314

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 3183.266 ; gain = 41.449 ; free physical = 16720 ; free virtual = 35877
Phase 4 Rip-up And Reroute | Checksum: ee6d8314

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 3183.266 ; gain = 41.449 ; free physical = 16720 ; free virtual = 35877

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: dc081429

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 3183.266 ; gain = 41.449 ; free physical = 16720 ; free virtual = 35877
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.119| TNS=-226.965| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1700e98fe

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 3193.266 ; gain = 51.449 ; free physical = 16719 ; free virtual = 35875

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1700e98fe

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 3193.266 ; gain = 51.449 ; free physical = 16719 ; free virtual = 35875
Phase 5 Delay and Skew Optimization | Checksum: 1700e98fe

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 3193.266 ; gain = 51.449 ; free physical = 16719 ; free virtual = 35875

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cf5adaa7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3193.266 ; gain = 51.449 ; free physical = 16719 ; free virtual = 35875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.876| TNS=-219.781| WHS=0.216  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cf5adaa7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3193.266 ; gain = 51.449 ; free physical = 16719 ; free virtual = 35875
Phase 6 Post Hold Fix | Checksum: 1cf5adaa7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3193.266 ; gain = 51.449 ; free physical = 16719 ; free virtual = 35875

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.05979 %
  Global Horizontal Routing Utilization  = 1.598 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X31Y10 -> INT_R_X31Y10

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 1ad5c6886

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3193.266 ; gain = 51.449 ; free physical = 16719 ; free virtual = 35875

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ad5c6886

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3193.266 ; gain = 51.449 ; free physical = 16716 ; free virtual = 35873

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21bc57fc0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3209.273 ; gain = 67.457 ; free physical = 16716 ; free virtual = 35873

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-20.876| TNS=-219.781| WHS=0.216  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 21bc57fc0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3209.273 ; gain = 67.457 ; free physical = 16716 ; free virtual = 35873
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3209.273 ; gain = 67.457 ; free physical = 16754 ; free virtual = 35910

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
755 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:23 . Memory (MB): peak = 3209.273 ; gain = 67.457 ; free physical = 16754 ; free virtual = 35910
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3209.273 ; gain = 0.000 ; free physical = 16743 ; free virtual = 35902
INFO: [Common 17-1381] The checkpoint '/home/btech/cs1210549/Assignment2/Assignment2.runs/impl_1/Main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_drc_routed.rpt -pb Main_drc_routed.pb -rpx Main_drc_routed.rpx
Command: report_drc -file Main_drc_routed.rpt -pb Main_drc_routed.pb -rpx Main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/btech/cs1210549/Assignment2/Assignment2.runs/impl_1/Main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
Command: report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/btech/cs1210549/Assignment2/Assignment2.runs/impl_1/Main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
Command: report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
767 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Main_route_status.rpt -pb Main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Main_bus_skew_routed.rpt -pb Main_bus_skew_routed.pb -rpx Main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Oct 30 15:00:17 2022...
#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Oct 30 15:00:42 2022
# Process ID: 368388
# Current directory: /home/btech/cs1210549/Assignment2/Assignment2.runs/impl_1
# Command line: vivado -log Main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Main.tcl -notrace
# Log file: /home/btech/cs1210549/Assignment2/Assignment2.runs/impl_1/Main.vdi
# Journal file: /home/btech/cs1210549/Assignment2/Assignment2.runs/impl_1/vivado.jou
# Running On: dhd, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 12, Host memory: 33337 MB
#-----------------------------------------------------------
source Main.tcl -notrace
Command: open_checkpoint Main_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2602.059 ; gain = 0.000 ; free physical = 17959 ; free virtual = 37128
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2602.082 ; gain = 0.000 ; free physical = 17646 ; free virtual = 36816
INFO: [Netlist 29-17] Analyzing 276 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2666.113 ; gain = 0.000 ; free physical = 17099 ; free virtual = 36269
Restored from archive | CPU: 0.080000 secs | Memory: 3.895569 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2666.113 ; gain = 0.000 ; free physical = 17099 ; free virtual = 36269
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.113 ; gain = 0.000 ; free physical = 17099 ; free virtual = 36269
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1 (64-bit) build 3526262
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.113 ; gain = 64.055 ; free physical = 17098 ; free virtual = 36268
Command: write_bitstream -force Main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3080.121 ; gain = 414.008 ; free physical = 17048 ; free virtual = 36221
INFO: [Common 17-206] Exiting Vivado at Sun Oct 30 15:01:06 2022...
