[2025-09-17 01:42:48] START suite=qualcomm_srv trace=srv698_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv698_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2611886 heartbeat IPC: 3.829 cumulative IPC: 3.829 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5045139 heartbeat IPC: 4.11 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5045139 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5045139 cumulative IPC: 3.964 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13422930 heartbeat IPC: 1.194 cumulative IPC: 1.194 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22083936 heartbeat IPC: 1.155 cumulative IPC: 1.174 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 30639177 heartbeat IPC: 1.169 cumulative IPC: 1.172 (Simulation time: 00 hr 04 min 30 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 39000333 heartbeat IPC: 1.196 cumulative IPC: 1.178 (Simulation time: 00 hr 05 min 33 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 47500148 heartbeat IPC: 1.176 cumulative IPC: 1.178 (Simulation time: 00 hr 06 min 36 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55902388 heartbeat IPC: 1.19 cumulative IPC: 1.18 (Simulation time: 00 hr 07 min 44 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 64385419 heartbeat IPC: 1.179 cumulative IPC: 1.18 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 72887816 heartbeat IPC: 1.176 cumulative IPC: 1.179 (Simulation time: 00 hr 09 min 59 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv698_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 81306414 heartbeat IPC: 1.188 cumulative IPC: 1.18 (Simulation time: 00 hr 11 min 06 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 84579065 cumulative IPC: 1.182 (Simulation time: 00 hr 12 min 10 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 84579065 cumulative IPC: 1.182 (Simulation time: 00 hr 12 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv698_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.182 instructions: 100000001 cycles: 84579065
CPU 0 Branch Prediction Accuracy: 91.57% MPKI: 14.87 Average ROB Occupancy at Mispredict: 27.85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2792
BRANCH_INDIRECT: 0.4204
BRANCH_CONDITIONAL: 12.49
BRANCH_DIRECT_CALL: 0.7083
BRANCH_INDIRECT_CALL: 0.5179
BRANCH_RETURN: 0.4577


====Backend Stall Breakdown====
ROB_STALL: 141463
LQ_STALL: 0
SQ_STALL: 553833


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 126.316666
REPLAY_LOAD: 69.445206
NON_REPLAY_LOAD: 14.387664

== Total ==
ADDR_TRANS: 15158
REPLAY_LOAD: 10139
NON_REPLAY_LOAD: 116166

== Counts ==
ADDR_TRANS: 120
REPLAY_LOAD: 146
NON_REPLAY_LOAD: 8074

cpu0->cpu0_STLB TOTAL        ACCESS:    1762678 HIT:    1757770 MISS:       4908 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1762678 HIT:    1757770 MISS:       4908 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 206.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7704567 HIT:    6759062 MISS:     945505 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6249985 HIT:    5462191 MISS:     787794 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     535588 HIT:     394658 MISS:     140930 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     909788 HIT:     901493 MISS:       8295 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9206 HIT:        720 MISS:       8486 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.95 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14436625 HIT:    8058729 MISS:    6377896 MSHR_MERGE:    1534830
cpu0->cpu0_L1I LOAD         ACCESS:   14436625 HIT:    8058729 MISS:    6377896 MSHR_MERGE:    1534830
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.75 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29901952 HIT:   26555788 MISS:    3346164 MSHR_MERGE:    1394419
cpu0->cpu0_L1D LOAD         ACCESS:   16864871 HIT:   15110257 MISS:    1754614 MSHR_MERGE:     347666
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13026843 HIT:   11444515 MISS:    1582328 MSHR_MERGE:    1046737
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10238 HIT:       1016 MISS:       9222 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.96 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12074770 HIT:   10341389 MISS:    1733381 MSHR_MERGE:     873678
cpu0->cpu0_ITLB LOAD         ACCESS:   12074770 HIT:   10341389 MISS:    1733381 MSHR_MERGE:     873678
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.117 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28278413 HIT:   27072475 MISS:    1205938 MSHR_MERGE:     302964
cpu0->cpu0_DTLB LOAD         ACCESS:   28278413 HIT:   27072475 MISS:    1205938 MSHR_MERGE:     302964
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.02 cycles
cpu0->LLC TOTAL        ACCESS:    1143581 HIT:    1075246 MISS:      68335 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     787794 HIT:     762076 MISS:      25718 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     140929 HIT:     102817 MISS:      38112 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     206372 HIT:     206122 MISS:        250 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8486 HIT:       4231 MISS:       4255 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4177
  ROW_BUFFER_MISS:      63906
  AVG DBUS CONGESTED CYCLE: 3.64
Channel 0 WQ ROW_BUFFER_HIT:       1557
  ROW_BUFFER_MISS:      32488
  FULL:          0
Channel 0 REFRESHES ISSUED:       7048

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       533045       412620        73791         4937
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          238          348          185
  STLB miss resolved @ L2C                0          104          162          424          155
  STLB miss resolved @ LLC                0          239          448         2141          880
  STLB miss resolved @ MEM                0            6          201         2116         2336

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157732        52662      1138378       126230          575
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          153          142           50
  STLB miss resolved @ L2C                0           31           62           46            7
  STLB miss resolved @ LLC                0          133          281          564           57
  STLB miss resolved @ MEM                0            1           79          281          147
[2025-09-17 01:54:59] END   suite=qualcomm_srv trace=srv698_ap (rc=0)
