$date
	Sun Oct 23 02:47:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#714115
b100 !
1"
#714118
b100 &
b100 %
1$
#714119
0"
#714122
b10 &
b10 %
#714126
b1 &
1#
b1 %
#714130
b0 &
b0 %
0#
0$
#1739731
b1001 !
1"
#1739734
b1001 &
b1001 %
1$
#1739735
0"
#1739738
b11100 &
b11100 %
#1739742
b1110 &
b1110 %
#1739746
b111 &
b111 %
#1739750
b10110 &
b10110 %
#1739754
b1011 &
b1011 %
#1739758
b100010 &
b100010 %
#1739762
b10001 &
b10001 %
#1739766
b110100 &
b110100 %
#1739770
b11010 &
b11010 %
#1739774
b1101 &
b1101 %
#1739778
b101000 &
b101000 %
#1739782
b10100 &
b10100 %
#1739786
b1010 &
b1010 %
#1739790
b101 &
b101 %
#1739794
b10000 &
b10000 %
#1739798
b1000 &
b1000 %
#1739802
b100 &
b100 %
#1739806
b10 &
b10 %
#1739810
b1 &
b1 %
1#
#1739814
b0 &
0#
b0 %
0$
#2750480
b10001 !
1"
#2750482
b10001 &
b10001 %
1$
#2750483
0"
#2750486
b110100 &
b110100 %
#2750490
b11010 &
b11010 %
#2750494
b1101 &
b1101 %
#2750498
b101000 &
b101000 %
#2750502
b10100 &
b10100 %
#2750506
b1010 &
b1010 %
#2750510
b101 &
b101 %
#2750514
b10000 &
b10000 %
#2750518
b1000 &
b1000 %
#2750522
b100 &
b100 %
#2750526
b10 &
b10 %
#2750530
b1 &
b1 %
1#
#2750534
b0 &
0#
b0 %
0$
#4500012
