// Seed: 466491037
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd75
);
  always @(negedge 1) begin : LABEL_0
    disable id_1;
    $unsigned(58);
    ;
  end
  wire  id_2;
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3
  );
  localparam id_4 = 1;
  wire _id_5;
  localparam id_6 = -1;
  wire id_7;
  wire [id_5 : -1] id_8;
  always @(posedge id_8 or 1 == -1) $signed(76);
  ;
endmodule
