Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 13 15:06:32 2025
| Host         : DESKTOP-OGE0C9T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file runningled_timing_summary_routed.rpt -pb runningled_timing_summary_routed.pb -rpx runningled_timing_summary_routed.rpx -warn_on_violation
| Design       : runningled
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.100        0.000                      0                   72        0.225        0.000                      0                   72        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.100        0.000                      0                   72        0.225        0.000                      0                   72        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.828ns (18.775%)  route 3.582ns (81.225%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.864     5.938    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.833     7.227    counter_reg[7]
    SLICE_X112Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.351 r  led[3]_i_6/O
                         net (fo=1, routed)           0.664     8.015    led[3]_i_6_n_0
    SLICE_X112Y94        LUT6 (Prop_lut6_I4_O)        0.124     8.139 f  led[3]_i_2/O
                         net (fo=2, routed)           0.815     8.954    led[3]_i_2_n_0
    SLICE_X112Y98        LUT5 (Prop_lut5_I4_O)        0.124     9.078 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.270    10.348    counter[0]_i_1_n_0
    SLICE_X113Y90        FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.684    15.448    clock_IBUF_BUFG
    SLICE_X113Y90        FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.463    15.912    
                         clock uncertainty           -0.035    15.876    
    SLICE_X113Y90        FDRE (Setup_fdre_C_R)       -0.429    15.447    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.828ns (18.775%)  route 3.582ns (81.225%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.864     5.938    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.833     7.227    counter_reg[7]
    SLICE_X112Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.351 r  led[3]_i_6/O
                         net (fo=1, routed)           0.664     8.015    led[3]_i_6_n_0
    SLICE_X112Y94        LUT6 (Prop_lut6_I4_O)        0.124     8.139 f  led[3]_i_2/O
                         net (fo=2, routed)           0.815     8.954    led[3]_i_2_n_0
    SLICE_X112Y98        LUT5 (Prop_lut5_I4_O)        0.124     9.078 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.270    10.348    counter[0]_i_1_n_0
    SLICE_X113Y90        FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.684    15.448    clock_IBUF_BUFG
    SLICE_X113Y90        FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.463    15.912    
                         clock uncertainty           -0.035    15.876    
    SLICE_X113Y90        FDRE (Setup_fdre_C_R)       -0.429    15.447    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.828ns (18.775%)  route 3.582ns (81.225%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.864     5.938    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.833     7.227    counter_reg[7]
    SLICE_X112Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.351 r  led[3]_i_6/O
                         net (fo=1, routed)           0.664     8.015    led[3]_i_6_n_0
    SLICE_X112Y94        LUT6 (Prop_lut6_I4_O)        0.124     8.139 f  led[3]_i_2/O
                         net (fo=2, routed)           0.815     8.954    led[3]_i_2_n_0
    SLICE_X112Y98        LUT5 (Prop_lut5_I4_O)        0.124     9.078 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.270    10.348    counter[0]_i_1_n_0
    SLICE_X113Y90        FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.684    15.448    clock_IBUF_BUFG
    SLICE_X113Y90        FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.463    15.912    
                         clock uncertainty           -0.035    15.876    
    SLICE_X113Y90        FDRE (Setup_fdre_C_R)       -0.429    15.447    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.828ns (18.775%)  route 3.582ns (81.225%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.864     5.938    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.833     7.227    counter_reg[7]
    SLICE_X112Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.351 r  led[3]_i_6/O
                         net (fo=1, routed)           0.664     8.015    led[3]_i_6_n_0
    SLICE_X112Y94        LUT6 (Prop_lut6_I4_O)        0.124     8.139 f  led[3]_i_2/O
                         net (fo=2, routed)           0.815     8.954    led[3]_i_2_n_0
    SLICE_X112Y98        LUT5 (Prop_lut5_I4_O)        0.124     9.078 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.270    10.348    counter[0]_i_1_n_0
    SLICE_X113Y90        FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.684    15.448    clock_IBUF_BUFG
    SLICE_X113Y90        FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.463    15.912    
                         clock uncertainty           -0.035    15.876    
    SLICE_X113Y90        FDRE (Setup_fdre_C_R)       -0.429    15.447    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.828ns (18.879%)  route 3.558ns (81.121%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.864     5.938    clock_IBUF_BUFG
    SLICE_X113Y92        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.812     7.206    counter_reg[11]
    SLICE_X112Y92        LUT5 (Prop_lut5_I0_O)        0.124     7.330 r  led[3]_i_6/O
                         net (fo=1, routed)           0.664     7.994    led[3]_i_6_n_0
    SLICE_X112Y94        LUT6 (Prop_lut6_I4_O)        0.124     8.118 f  led[3]_i_2/O
                         net (fo=2, routed)           0.815     8.933    led[3]_i_2_n_0
    SLICE_X112Y98        LUT5 (Prop_lut5_I4_O)        0.124     9.057 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.267    10.323    counter[0]_i_1_n_0
    SLICE_X113Y91        FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.685    15.449    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.463    15.913    
                         clock uncertainty           -0.035    15.877    
    SLICE_X113Y91        FDRE (Setup_fdre_C_R)       -0.429    15.448    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.828ns (18.879%)  route 3.558ns (81.121%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.864     5.938    clock_IBUF_BUFG
    SLICE_X113Y92        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.812     7.206    counter_reg[11]
    SLICE_X112Y92        LUT5 (Prop_lut5_I0_O)        0.124     7.330 r  led[3]_i_6/O
                         net (fo=1, routed)           0.664     7.994    led[3]_i_6_n_0
    SLICE_X112Y94        LUT6 (Prop_lut6_I4_O)        0.124     8.118 f  led[3]_i_2/O
                         net (fo=2, routed)           0.815     8.933    led[3]_i_2_n_0
    SLICE_X112Y98        LUT5 (Prop_lut5_I4_O)        0.124     9.057 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.267    10.323    counter[0]_i_1_n_0
    SLICE_X113Y91        FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.685    15.449    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.463    15.913    
                         clock uncertainty           -0.035    15.877    
    SLICE_X113Y91        FDRE (Setup_fdre_C_R)       -0.429    15.448    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.828ns (18.879%)  route 3.558ns (81.121%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.864     5.938    clock_IBUF_BUFG
    SLICE_X113Y92        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.812     7.206    counter_reg[11]
    SLICE_X112Y92        LUT5 (Prop_lut5_I0_O)        0.124     7.330 r  led[3]_i_6/O
                         net (fo=1, routed)           0.664     7.994    led[3]_i_6_n_0
    SLICE_X112Y94        LUT6 (Prop_lut6_I4_O)        0.124     8.118 f  led[3]_i_2/O
                         net (fo=2, routed)           0.815     8.933    led[3]_i_2_n_0
    SLICE_X112Y98        LUT5 (Prop_lut5_I4_O)        0.124     9.057 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.267    10.323    counter[0]_i_1_n_0
    SLICE_X113Y91        FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.685    15.449    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.463    15.913    
                         clock uncertainty           -0.035    15.877    
    SLICE_X113Y91        FDRE (Setup_fdre_C_R)       -0.429    15.448    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.828ns (18.879%)  route 3.558ns (81.121%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.864     5.938    clock_IBUF_BUFG
    SLICE_X113Y92        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.812     7.206    counter_reg[11]
    SLICE_X112Y92        LUT5 (Prop_lut5_I0_O)        0.124     7.330 r  led[3]_i_6/O
                         net (fo=1, routed)           0.664     7.994    led[3]_i_6_n_0
    SLICE_X112Y94        LUT6 (Prop_lut6_I4_O)        0.124     8.118 f  led[3]_i_2/O
                         net (fo=2, routed)           0.815     8.933    led[3]_i_2_n_0
    SLICE_X112Y98        LUT5 (Prop_lut5_I4_O)        0.124     9.057 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.267    10.323    counter[0]_i_1_n_0
    SLICE_X113Y91        FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.685    15.449    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.463    15.913    
                         clock uncertainty           -0.035    15.877    
    SLICE_X113Y91        FDRE (Setup_fdre_C_R)       -0.429    15.448    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.828ns (19.409%)  route 3.438ns (80.591%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.864     5.938    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.833     7.227    counter_reg[7]
    SLICE_X112Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.351 r  led[3]_i_6/O
                         net (fo=1, routed)           0.664     8.015    led[3]_i_6_n_0
    SLICE_X112Y94        LUT6 (Prop_lut6_I4_O)        0.124     8.139 f  led[3]_i_2/O
                         net (fo=2, routed)           0.815     8.954    led[3]_i_2_n_0
    SLICE_X112Y98        LUT5 (Prop_lut5_I4_O)        0.124     9.078 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.126    10.204    counter[0]_i_1_n_0
    SLICE_X113Y92        FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.685    15.449    clock_IBUF_BUFG
    SLICE_X113Y92        FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.463    15.913    
                         clock uncertainty           -0.035    15.877    
    SLICE_X113Y92        FDRE (Setup_fdre_C_R)       -0.429    15.448    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.828ns (19.409%)  route 3.438ns (80.591%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.449 - 10.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.864     5.938    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.456     6.394 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.833     7.227    counter_reg[7]
    SLICE_X112Y92        LUT5 (Prop_lut5_I1_O)        0.124     7.351 r  led[3]_i_6/O
                         net (fo=1, routed)           0.664     8.015    led[3]_i_6_n_0
    SLICE_X112Y94        LUT6 (Prop_lut6_I4_O)        0.124     8.139 f  led[3]_i_2/O
                         net (fo=2, routed)           0.815     8.954    led[3]_i_2_n_0
    SLICE_X112Y98        LUT5 (Prop_lut5_I4_O)        0.124     9.078 r  counter[0]_i_1/O
                         net (fo=32, routed)          1.126    10.204    counter[0]_i_1_n_0
    SLICE_X113Y92        FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.685    15.449    clock_IBUF_BUFG
    SLICE_X113Y92        FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.463    15.913    
                         clock uncertainty           -0.035    15.877    
    SLICE_X113Y92        FDRE (Setup_fdre_C_R)       -0.429    15.448    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  5.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.871%)  route 0.124ns (43.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.637     1.723    clock_IBUF_BUFG
    SLICE_X112Y99        FDSE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDSE (Prop_fdse_C_Q)         0.164     1.887 r  led_reg[0]/Q
                         net (fo=2, routed)           0.124     2.012    led_OBUF[0]
    SLICE_X112Y99        FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.251    clock_IBUF_BUFG
    SLICE_X112Y99        FDRE                                         r  led_reg[3]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X112Y99        FDRE (Hold_fdre_C_D)         0.063     1.786    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.635     1.721    clock_IBUF_BUFG
    SLICE_X113Y90        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.970    counter_reg_n_0_[3]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.078 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.078    counter_reg[0]_i_2_n_4
    SLICE_X113Y90        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.907     2.249    clock_IBUF_BUFG
    SLICE_X113Y90        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X113Y90        FDRE (Hold_fdre_C_D)         0.105     1.826    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.635     1.721    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.967    counter_reg_n_0_[4]
    SLICE_X113Y91        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.082 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.082    counter_reg[4]_i_1_n_7
    SLICE_X113Y91        FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.907     2.249    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X113Y91        FDRE (Hold_fdre_C_D)         0.105     1.826    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.635     1.721    clock_IBUF_BUFG
    SLICE_X113Y90        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.972    counter_reg_n_0_[2]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.083 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.083    counter_reg[0]_i_2_n_5
    SLICE_X113Y90        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.907     2.249    clock_IBUF_BUFG
    SLICE_X113Y90        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X113Y90        FDRE (Hold_fdre_C_D)         0.105     1.826    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.635     1.721    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.972    counter_reg_n_0_[6]
    SLICE_X113Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.083 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.083    counter_reg[4]_i_1_n_5
    SLICE_X113Y91        FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.907     2.249    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X113Y91        FDRE (Hold_fdre_C_D)         0.105     1.826    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.637     1.723    clock_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  counter_reg[31]/Q
                         net (fo=2, routed)           0.117     1.981    counter_reg[31]
    SLICE_X113Y97        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.089 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.089    counter_reg[28]_i_1_n_4
    SLICE_X113Y97        FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.909     2.251    clock_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  counter_reg[31]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X113Y97        FDRE (Hold_fdre_C_D)         0.105     1.828    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.635     1.721    clock_IBUF_BUFG
    SLICE_X113Y92        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.979    counter_reg[11]
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.087 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.087    counter_reg[8]_i_1_n_4
    SLICE_X113Y92        FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.907     2.249    clock_IBUF_BUFG
    SLICE_X113Y92        FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.105     1.826    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.636     1.722    clock_IBUF_BUFG
    SLICE_X113Y95        FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.980    counter_reg[23]
    SLICE_X113Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.088 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.088    counter_reg[20]_i_1_n_4
    SLICE_X113Y95        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.908     2.250    clock_IBUF_BUFG
    SLICE_X113Y95        FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X113Y95        FDRE (Hold_fdre_C_D)         0.105     1.827    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.636     1.722    clock_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.982    counter_reg[15]
    SLICE_X113Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.090 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.090    counter_reg[12]_i_1_n_4
    SLICE_X113Y93        FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.908     2.250    clock_IBUF_BUFG
    SLICE_X113Y93        FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.105     1.827    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.635     1.721    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.982    counter_reg[7]
    SLICE_X113Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.090 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.090    counter_reg[4]_i_1_n_4
    SLICE_X113Y91        FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.907     2.249    clock_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X113Y91        FDRE (Hold_fdre_C_D)         0.105     1.826    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y90   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y92   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y92   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y93   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y93   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y93   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y93   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y94   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y94   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y97   counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y97   counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y97   counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y97   counter_reg[31]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X112Y99   led_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y99   led_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y99   led_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y99   led_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y92   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y92   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y90   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y90   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y92   counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y92   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y92   counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y92   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y93   counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y93   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y93   counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y93   counter_reg[13]/C



