
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 20 2022 09:12:44 CET (Dec 20 2022 08:12:44 UTC)

// Verification Directory fv/flipflop 

module flipflop(clk, activate, D, Q);
  input clk, activate, D;
  output Q;
  wire clk, activate, D;
  wire Q;
  wire Q_9;
  EDFQD0BWP7T Q_reg(.CP (clk), .D (D), .E (activate), .Q (Q_9));
  BUFFD4BWP7T drc_bufs(.I (Q_9), .Z (Q));
endmodule

