

Implementation tool: Xilinx Vivado v.2025.1.1
Project:             project_1
Solution:            hls
Device target:       xczu3eg-sbva484-1-e
Report date:         Tue Feb 03 23:46:20 EST 2026

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          21149
FF:           23434
DSP:              2
BRAM:            51
URAM:             0
LATCH:            0
SRL:            643
CLB:           3826

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.316
CP achieved post-implementation: 5.415
Timing met
