\hypertarget{union__hw__lptmr__csr}{}\section{\+\_\+hw\+\_\+lptmr\+\_\+csr Union Reference}
\label{union__hw__lptmr__csr}\index{\+\_\+hw\+\_\+lptmr\+\_\+csr@{\+\_\+hw\+\_\+lptmr\+\_\+csr}}


H\+W\+\_\+\+L\+P\+T\+M\+R\+\_\+\+C\+SR -\/ Low Power Timer Control Status Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+lptmr.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields}{\+\_\+hw\+\_\+lptmr\+\_\+csr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__lptmr__csr_a8b215b61a9996a632e47a6f43b770566}{}\label{union__hw__lptmr__csr_a8b215b61a9996a632e47a6f43b770566}

\item 
struct \hyperlink{struct__hw__lptmr__csr_1_1__hw__lptmr__csr__bitfields}{\+\_\+hw\+\_\+lptmr\+\_\+csr\+::\+\_\+hw\+\_\+lptmr\+\_\+csr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__lptmr__csr_a2c3b0bdcab59b1b942ae9e184d92176c}{}\label{union__hw__lptmr__csr_a2c3b0bdcab59b1b942ae9e184d92176c}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+L\+P\+T\+M\+R\+\_\+\+C\+SR -\/ Low Power Timer Control Status Register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+lptmr.\+h\end{DoxyCompactItemize}
