

================================================================
== Synthesis Summary Report of 'spmv_opt2'
================================================================
+ General Information: 
    * Date:           Mon Jun  9 14:26:47 2025
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        SpMv
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+----------+--------+-----------+-----------+-----+
    |                                  Modules                                  | Issue|      | Latency | Latency| Iteration|         | Trip |          |          |        |           |           |     |
    |                                  & Loops                                  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +---------------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+----------+--------+-----------+-----------+-----+
    |+ spmv_opt2                                                                |     -|  0.16|        -|       -|         -|        -|     -|        no|  30 (10%)|  5 (2%)|  2050 (1%)|  2889 (5%)|    -|
    | + spmv_kernel_opt2*                                                       |     -|  0.16|        -|       -|         -|        -|     -|  dataflow|         -|  5 (2%)|  1361 (1%)|  1970 (3%)|    -|
    |  + spmv_kernel_opt2_Loop_LOOP_ROW_SIZE_proc1                              |     -|  2.81|        -|       -|         -|        -|     -|        no|         -|       -|  106 (~0%)|  211 (~0%)|    -|
    |   + spmv_kernel_opt2_Loop_LOOP_ROW_SIZE_proc1_Pipeline_LOOP_ROW_SIZE      |     -|  2.81|        -|       -|         -|        -|     -|        no|         -|       -|  100 (~0%)|  153 (~0%)|    -|
    |    o LOOP_ROW_SIZE                                                        |     -|  9.00|        -|       -|         3|        1|     -|       yes|         -|       -|          -|          -|    -|
    |  + spmv_kernel_opt2_Loop_LOOP_NNZ_FIFO_proc2                              |     -|  2.11|        -|       -|         -|        -|     -|        no|         -|       -|   34 (~0%)|  118 (~0%)|    -|
    |   o LOOP_NNZ_FIFO                                                         |     -|  9.00|        -|       -|         2|        1|     -|       yes|         -|       -|          -|          -|    -|
    |  + spmv_kernel_opt2_Loop_LOOP_NAIVE_STREAM_proc3                          |     -|  0.16|        -|       -|         -|        -|     -|        no|         -|  5 (2%)|  621 (~0%)|  1104 (2%)|    -|
    |   o LOOP_NAIVE_STREAM                                                     |    II|  9.00|        -|       -|        13|        4|     -|       yes|         -|       -|          -|          -|    -|
    |  + spmv_kernel_opt2_Loop_VITIS_LOOP_56_1_proc4                            |     -|  2.11|        -|       -|         -|        -|     -|        no|         -|       -|  102 (~0%)|  154 (~0%)|    -|
    |   + spmv_kernel_opt2_Loop_VITIS_LOOP_56_1_proc4_Pipeline_VITIS_LOOP_56_1  |     -|  2.11|        -|       -|         -|        -|     -|        no|         -|       -|   65 (~0%)|  105 (~0%)|    -|
    |    o VITIS_LOOP_56_1                                                      |     -|  9.00|        -|       -|         2|        1|     -|       yes|         -|       -|          -|          -|    -|
    | o VITIS_LOOP_92_1                                                         |     -|  9.00|        -|       -|         2|        1|     -|       yes|         -|       -|          -|          -|    -|
    +---------------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+----------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 16            | 1024   | 0        | BRAM=22           |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+--------------------+
| Interface     | Register | Offset | Width | Access | Description        |
+---------------+----------+--------+-------+--------+--------------------+
| s_axi_control | M        | 0x10   | 32    | W      | Data signal of M   |
| s_axi_control | N        | 0x18   | 32    | W      | Data signal of N   |
| s_axi_control | nnz      | 0x20   | 32    | W      | Data signal of nnz |
+---------------+----------+--------+-------+--------+--------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| row_ptr  | in        | int const *   |
| col_idx  | in        | int const *   |
| val      | in        | float const * |
| x        | in        | float const * |
| y        | out       | float*        |
| M        | in        | int           |
| N        | in        | int           |
| nnz      | in        | int           |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+---------------------------------------+
| Argument | HW Interface  | HW Type   | HW Info                               |
+----------+---------------+-----------+---------------------------------------+
| row_ptr  | s_axi_control | memory    | name=row_ptr offset=1024 range=1024   |
| col_idx  | s_axi_control | memory    | name=col_idx offset=16384 range=16384 |
| val      | s_axi_control | interface |                                       |
| x        | s_axi_control | memory    | name=x offset=2048 range=1024         |
| y        | s_axi_control | memory    | name=y offset=3072 range=1024         |
| M        | s_axi_control | register  | name=M offset=0x10 range=32           |
| N        | s_axi_control | register  | name=N offset=0x18 range=32           |
| nnz      | s_axi_control | register  | name=nnz offset=0x20 range=32         |
+----------+---------------+-----------+---------------------------------------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                                                      | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+---------------------------------------------------------------------------+-----+--------+------------+------+---------+---------+
| + spmv_opt2                                                               | 5   |        |            |      |         |         |
|   add_ln92_fu_294_p2                                                      | -   |        | add_ln92   | add  | fabric  | 0       |
|  + spmv_kernel_opt2                                                       | 5   |        |            |      |         |         |
|   + spmv_kernel_opt2_Loop_LOOP_ROW_SIZE_proc1                             | 0   |        |            |      |         |         |
|    + spmv_kernel_opt2_Loop_LOOP_ROW_SIZE_proc1_Pipeline_LOOP_ROW_SIZE     | 0   |        |            |      |         |         |
|      add_ln25_fu_101_p2                                                   | -   |        | add_ln25   | add  | fabric  | 0       |
|      row_fifo_din                                                         | -   |        | r          | sub  | fabric  | 0       |
|   + spmv_kernel_opt2_Loop_LOOP_NNZ_FIFO_proc2                             | 0   |        |            |      |         |         |
|     add_ln31_fu_118_p2                                                    | -   |        | add_ln31   | add  | fabric  | 0       |
|   + spmv_kernel_opt2_Loop_LOOP_NAIVE_STREAM_proc3                         | 5   |        |            |      |         |         |
|     add_ln16_fu_252_p2                                                    | -   |        | add_ln16   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U14                                     | 3   |        | mul        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U13                                    | 2   |        | sum_2      | fadd | fulldsp | 4       |
|     col_left_3_fu_333_p2                                                  | -   |        | col_left_3 | add  | fabric  | 0       |
|   + spmv_kernel_opt2_Loop_VITIS_LOOP_56_1_proc4                           | 0   |        |            |      |         |         |
|    + spmv_kernel_opt2_Loop_VITIS_LOOP_56_1_proc4_Pipeline_VITIS_LOOP_56_1 | 0   |        |            |      |         |         |
|      add_ln56_fu_94_p2                                                    | -   |        | add_ln56   | add  | fabric  | 0       |
+---------------------------------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------+------+------+--------+-----------+---------+------+---------+
| Name                | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+---------------------+------+------+--------+-----------+---------+------+---------+
| + spmv_opt2         | 30   | 0    |        |           |         |      |         |
|   x_local_U         | 1    | -    |        | x_local   | ram_1p  | auto | 1       |
|   x_local_1_U       | 1    | -    |        | x_local_1 | ram_1p  | auto | 1       |
|   x_local_2_U       | 1    | -    |        | x_local_2 | ram_1p  | auto | 1       |
|   x_local_3_U       | 1    | -    |        | x_local_3 | ram_1p  | auto | 1       |
|   x_local_4_U       | 1    | -    |        | x_local_4 | ram_1p  | auto | 1       |
|   x_local_5_U       | 1    | -    |        | x_local_5 | ram_1p  | auto | 1       |
|   x_local_6_U       | 1    | -    |        | x_local_6 | ram_1p  | auto | 1       |
|   x_local_7_U       | 1    | -    |        | x_local_7 | ram_1p  | auto | 1       |
|  + spmv_kernel_opt2 | 0    | 0    |        |           |         |      |         |
|    M_c_U            | -    | -    |        | M_c       | fifo    | srl  | 0       |
|    row_fifo_U       | -    | -    |        | row_fifo  | fifo    | srl  | 0       |
|    col_fifo_U       | -    | -    |        | col_fifo  | fifo    | srl  | 0       |
|    val_fifo_U       | -    | -    |        | val_fifo  | fifo    | srl  | 0       |
|    y_fifo_U         | -    | -    |        | y_fifo    | fifo    | srl  | 0       |
+---------------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                                  | Messages                                                                                                                                                                           |
+----------+---------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | src/spmv_csr_opt1.cpp:27 in spmv_opt1                     | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
| dataflow |         | src/spmv_fast_stream_sw_opt3.cpp:15 in spmv_kernel_opt3_1 | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
|          |         |                                                           | There are a total of 5 such instances of non-canonical statements in the dataflow region                                                                                           |
| dataflow |         | src/spmv_naive_stream_opt2.cpp:14 in spmv_kernel_opt2     | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
|          |         |                                                           | There are a total of 6 such instances of non-canonical statements in the dataflow region                                                                                           |
+----------+---------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------+----------------------------------------------------------------+
| Type            | Options                                | Location                                                       |
+-----------------+----------------------------------------+----------------------------------------------------------------+
| interface       | s_axilite port=row_ptr bundle=control  | src/spmv_csr_opt1.cpp:18 in spmv_opt1, row_ptr                 |
| interface       | s_axilite port=col_idx bundle=control  | src/spmv_csr_opt1.cpp:19 in spmv_opt1, col_idx                 |
| interface       | s_axilite port=val bundle=control      | src/spmv_csr_opt1.cpp:20 in spmv_opt1, val                     |
| interface       | s_axilite port=x bundle=control        | src/spmv_csr_opt1.cpp:21 in spmv_opt1, x                       |
| interface       | s_axilite port=y bundle=control        | src/spmv_csr_opt1.cpp:22 in spmv_opt1, y                       |
| interface       | s_axilite port=M bundle=control        | src/spmv_csr_opt1.cpp:23 in spmv_opt1, M                       |
| interface       | s_axilite port=nnz bundle=control      | src/spmv_csr_opt1.cpp:24 in spmv_opt1, nnz                     |
| interface       | s_axilite port=return bundle=control   | src/spmv_csr_opt1.cpp:25 in spmv_opt1, return                  |
| array_partition | variable=x cyclic factor=8 dim=1       | src/spmv_csr_opt1.cpp:26 in spmv_opt1, x                       |
| pipeline        | II=1                                   | src/spmv_csr_opt1.cpp:31 in spmv_opt1                          |
| pipeline        |                                        | src/spmv_csr_opt1.cpp:37 in spmv_opt1                          |
| interface       | s_axilite port=x bundle=control        | src/spmv_fast_stream_sw_opt3.cpp:12 in spmv_kernel_opt3_1, x   |
| interface       | s_axilite port=nnz bundle=control      | src/spmv_fast_stream_sw_opt3.cpp:13 in spmv_kernel_opt3_1, nnz |
| pipeline        |                                        | src/spmv_fast_stream_sw_opt3.cpp:27 in spmv_kernel_opt3_1      |
| pipeline        |                                        | src/spmv_fast_stream_sw_opt3.cpp:33 in spmv_kernel_opt3_1      |
| pipeline        |                                        | src/spmv_fast_stream_sw_opt3.cpp:42 in spmv_kernel_opt3_1      |
| unroll          |                                        | src/spmv_fast_stream_sw_opt3.cpp:50 in spmv_kernel_opt3_1      |
| unroll          |                                        | src/spmv_fast_stream_sw_opt3.cpp:58 in spmv_kernel_opt3_1      |
| pipeline        |                                        | src/spmv_fast_stream_sw_opt3.cpp:69 in spmv_kernel_opt3_1      |
| interface       | s_axilite port=row_ptr bundle=control  | src/spmv_fast_stream_sw_opt3.cpp:88 in spmv_opt3_1, row_ptr    |
| interface       | s_axilite port=col_idx bundle=control  | src/spmv_fast_stream_sw_opt3.cpp:89 in spmv_opt3_1, col_idx    |
| interface       | s_axilite port=val bundle=control      | src/spmv_fast_stream_sw_opt3.cpp:90 in spmv_opt3_1, val        |
| interface       | s_axilite port=x bundle=control        | src/spmv_fast_stream_sw_opt3.cpp:91 in spmv_opt3_1, x          |
| interface       | s_axilite port=y bundle=control        | src/spmv_fast_stream_sw_opt3.cpp:92 in spmv_opt3_1, y          |
| interface       | s_axilite port=M bundle=control        | src/spmv_fast_stream_sw_opt3.cpp:93 in spmv_opt3_1, M          |
| interface       | s_axilite port=nnz bundle=control      | src/spmv_fast_stream_sw_opt3.cpp:94 in spmv_opt3_1, nnz        |
| array_partition | variable=x_local cyclic factor=8 dim=1 | src/spmv_fast_stream_sw_opt3.cpp:106 in spmv_opt3_1, x_local   |
| pipeline        |                                        | src/spmv_fast_stream_sw_opt3.cpp:109 in spmv_opt3_1            |
| interface       | s_axilite port=x bundle=control        | src/spmv_naive_stream_opt2.cpp:11 in spmv_kernel_opt2, x       |
| interface       | s_axilite port=nnz bundle=control      | src/spmv_naive_stream_opt2.cpp:12 in spmv_kernel_opt2, nnz     |
| interface       | s_axilite port=return bundle=control   | src/spmv_naive_stream_opt2.cpp:13 in spmv_kernel_opt2, return  |
| pipeline        |                                        | src/spmv_naive_stream_opt2.cpp:24 in spmv_kernel_opt2          |
| pipeline        |                                        | src/spmv_naive_stream_opt2.cpp:32 in spmv_kernel_opt2          |
| dataflow        |                                        | src/spmv_naive_stream_opt2.cpp:37 in spmv_kernel_opt2          |
| pipeline        |                                        | src/spmv_naive_stream_opt2.cpp:39 in spmv_kernel_opt2          |
| interface       | s_axilite port=row_ptr bundle=control  | src/spmv_naive_stream_opt2.cpp:76 in spmv_opt2, row_ptr        |
| interface       | s_axilite port=col_idx bundle=control  | src/spmv_naive_stream_opt2.cpp:77 in spmv_opt2, col_idx        |
| interface       | s_axilite port=val bundle=control      | src/spmv_naive_stream_opt2.cpp:78 in spmv_opt2, val            |
| interface       | s_axilite port=x bundle=control        | src/spmv_naive_stream_opt2.cpp:79 in spmv_opt2, x              |
| interface       | s_axilite port=y bundle=control        | src/spmv_naive_stream_opt2.cpp:80 in spmv_opt2, y              |
| interface       | s_axilite port=M bundle=control        | src/spmv_naive_stream_opt2.cpp:81 in spmv_opt2, M              |
| interface       | s_axilite port=N bundle=control        | src/spmv_naive_stream_opt2.cpp:82 in spmv_opt2, N              |
| interface       | s_axilite port=nnz bundle=control      | src/spmv_naive_stream_opt2.cpp:83 in spmv_opt2, nnz            |
| array_partition | variable=x_local cyclic factor=8 dim=1 | src/spmv_naive_stream_opt2.cpp:90 in spmv_opt2, x_local        |
| pipeline        |                                        | src/spmv_naive_stream_opt2.cpp:93 in spmv_opt2                 |
+-----------------+----------------------------------------+----------------------------------------------------------------+


