// Seed: 186269121
module module_0 ();
  tri1 id_1;
  wire id_2;
  tri0 id_3, id_4;
  assign id_1 = 1 || id_3;
  module_2();
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    input supply1 id_7,
    output tri id_8,
    input wand id_9
);
  wire id_11;
  module_0();
  assign id_8 = id_9;
  wire id_12;
  nor (id_3, id_4, id_6, id_7, id_9);
endmodule
module module_2;
  always id_1 = 1;
endmodule
