<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/config/i386/driver-i386.c</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">gcc/config/i386</a> - driver-i386.c<span style="font-size: 80%;"> (source / <a href="driver-i386.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">293</td>
            <td class="headerCovTableEntry">631</td>
            <td class="headerCovTableEntryLo">46.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">4</td>
            <td class="headerCovTableEntry">8</td>
            <td class="headerCovTableEntryLo">50.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Subroutines for the gcc driver.</a>
<span class="lineNum">       2 </span>            :    Copyright (C) 2006-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            : 
<span class="lineNum">       4 </span>            : This file is part of GCC.
<span class="lineNum">       5 </span>            : 
<span class="lineNum">       6 </span>            : GCC is free software; you can redistribute it and/or modify
<span class="lineNum">       7 </span>            : it under the terms of the GNU General Public License as published by
<span class="lineNum">       8 </span>            : the Free Software Foundation; either version 3, or (at your option)
<span class="lineNum">       9 </span>            : any later version.
<span class="lineNum">      10 </span>            : 
<span class="lineNum">      11 </span>            : GCC is distributed in the hope that it will be useful,
<span class="lineNum">      12 </span>            : but WITHOUT ANY WARRANTY; without even the implied warranty of
<span class="lineNum">      13 </span>            : MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
<span class="lineNum">      14 </span>            : GNU General Public License for more details.
<span class="lineNum">      15 </span>            : 
<span class="lineNum">      16 </span>            : You should have received a copy of the GNU General Public License
<span class="lineNum">      17 </span>            : along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      18 </span>            : &lt;http://www.gnu.org/licenses/&gt;.  */
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : #define IN_TARGET_CODE 1
<span class="lineNum">      21 </span>            : 
<span class="lineNum">      22 </span>            : #include &quot;config.h&quot;
<span class="lineNum">      23 </span>            : #include &quot;system.h&quot;
<span class="lineNum">      24 </span>            : #include &quot;coretypes.h&quot;
<span class="lineNum">      25 </span>            : #include &quot;tm.h&quot;
<span class="lineNum">      26 </span>            : 
<span class="lineNum">      27 </span>            : const char *host_detect_local_cpu (int argc, const char **argv);
<span class="lineNum">      28 </span>            : 
<span class="lineNum">      29 </span>            : #if defined(__GNUC__) &amp;&amp; (__GNUC__ &gt;= 5 || !defined(__PIC__))
<span class="lineNum">      30 </span>            : #include &quot;cpuid.h&quot;
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : struct cache_desc
<span class="lineNum">      33 </span>            : {
<span class="lineNum">      34 </span>            :   unsigned sizekb;
<span class="lineNum">      35 </span>            :   unsigned assoc;
<span class="lineNum">      36 </span>            :   unsigned line;
<span class="lineNum">      37 </span>            : };
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : /* Returns command line parameters that describe size and
<span class="lineNum">      40 </span>            :    cache line size of the processor caches.  */
<a name="41"><span class="lineNum">      41 </span>            : </a>
<span class="lineNum">      42 </span>            : static char *
<span class="lineNum">      43 </span><span class="lineCov">          1 : describe_cache (struct cache_desc level1, struct cache_desc level2)</span>
<span class="lineNum">      44 </span>            : {
<span class="lineNum">      45 </span><span class="lineCov">          1 :   char size[100], line[100], size2[100];</span>
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span>            :   /* At the moment, gcc does not use the information
<span class="lineNum">      48 </span>            :      about the associativity of the cache.  */
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span><span class="lineCov">          1 :   snprintf (size, sizeof (size),</span>
<span class="lineNum">      51 </span>            :             &quot;--param l1-cache-size=%u &quot;, level1.sizekb);
<span class="lineNum">      52 </span><span class="lineCov">          1 :   snprintf (line, sizeof (line),</span>
<span class="lineNum">      53 </span>            :             &quot;--param l1-cache-line-size=%u &quot;, level1.line);
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span><span class="lineCov">          1 :   snprintf (size2, sizeof (size2),</span>
<span class="lineNum">      56 </span>            :             &quot;--param l2-cache-size=%u &quot;, level2.sizekb);
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span><span class="lineCov">          1 :   return concat (size, line, size2, NULL);</span>
<span class="lineNum">      59 </span>            : }
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span>            : /* Detect L2 cache parameters using CPUID extended function 0x80000006.  */
<a name="62"><span class="lineNum">      62 </span>            : </a>
<span class="lineNum">      63 </span>            : static void
<span class="lineNum">      64 </span><span class="lineNoCov">          0 : detect_l2_cache (struct cache_desc *level2)</span>
<span class="lineNum">      65 </span>            : {
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :   unsigned eax, ebx, ecx, edx;</span>
<span class="lineNum">      67 </span><span class="lineNoCov">          0 :   unsigned assoc;</span>
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :   __cpuid (0x80000006, eax, ebx, ecx, edx);</span>
<span class="lineNum">      70 </span>            : 
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :   level2-&gt;sizekb = (ecx &gt;&gt; 16) &amp; 0xffff;</span>
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :   level2-&gt;line = ecx &amp; 0xff;</span>
<span class="lineNum">      73 </span>            : 
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :   assoc = (ecx &gt;&gt; 12) &amp; 0xf;</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :   if (assoc == 6)</span>
<span class="lineNum">      76 </span>            :     assoc = 8;
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :   else if (assoc == 8)</span>
<span class="lineNum">      78 </span>            :     assoc = 16;
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :   else if (assoc &gt;= 0xa &amp;&amp; assoc &lt;= 0xc)</span>
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :     assoc = 32 + (assoc - 0xa) * 16;</span>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :   else if (assoc &gt;= 0xd &amp;&amp; assoc &lt;= 0xe)</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :     assoc = 96 + (assoc - 0xd) * 32;</span>
<span class="lineNum">      83 </span>            : 
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :   level2-&gt;assoc = assoc;</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span>            : /* Returns the description of caches for an AMD processor.  */
<a name="88"><span class="lineNum">      88 </span>            : </a>
<span class="lineNum">      89 </span>            : static const char *
<span class="lineNum">      90 </span><span class="lineNoCov">          0 : detect_caches_amd (unsigned max_ext_level)</span>
<span class="lineNum">      91 </span>            : {
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :   unsigned eax, ebx, ecx, edx;</span>
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :   struct cache_desc level1, level2 = {0, 0, 0};</span>
<span class="lineNum">      95 </span>            : 
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :   if (max_ext_level &lt; 0x80000005)</span>
<span class="lineNum">      97 </span>            :     return &quot;&quot;;
<span class="lineNum">      98 </span>            : 
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :   __cpuid (0x80000005, eax, ebx, ecx, edx);</span>
<span class="lineNum">     100 </span>            : 
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :   level1.sizekb = (ecx &gt;&gt; 24) &amp; 0xff;</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :   level1.assoc = (ecx &gt;&gt; 16) &amp; 0xff;</span>
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :   level1.line = ecx &amp; 0xff;</span>
<span class="lineNum">     104 </span>            : 
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :   if (max_ext_level &gt;= 0x80000006)</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :     detect_l2_cache (&amp;level2);</span>
<span class="lineNum">     107 </span>            : 
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :   return describe_cache (level1, level2);</span>
<span class="lineNum">     109 </span>            : }
<span class="lineNum">     110 </span>            : 
<span class="lineNum">     111 </span>            : /* Decodes the size, the associativity and the cache line size of
<span class="lineNum">     112 </span>            :    L1/L2 caches of an Intel processor.  Values are based on
<span class="lineNum">     113 </span>            :    &quot;Intel Processor Identification and the CPUID Instruction&quot;
<span class="lineNum">     114 </span>            :    [Application Note 485], revision -032, December 2007.  */
<a name="115"><span class="lineNum">     115 </span>            : </a>
<span class="lineNum">     116 </span>            : static void
<span class="lineNum">     117 </span><span class="lineNoCov">          0 : decode_caches_intel (unsigned reg, bool xeon_mp,</span>
<span class="lineNum">     118 </span>            :                      struct cache_desc *level1, struct cache_desc *level2)
<span class="lineNum">     119 </span>            : {
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :   for (i = 24; i &gt;= 0; i -= 8)</span>
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :     switch ((reg &gt;&gt; i) &amp; 0xff)</span>
<span class="lineNum">     124 </span>            :       {
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :       case 0x0a:</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         level1-&gt;sizekb = 8; level1-&gt;assoc = 2; level1-&gt;line = 32;</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :       case 0x0c:</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         level1-&gt;sizekb = 16; level1-&gt;assoc = 4; level1-&gt;line = 32;</span>
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :       case 0x0d:</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         level1-&gt;sizekb = 16; level1-&gt;assoc = 4; level1-&gt;line = 64;</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :       case 0x0e:</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :         level1-&gt;sizekb = 24; level1-&gt;assoc = 6; level1-&gt;line = 64;</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :       case 0x21:</span>
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 256; level2-&gt;assoc = 8; level2-&gt;line = 64;</span>
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :       case 0x24:</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 1024; level2-&gt;assoc = 16; level2-&gt;line = 64;</span>
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :       case 0x2c:</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         level1-&gt;sizekb = 32; level1-&gt;assoc = 8; level1-&gt;line = 64;</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :       case 0x39:</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 128; level2-&gt;assoc = 4; level2-&gt;line = 64;</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :       case 0x3a:</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 192; level2-&gt;assoc = 6; level2-&gt;line = 64;</span>
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :       case 0x3b:</span>
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 128; level2-&gt;assoc = 2; level2-&gt;line = 64;</span>
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :       case 0x3c:</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 256; level2-&gt;assoc = 4; level2-&gt;line = 64;</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :       case 0x3d:</span>
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 384; level2-&gt;assoc = 6; level2-&gt;line = 64;</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :       case 0x3e:</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 512; level2-&gt;assoc = 4; level2-&gt;line = 64;</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :       case 0x41:</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 128; level2-&gt;assoc = 4; level2-&gt;line = 32;</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :       case 0x42:</span>
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 256; level2-&gt;assoc = 4; level2-&gt;line = 32;</span>
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :       case 0x43:</span>
<span class="lineNum">     171 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 512; level2-&gt;assoc = 4; level2-&gt;line = 32;</span>
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :       case 0x44:</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 1024; level2-&gt;assoc = 4; level2-&gt;line = 32;</span>
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :       case 0x45:</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 2048; level2-&gt;assoc = 4; level2-&gt;line = 32;</span>
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :       case 0x48:</span>
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 3072; level2-&gt;assoc = 12; level2-&gt;line = 64;</span>
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :       case 0x49:</span>
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :         if (xeon_mp)</span>
<span class="lineNum">     184 </span>            :           break;
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 4096; level2-&gt;assoc = 16; level2-&gt;line = 64;</span>
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :       case 0x4e:</span>
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 6144; level2-&gt;assoc = 24; level2-&gt;line = 64;</span>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :       case 0x60:</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :         level1-&gt;sizekb = 16; level1-&gt;assoc = 8; level1-&gt;line = 64;</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :       case 0x66:</span>
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         level1-&gt;sizekb = 8; level1-&gt;assoc = 4; level1-&gt;line = 64;</span>
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :       case 0x67:</span>
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         level1-&gt;sizekb = 16; level1-&gt;assoc = 4; level1-&gt;line = 64;</span>
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :       case 0x68:</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         level1-&gt;sizekb = 32; level1-&gt;assoc = 4; level1-&gt;line = 64;</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :       case 0x78:</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 1024; level2-&gt;assoc = 4; level2-&gt;line = 64;</span>
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :       case 0x79:</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 128; level2-&gt;assoc = 8; level2-&gt;line = 64;</span>
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :       case 0x7a:</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 256; level2-&gt;assoc = 8; level2-&gt;line = 64;</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :       case 0x7b:</span>
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 512; level2-&gt;assoc = 8; level2-&gt;line = 64;</span>
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :       case 0x7c:</span>
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 1024; level2-&gt;assoc = 8; level2-&gt;line = 64;</span>
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :       case 0x7d:</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 2048; level2-&gt;assoc = 8; level2-&gt;line = 64;</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :       case 0x7f:</span>
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 512; level2-&gt;assoc = 2; level2-&gt;line = 64;</span>
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :       case 0x80:</span>
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 512; level2-&gt;assoc = 8; level2-&gt;line = 64;</span>
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :       case 0x82:</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 256; level2-&gt;assoc = 8; level2-&gt;line = 32;</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :       case 0x83:</span>
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 512; level2-&gt;assoc = 8; level2-&gt;line = 32;</span>
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :       case 0x84:</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 1024; level2-&gt;assoc = 8; level2-&gt;line = 32;</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :       case 0x85:</span>
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 2048; level2-&gt;assoc = 8; level2-&gt;line = 32;</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :       case 0x86:</span>
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 512; level2-&gt;assoc = 4; level2-&gt;line = 64;</span>
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :       case 0x87:</span>
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :         level2-&gt;sizekb = 1024; level2-&gt;assoc = 8; level2-&gt;line = 64;</span>
<span class="lineNum">     243 </span>            : 
<span class="lineNum">     244 </span>            :       default:
<span class="lineNum">     245 </span>            :         break;
<span class="lineNum">     246 </span>            :       }
<span class="lineNum">     247 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     248 </span>            : 
<span class="lineNum">     249 </span>            : /* Detect cache parameters using CPUID function 2.  */
<a name="250"><span class="lineNum">     250 </span>            : </a>
<span class="lineNum">     251 </span>            : static void
<span class="lineNum">     252 </span><span class="lineNoCov">          0 : detect_caches_cpuid2 (bool xeon_mp, </span>
<span class="lineNum">     253 </span>            :                       struct cache_desc *level1, struct cache_desc *level2)
<span class="lineNum">     254 </span>            : {
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :   unsigned regs[4];</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :   int nreps, i;</span>
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :   __cpuid (2, regs[0], regs[1], regs[2], regs[3]);</span>
<span class="lineNum">     259 </span>            : 
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :   nreps = regs[0] &amp; 0x0f;</span>
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :   regs[0] &amp;= ~0x0f;</span>
<span class="lineNum">     262 </span>            : 
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :   while (--nreps &gt;= 0)</span>
<span class="lineNum">     264 </span>            :     {
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; 4; i++)</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         if (regs[i] &amp;&amp; !((regs[i] &gt;&gt; 31) &amp; 1))</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :           decode_caches_intel (regs[i], xeon_mp, level1, level2);</span>
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :       if (nreps)</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :         __cpuid (2, regs[0], regs[1], regs[2], regs[3]);</span>
<span class="lineNum">     271 </span>            :     }
<span class="lineNum">     272 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     273 </span>            : 
<span class="lineNum">     274 </span>            : /* Detect cache parameters using CPUID function 4. This
<span class="lineNum">     275 </span>            :    method doesn't require hardcoded tables.  */
<span class="lineNum">     276 </span>            : 
<span class="lineNum">     277 </span>            : enum cache_type
<span class="lineNum">     278 </span>            : {
<span class="lineNum">     279 </span>            :   CACHE_END = 0,
<span class="lineNum">     280 </span>            :   CACHE_DATA = 1,
<span class="lineNum">     281 </span>            :   CACHE_INST = 2,
<span class="lineNum">     282 </span>            :   CACHE_UNIFIED = 3
<span class="lineNum">     283 </span>            : };
<a name="284"><span class="lineNum">     284 </span>            : </a>
<span class="lineNum">     285 </span>            : static void
<span class="lineNum">     286 </span><span class="lineCov">          1 : detect_caches_cpuid4 (struct cache_desc *level1, struct cache_desc *level2,</span>
<span class="lineNum">     287 </span>            :                       struct cache_desc *level3)
<span class="lineNum">     288 </span>            : {
<span class="lineNum">     289 </span><span class="lineCov">          1 :   struct cache_desc *cache;</span>
<span class="lineNum">     290 </span>            : 
<span class="lineNum">     291 </span><span class="lineCov">          1 :   unsigned eax, ebx, ecx, edx;</span>
<span class="lineNum">     292 </span><span class="lineCov">          1 :   int count;</span>
<span class="lineNum">     293 </span>            : 
<span class="lineNum">     294 </span><span class="lineCov">          1 :   for (count = 0;; count++)</span>
<span class="lineNum">     295 </span>            :     { 
<span class="lineNum">     296 </span><span class="lineCov">          5 :       __cpuid_count(4, count, eax, ebx, ecx, edx);</span>
<span class="lineNum">     297 </span><span class="lineCov">          5 :       switch (eax &amp; 0x1f)</span>
<span class="lineNum">     298 </span>            :         {
<span class="lineNum">     299 </span><span class="lineCov">          1 :         case CACHE_END:</span>
<span class="lineNum">     300 </span><span class="lineCov">          1 :           return;</span>
<span class="lineNum">     301 </span><span class="lineCov">          3 :         case CACHE_DATA:</span>
<span class="lineNum">     302 </span><span class="lineCov">          3 :         case CACHE_UNIFIED:</span>
<span class="lineNum">     303 </span><span class="lineCov">          3 :           {</span>
<span class="lineNum">     304 </span><span class="lineCov">          3 :             switch ((eax &gt;&gt; 5) &amp; 0x07)</span>
<span class="lineNum">     305 </span>            :               {
<span class="lineNum">     306 </span>            :               case 1:
<span class="lineNum">     307 </span>            :                 cache = level1;
<span class="lineNum">     308 </span>            :                 break;
<span class="lineNum">     309 </span><span class="lineCov">          1 :               case 2:</span>
<span class="lineNum">     310 </span><span class="lineCov">          1 :                 cache = level2;</span>
<span class="lineNum">     311 </span><span class="lineCov">          1 :                 break;</span>
<span class="lineNum">     312 </span><span class="lineCov">          1 :               case 3:</span>
<span class="lineNum">     313 </span><span class="lineCov">          1 :                 cache = level3;</span>
<span class="lineNum">     314 </span><span class="lineCov">          1 :                 break;</span>
<span class="lineNum">     315 </span>            :               default:
<span class="lineNum">     316 </span>            :                 cache = NULL;
<span class="lineNum">     317 </span>            :               }
<span class="lineNum">     318 </span>            : 
<span class="lineNum">     319 </span><span class="lineCov">          3 :             if (cache)</span>
<span class="lineNum">     320 </span>            :               {
<span class="lineNum">     321 </span><span class="lineCov">          3 :                 unsigned sets = ecx + 1;</span>
<span class="lineNum">     322 </span><span class="lineCov">          3 :                 unsigned part = ((ebx &gt;&gt; 12) &amp; 0x03ff) + 1;</span>
<span class="lineNum">     323 </span>            : 
<span class="lineNum">     324 </span><span class="lineCov">          3 :                 cache-&gt;assoc = ((ebx &gt;&gt; 22) &amp; 0x03ff) + 1;</span>
<span class="lineNum">     325 </span><span class="lineCov">          3 :                 cache-&gt;line = (ebx &amp; 0x0fff) + 1;</span>
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span><span class="lineCov">          6 :                 cache-&gt;sizekb = (cache-&gt;assoc * part</span>
<span class="lineNum">     328 </span><span class="lineCov">          3 :                                  * cache-&gt;line * sets) / 1024;</span>
<span class="lineNum">     329 </span>            :               }
<span class="lineNum">     330 </span>            :           }
<span class="lineNum">     331 </span><span class="lineCov">          4 :         default:</span>
<span class="lineNum">     332 </span><span class="lineCov">          4 :           break;</span>
<span class="lineNum">     333 </span>            :         }
<span class="lineNum">     334 </span><span class="lineCov">          4 :     }</span>
<span class="lineNum">     335 </span>            : }
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span>            : /* Returns the description of caches for an Intel processor.  */
<a name="338"><span class="lineNum">     338 </span>            : </a>
<span class="lineNum">     339 </span>            : static const char *
<span class="lineNum">     340 </span><span class="lineCov">          1 : detect_caches_intel (bool xeon_mp, unsigned max_level,</span>
<span class="lineNum">     341 </span>            :                      unsigned max_ext_level, unsigned *l2sizekb)
<span class="lineNum">     342 </span>            : {
<span class="lineNum">     343 </span><span class="lineCov">          1 :   struct cache_desc level1 = {0, 0, 0}, level2 = {0, 0, 0}, level3 = {0, 0, 0};</span>
<span class="lineNum">     344 </span>            : 
<span class="lineNum">     345 </span><span class="lineCov">          1 :   if (max_level &gt;= 4)</span>
<span class="lineNum">     346 </span><span class="lineCov">          1 :     detect_caches_cpuid4 (&amp;level1, &amp;level2, &amp;level3);</span>
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :   else if (max_level &gt;= 2)</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :     detect_caches_cpuid2 (xeon_mp, &amp;level1, &amp;level2);</span>
<span class="lineNum">     349 </span>            :   else
<span class="lineNum">     350 </span>            :     return &quot;&quot;;
<span class="lineNum">     351 </span>            : 
<span class="lineNum">     352 </span><span class="lineCov">          1 :   if (level1.sizekb == 0)</span>
<span class="lineNum">     353 </span>            :     return &quot;&quot;;
<span class="lineNum">     354 </span>            : 
<span class="lineNum">     355 </span>            :   /* Let the L3 replace the L2. This assumes inclusive caches
<span class="lineNum">     356 </span>            :      and single threaded program for now. */
<span class="lineNum">     357 </span><span class="lineCov">          1 :   if (level3.sizekb)</span>
<span class="lineNum">     358 </span><span class="lineCov">          1 :     level2 = level3;</span>
<span class="lineNum">     359 </span>            : 
<span class="lineNum">     360 </span>            :   /* Intel CPUs are equipped with AMD style L2 cache info.  Try this
<span class="lineNum">     361 </span>            :      method if other methods fail to provide L2 cache parameters.  */
<span class="lineNum">     362 </span><span class="lineCov">          1 :   if (level2.sizekb == 0 &amp;&amp; max_ext_level &gt;= 0x80000006)</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :     detect_l2_cache (&amp;level2);</span>
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span><span class="lineCov">          1 :   *l2sizekb = level2.sizekb;</span>
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span><span class="lineCov">          1 :   return describe_cache (level1, level2);</span>
<span class="lineNum">     368 </span>            : }
<span class="lineNum">     369 </span>            : 
<span class="lineNum">     370 </span>            : /* This will be called by the spec parser in gcc.c when it sees
<span class="lineNum">     371 </span>            :    a %:local_cpu_detect(args) construct.  Currently it will be called
<span class="lineNum">     372 </span>            :    with either &quot;arch&quot; or &quot;tune&quot; as argument depending on if -march=native
<span class="lineNum">     373 </span>            :    or -mtune=native is to be substituted.
<span class="lineNum">     374 </span>            : 
<span class="lineNum">     375 </span>            :    It returns a string containing new command line parameters to be
<span class="lineNum">     376 </span>            :    put at the place of the above two options, depending on what CPU
<span class="lineNum">     377 </span>            :    this is executed.  E.g. &quot;-march=k8&quot; on an AMD64 machine
<span class="lineNum">     378 </span>            :    for -march=native.
<span class="lineNum">     379 </span>            : 
<span class="lineNum">     380 </span>            :    ARGC and ARGV are set depending on the actual arguments given
<a name="381"><span class="lineNum">     381 </span>            :    in the spec.  */</a>
<span class="lineNum">     382 </span>            : 
<span class="lineNum">     383 </span><span class="lineCov">          2 : const char *host_detect_local_cpu (int argc, const char **argv)</span>
<span class="lineNum">     384 </span>            : {
<span class="lineNum">     385 </span><span class="lineCov">          2 :   enum processor_type processor = PROCESSOR_I386;</span>
<span class="lineNum">     386 </span><span class="lineCov">          2 :   const char *cpu = &quot;i386&quot;;</span>
<span class="lineNum">     387 </span>            : 
<span class="lineNum">     388 </span><span class="lineCov">          2 :   const char *cache = &quot;&quot;;</span>
<span class="lineNum">     389 </span><span class="lineCov">          2 :   const char *options = &quot;&quot;;</span>
<span class="lineNum">     390 </span>            : 
<span class="lineNum">     391 </span><span class="lineCov">          2 :   unsigned int eax, ebx, ecx, edx;</span>
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span><span class="lineCov">          2 :   unsigned int max_level, ext_level;</span>
<span class="lineNum">     394 </span>            : 
<span class="lineNum">     395 </span><span class="lineCov">          2 :   unsigned int vendor;</span>
<span class="lineNum">     396 </span><span class="lineCov">          2 :   unsigned int model, family;</span>
<span class="lineNum">     397 </span>            : 
<span class="lineNum">     398 </span><span class="lineCov">          2 :   unsigned int has_sse3, has_ssse3, has_cmpxchg16b;</span>
<span class="lineNum">     399 </span><span class="lineCov">          2 :   unsigned int has_cmpxchg8b, has_cmov, has_mmx, has_sse, has_sse2;</span>
<span class="lineNum">     400 </span>            : 
<span class="lineNum">     401 </span>            :   /* Extended features */
<span class="lineNum">     402 </span><span class="lineCov">          2 :   unsigned int has_lahf_lm = 0, has_sse4a = 0;</span>
<span class="lineNum">     403 </span><span class="lineCov">          2 :   unsigned int has_longmode = 0, has_3dnowp = 0, has_3dnow = 0;</span>
<span class="lineNum">     404 </span><span class="lineCov">          2 :   unsigned int has_movbe = 0, has_sse4_1 = 0, has_sse4_2 = 0;</span>
<span class="lineNum">     405 </span><span class="lineCov">          2 :   unsigned int has_popcnt = 0, has_aes = 0, has_avx = 0, has_avx2 = 0;</span>
<span class="lineNum">     406 </span><span class="lineCov">          2 :   unsigned int has_pclmul = 0, has_abm = 0, has_lwp = 0;</span>
<span class="lineNum">     407 </span><span class="lineCov">          2 :   unsigned int has_fma = 0, has_fma4 = 0, has_xop = 0;</span>
<span class="lineNum">     408 </span><span class="lineCov">          2 :   unsigned int has_bmi = 0, has_bmi2 = 0, has_tbm = 0, has_lzcnt = 0;</span>
<span class="lineNum">     409 </span><span class="lineCov">          2 :   unsigned int has_hle = 0, has_rtm = 0, has_sgx = 0;</span>
<span class="lineNum">     410 </span><span class="lineCov">          2 :   unsigned int has_pconfig = 0, has_wbnoinvd = 0;</span>
<span class="lineNum">     411 </span><span class="lineCov">          2 :   unsigned int has_rdrnd = 0, has_f16c = 0, has_fsgsbase = 0;</span>
<span class="lineNum">     412 </span><span class="lineCov">          2 :   unsigned int has_rdseed = 0, has_prfchw = 0, has_adx = 0;</span>
<span class="lineNum">     413 </span><span class="lineCov">          2 :   unsigned int has_osxsave = 0, has_fxsr = 0, has_xsave = 0, has_xsaveopt = 0;</span>
<span class="lineNum">     414 </span><span class="lineCov">          2 :   unsigned int has_avx512er = 0, has_avx512pf = 0, has_avx512cd = 0;</span>
<span class="lineNum">     415 </span><span class="lineCov">          2 :   unsigned int has_avx512f = 0, has_sha = 0, has_prefetchwt1 = 0;</span>
<span class="lineNum">     416 </span><span class="lineCov">          2 :   unsigned int has_clflushopt = 0, has_xsavec = 0, has_xsaves = 0;</span>
<span class="lineNum">     417 </span><span class="lineCov">          2 :   unsigned int has_avx512dq = 0, has_avx512bw = 0, has_avx512vl = 0;</span>
<span class="lineNum">     418 </span><span class="lineCov">          2 :   unsigned int has_avx512vbmi = 0, has_avx512ifma = 0, has_clwb = 0;</span>
<span class="lineNum">     419 </span><span class="lineCov">          2 :   unsigned int has_mwaitx = 0, has_clzero = 0, has_pku = 0, has_rdpid = 0;</span>
<span class="lineNum">     420 </span><span class="lineCov">          2 :   unsigned int has_avx5124fmaps = 0, has_avx5124vnniw = 0;</span>
<span class="lineNum">     421 </span><span class="lineCov">          2 :   unsigned int has_gfni = 0, has_avx512vbmi2 = 0;</span>
<span class="lineNum">     422 </span><span class="lineCov">          2 :   unsigned int has_avx512bitalg = 0;</span>
<span class="lineNum">     423 </span><span class="lineCov">          2 :   unsigned int has_shstk = 0;</span>
<span class="lineNum">     424 </span><span class="lineCov">          2 :   unsigned int has_avx512vnni = 0, has_vaes = 0;</span>
<span class="lineNum">     425 </span><span class="lineCov">          2 :   unsigned int has_vpclmulqdq = 0;</span>
<span class="lineNum">     426 </span><span class="lineCov">          2 :   unsigned int has_movdiri = 0, has_movdir64b = 0;</span>
<span class="lineNum">     427 </span><span class="lineCov">          2 :   unsigned int has_waitpkg = 0;</span>
<span class="lineNum">     428 </span><span class="lineCov">          2 :   unsigned int has_cldemote = 0;</span>
<span class="lineNum">     429 </span>            : 
<span class="lineNum">     430 </span><span class="lineCov">          2 :   bool arch;</span>
<span class="lineNum">     431 </span>            : 
<span class="lineNum">     432 </span><span class="lineCov">          2 :   unsigned int l2sizekb = 0;</span>
<span class="lineNum">     433 </span>            : 
<span class="lineNum">     434 </span><span class="lineCov">          2 :   if (argc &lt; 1)</span>
<span class="lineNum">     435 </span>            :     return NULL;
<span class="lineNum">     436 </span>            : 
<span class="lineNum">     437 </span><span class="lineCov">          2 :   arch = !strcmp (argv[0], &quot;arch&quot;);</span>
<span class="lineNum">     438 </span>            : 
<span class="lineNum">     439 </span><span class="lineCov">          2 :   if (!arch &amp;&amp; strcmp (argv[0], &quot;tune&quot;))</span>
<span class="lineNum">     440 </span>            :     return NULL;
<span class="lineNum">     441 </span>            : 
<span class="lineNum">     442 </span><span class="lineCov">          2 :   max_level = __get_cpuid_max (0, &amp;vendor);</span>
<span class="lineNum">     443 </span><span class="lineCov">          2 :   if (max_level &lt; 1)</span>
<span class="lineNum">     444 </span>            :     goto done;
<span class="lineNum">     445 </span>            : 
<span class="lineNum">     446 </span><span class="lineCov">          2 :   __cpuid (1, eax, ebx, ecx, edx);</span>
<span class="lineNum">     447 </span>            : 
<span class="lineNum">     448 </span><span class="lineCov">          2 :   model = (eax &gt;&gt; 4) &amp; 0x0f;</span>
<span class="lineNum">     449 </span><span class="lineCov">          2 :   family = (eax &gt;&gt; 8) &amp; 0x0f;</span>
<span class="lineNum">     450 </span><span class="lineCov">          2 :   if (vendor == signature_INTEL_ebx</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :       || vendor == signature_AMD_ebx)</span>
<span class="lineNum">     452 </span>            :     {
<span class="lineNum">     453 </span><span class="lineCov">          2 :       unsigned int extended_model, extended_family;</span>
<span class="lineNum">     454 </span>            : 
<span class="lineNum">     455 </span><span class="lineCov">          2 :       extended_model = (eax &gt;&gt; 12) &amp; 0xf0;</span>
<span class="lineNum">     456 </span><span class="lineCov">          2 :       extended_family = (eax &gt;&gt; 20) &amp; 0xff;</span>
<span class="lineNum">     457 </span><span class="lineCov">          2 :       if (family == 0x0f)</span>
<span class="lineNum">     458 </span>            :         {
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :           family += extended_family;</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :           model += extended_model;</span>
<span class="lineNum">     461 </span>            :         }
<span class="lineNum">     462 </span><span class="lineCov">          2 :       else if (family == 0x06)</span>
<span class="lineNum">     463 </span><span class="lineCov">          2 :         model += extended_model;</span>
<span class="lineNum">     464 </span>            :     }
<span class="lineNum">     465 </span>            : 
<span class="lineNum">     466 </span><span class="lineCov">          2 :   has_sse3 = ecx &amp; bit_SSE3;</span>
<span class="lineNum">     467 </span><span class="lineCov">          2 :   has_ssse3 = ecx &amp; bit_SSSE3;</span>
<span class="lineNum">     468 </span><span class="lineCov">          2 :   has_sse4_1 = ecx &amp; bit_SSE4_1;</span>
<span class="lineNum">     469 </span><span class="lineCov">          2 :   has_sse4_2 = ecx &amp; bit_SSE4_2;</span>
<span class="lineNum">     470 </span><span class="lineCov">          2 :   has_avx = ecx &amp; bit_AVX;</span>
<span class="lineNum">     471 </span><span class="lineCov">          2 :   has_osxsave = ecx &amp; bit_OSXSAVE;</span>
<span class="lineNum">     472 </span><span class="lineCov">          2 :   has_cmpxchg16b = ecx &amp; bit_CMPXCHG16B;</span>
<span class="lineNum">     473 </span><span class="lineCov">          2 :   has_movbe = ecx &amp; bit_MOVBE;</span>
<span class="lineNum">     474 </span><span class="lineCov">          2 :   has_popcnt = ecx &amp; bit_POPCNT;</span>
<span class="lineNum">     475 </span><span class="lineCov">          2 :   has_aes = ecx &amp; bit_AES;</span>
<span class="lineNum">     476 </span><span class="lineCov">          2 :   has_pclmul = ecx &amp; bit_PCLMUL;</span>
<span class="lineNum">     477 </span><span class="lineCov">          2 :   has_fma = ecx &amp; bit_FMA;</span>
<span class="lineNum">     478 </span><span class="lineCov">          2 :   has_f16c = ecx &amp; bit_F16C;</span>
<span class="lineNum">     479 </span><span class="lineCov">          2 :   has_rdrnd = ecx &amp; bit_RDRND;</span>
<span class="lineNum">     480 </span><span class="lineCov">          2 :   has_xsave = ecx &amp; bit_XSAVE;</span>
<span class="lineNum">     481 </span>            : 
<span class="lineNum">     482 </span><span class="lineCov">          2 :   has_cmpxchg8b = edx &amp; bit_CMPXCHG8B;</span>
<span class="lineNum">     483 </span><span class="lineCov">          2 :   has_cmov = edx &amp; bit_CMOV;</span>
<span class="lineNum">     484 </span><span class="lineCov">          2 :   has_mmx = edx &amp; bit_MMX;</span>
<span class="lineNum">     485 </span><span class="lineCov">          2 :   has_fxsr = edx &amp; bit_FXSAVE;</span>
<span class="lineNum">     486 </span><span class="lineCov">          2 :   has_sse = edx &amp; bit_SSE;</span>
<span class="lineNum">     487 </span><span class="lineCov">          2 :   has_sse2 = edx &amp; bit_SSE2;</span>
<span class="lineNum">     488 </span>            : 
<span class="lineNum">     489 </span><span class="lineCov">          2 :   if (max_level &gt;= 7)</span>
<span class="lineNum">     490 </span>            :     {
<span class="lineNum">     491 </span><span class="lineCov">          2 :       __cpuid_count (7, 0, eax, ebx, ecx, edx);</span>
<span class="lineNum">     492 </span>            : 
<span class="lineNum">     493 </span><span class="lineCov">          2 :       has_bmi = ebx &amp; bit_BMI;</span>
<span class="lineNum">     494 </span><span class="lineCov">          2 :       has_sgx = ebx &amp; bit_SGX;</span>
<span class="lineNum">     495 </span><span class="lineCov">          2 :       has_hle = ebx &amp; bit_HLE;</span>
<span class="lineNum">     496 </span><span class="lineCov">          2 :       has_rtm = ebx &amp; bit_RTM;</span>
<span class="lineNum">     497 </span><span class="lineCov">          2 :       has_avx2 = ebx &amp; bit_AVX2;</span>
<span class="lineNum">     498 </span><span class="lineCov">          2 :       has_bmi2 = ebx &amp; bit_BMI2;</span>
<span class="lineNum">     499 </span><span class="lineCov">          2 :       has_fsgsbase = ebx &amp; bit_FSGSBASE;</span>
<span class="lineNum">     500 </span><span class="lineCov">          2 :       has_rdseed = ebx &amp; bit_RDSEED;</span>
<span class="lineNum">     501 </span><span class="lineCov">          2 :       has_adx = ebx &amp; bit_ADX;</span>
<span class="lineNum">     502 </span><span class="lineCov">          2 :       has_avx512f = ebx &amp; bit_AVX512F;</span>
<span class="lineNum">     503 </span><span class="lineCov">          2 :       has_avx512er = ebx &amp; bit_AVX512ER;</span>
<span class="lineNum">     504 </span><span class="lineCov">          2 :       has_avx512pf = ebx &amp; bit_AVX512PF;</span>
<span class="lineNum">     505 </span><span class="lineCov">          2 :       has_avx512cd = ebx &amp; bit_AVX512CD;</span>
<span class="lineNum">     506 </span><span class="lineCov">          2 :       has_sha = ebx &amp; bit_SHA;</span>
<span class="lineNum">     507 </span><span class="lineCov">          2 :       has_clflushopt = ebx &amp; bit_CLFLUSHOPT;</span>
<span class="lineNum">     508 </span><span class="lineCov">          2 :       has_clwb = ebx &amp; bit_CLWB;</span>
<span class="lineNum">     509 </span><span class="lineCov">          2 :       has_avx512dq = ebx &amp; bit_AVX512DQ;</span>
<span class="lineNum">     510 </span><span class="lineCov">          2 :       has_avx512bw = ebx &amp; bit_AVX512BW;</span>
<span class="lineNum">     511 </span><span class="lineCov">          2 :       has_avx512vl = ebx &amp; bit_AVX512VL;</span>
<span class="lineNum">     512 </span><span class="lineCov">          2 :       has_avx512ifma = ebx &amp; bit_AVX512IFMA;</span>
<span class="lineNum">     513 </span>            : 
<span class="lineNum">     514 </span><span class="lineCov">          2 :       has_prefetchwt1 = ecx &amp; bit_PREFETCHWT1;</span>
<span class="lineNum">     515 </span><span class="lineCov">          2 :       has_avx512vbmi = ecx &amp; bit_AVX512VBMI;</span>
<span class="lineNum">     516 </span><span class="lineCov">          2 :       has_pku = ecx &amp; bit_OSPKE;</span>
<span class="lineNum">     517 </span><span class="lineCov">          2 :       has_avx512vbmi2 = ecx &amp; bit_AVX512VBMI2;</span>
<span class="lineNum">     518 </span><span class="lineCov">          2 :       has_avx512vnni = ecx &amp; bit_AVX512VNNI;</span>
<span class="lineNum">     519 </span><span class="lineCov">          2 :       has_rdpid = ecx &amp; bit_RDPID;</span>
<span class="lineNum">     520 </span><span class="lineCov">          2 :       has_gfni = ecx &amp; bit_GFNI;</span>
<span class="lineNum">     521 </span><span class="lineCov">          2 :       has_vaes = ecx &amp; bit_VAES;</span>
<span class="lineNum">     522 </span><span class="lineCov">          2 :       has_vpclmulqdq = ecx &amp; bit_VPCLMULQDQ;</span>
<span class="lineNum">     523 </span><span class="lineCov">          2 :       has_avx512bitalg = ecx &amp; bit_AVX512BITALG;</span>
<span class="lineNum">     524 </span><span class="lineCov">          2 :       has_movdiri = ecx &amp; bit_MOVDIRI;</span>
<span class="lineNum">     525 </span><span class="lineCov">          2 :       has_movdir64b = ecx &amp; bit_MOVDIR64B;</span>
<span class="lineNum">     526 </span><span class="lineCov">          2 :       has_cldemote = ecx &amp; bit_CLDEMOTE;</span>
<span class="lineNum">     527 </span>            : 
<span class="lineNum">     528 </span><span class="lineCov">          2 :       has_avx5124vnniw = edx &amp; bit_AVX5124VNNIW;</span>
<span class="lineNum">     529 </span><span class="lineCov">          2 :       has_avx5124fmaps = edx &amp; bit_AVX5124FMAPS;</span>
<span class="lineNum">     530 </span>            : 
<span class="lineNum">     531 </span><span class="lineCov">          2 :       has_shstk = ecx &amp; bit_SHSTK;</span>
<span class="lineNum">     532 </span><span class="lineCov">          2 :       has_pconfig = edx &amp; bit_PCONFIG;</span>
<span class="lineNum">     533 </span><span class="lineCov">          2 :       has_waitpkg = ecx &amp; bit_WAITPKG;</span>
<span class="lineNum">     534 </span>            :     }
<span class="lineNum">     535 </span>            : 
<span class="lineNum">     536 </span><span class="lineCov">          2 :   if (max_level &gt;= 13)</span>
<span class="lineNum">     537 </span>            :     {
<span class="lineNum">     538 </span><span class="lineCov">          2 :       __cpuid_count (13, 1, eax, ebx, ecx, edx);</span>
<span class="lineNum">     539 </span>            : 
<span class="lineNum">     540 </span><span class="lineCov">          2 :       has_xsaveopt = eax &amp; bit_XSAVEOPT;</span>
<span class="lineNum">     541 </span><span class="lineCov">          2 :       has_xsavec = eax &amp; bit_XSAVEC;</span>
<span class="lineNum">     542 </span><span class="lineCov">          2 :       has_xsaves = eax &amp; bit_XSAVES;</span>
<span class="lineNum">     543 </span>            :     }
<span class="lineNum">     544 </span>            : 
<span class="lineNum">     545 </span>            :   /* Check cpuid level of extended features.  */
<span class="lineNum">     546 </span><span class="lineCov">          2 :   __cpuid (0x80000000, ext_level, ebx, ecx, edx);</span>
<span class="lineNum">     547 </span>            : 
<span class="lineNum">     548 </span><span class="lineCov">          2 :   if (ext_level &gt;= 0x80000001)</span>
<span class="lineNum">     549 </span>            :     {
<span class="lineNum">     550 </span><span class="lineCov">          2 :       __cpuid (0x80000001, eax, ebx, ecx, edx);</span>
<span class="lineNum">     551 </span>            : 
<span class="lineNum">     552 </span><span class="lineCov">          2 :       has_lahf_lm = ecx &amp; bit_LAHF_LM;</span>
<span class="lineNum">     553 </span><span class="lineCov">          2 :       has_sse4a = ecx &amp; bit_SSE4a;</span>
<span class="lineNum">     554 </span><span class="lineCov">          2 :       has_abm = ecx &amp; bit_ABM;</span>
<span class="lineNum">     555 </span><span class="lineCov">          2 :       has_lwp = ecx &amp; bit_LWP;</span>
<span class="lineNum">     556 </span><span class="lineCov">          2 :       has_fma4 = ecx &amp; bit_FMA4;</span>
<span class="lineNum">     557 </span><span class="lineCov">          2 :       has_xop = ecx &amp; bit_XOP;</span>
<span class="lineNum">     558 </span><span class="lineCov">          2 :       has_tbm = ecx &amp; bit_TBM;</span>
<span class="lineNum">     559 </span><span class="lineCov">          2 :       has_lzcnt = ecx &amp; bit_LZCNT;</span>
<span class="lineNum">     560 </span><span class="lineCov">          2 :       has_prfchw = ecx &amp; bit_PRFCHW;</span>
<span class="lineNum">     561 </span>            : 
<span class="lineNum">     562 </span><span class="lineCov">          2 :       has_longmode = edx &amp; bit_LM;</span>
<span class="lineNum">     563 </span><span class="lineCov">          2 :       has_3dnowp = edx &amp; bit_3DNOWP;</span>
<span class="lineNum">     564 </span><span class="lineCov">          2 :       has_3dnow = edx &amp; bit_3DNOW;</span>
<span class="lineNum">     565 </span><span class="lineCov">          2 :       has_mwaitx = ecx &amp; bit_MWAITX;</span>
<span class="lineNum">     566 </span>            :     }
<span class="lineNum">     567 </span>            : 
<span class="lineNum">     568 </span><span class="lineCov">          2 :   if (ext_level &gt;= 0x80000008)</span>
<span class="lineNum">     569 </span>            :     {
<span class="lineNum">     570 </span><span class="lineCov">          2 :       __cpuid (0x80000008, eax, ebx, ecx, edx);</span>
<span class="lineNum">     571 </span><span class="lineCov">          2 :       has_clzero = ebx &amp; bit_CLZERO;</span>
<span class="lineNum">     572 </span><span class="lineCov">          2 :       has_wbnoinvd = ebx &amp; bit_WBNOINVD;</span>
<span class="lineNum">     573 </span>            :     }
<span class="lineNum">     574 </span>            : 
<span class="lineNum">     575 </span>            :   /* Get XCR_XFEATURE_ENABLED_MASK register with xgetbv.  */
<span class="lineNum">     576 </span>            : #define XCR_XFEATURE_ENABLED_MASK       0x0
<span class="lineNum">     577 </span>            : #define XSTATE_FP                       0x1
<span class="lineNum">     578 </span>            : #define XSTATE_SSE                      0x2
<span class="lineNum">     579 </span>            : #define XSTATE_YMM                      0x4
<span class="lineNum">     580 </span>            : #define XSTATE_OPMASK                   0x20
<span class="lineNum">     581 </span>            : #define XSTATE_ZMM                      0x40
<span class="lineNum">     582 </span>            : #define XSTATE_HI_ZMM                   0x80
<span class="lineNum">     583 </span>            : 
<span class="lineNum">     584 </span>            : #define XCR_AVX_ENABLED_MASK \
<span class="lineNum">     585 </span>            :   (XSTATE_SSE | XSTATE_YMM)
<span class="lineNum">     586 </span>            : #define XCR_AVX512F_ENABLED_MASK \
<span class="lineNum">     587 </span>            :   (XSTATE_SSE | XSTATE_YMM | XSTATE_OPMASK | XSTATE_ZMM | XSTATE_HI_ZMM)
<span class="lineNum">     588 </span>            : 
<span class="lineNum">     589 </span><span class="lineCov">          2 :   if (has_osxsave)</span>
<span class="lineNum">     590 </span><span class="lineCov">          2 :     asm (&quot;.byte 0x0f; .byte 0x01; .byte 0xd0&quot;</span>
<span class="lineNum">     591 </span>            :          : &quot;=a&quot; (eax), &quot;=d&quot; (edx)
<span class="lineNum">     592 </span><span class="lineCov">          2 :          : &quot;c&quot; (XCR_XFEATURE_ENABLED_MASK));</span>
<span class="lineNum">     593 </span>            :   else
<span class="lineNum">     594 </span>            :     eax = 0;
<span class="lineNum">     595 </span>            : 
<span class="lineNum">     596 </span>            :   /* Check if AVX registers are supported.  */
<span class="lineNum">     597 </span><span class="lineCov">          2 :   if ((eax &amp; XCR_AVX_ENABLED_MASK) != XCR_AVX_ENABLED_MASK)</span>
<span class="lineNum">     598 </span>            :     {
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :       has_avx = 0;</span>
<span class="lineNum">     600 </span><span class="lineNoCov">          0 :       has_avx2 = 0;</span>
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :       has_fma = 0;</span>
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :       has_fma4 = 0;</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :       has_f16c = 0;</span>
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :       has_xop = 0;</span>
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :       has_xsave = 0;</span>
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :       has_xsaveopt = 0;</span>
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :       has_xsaves = 0;</span>
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :       has_xsavec = 0;</span>
<span class="lineNum">     609 </span>            :     }
<span class="lineNum">     610 </span>            : 
<span class="lineNum">     611 </span>            :   /* Check if AVX512F registers are supported.  */
<span class="lineNum">     612 </span><span class="lineCov">          2 :   if ((eax &amp; XCR_AVX512F_ENABLED_MASK) != XCR_AVX512F_ENABLED_MASK)</span>
<span class="lineNum">     613 </span>            :     {
<span class="lineNum">     614 </span><span class="lineCov">          2 :       has_avx512f = 0;</span>
<span class="lineNum">     615 </span><span class="lineCov">          2 :       has_avx512er = 0;</span>
<span class="lineNum">     616 </span><span class="lineCov">          2 :       has_avx512pf = 0;</span>
<span class="lineNum">     617 </span><span class="lineCov">          2 :       has_avx512cd = 0;</span>
<span class="lineNum">     618 </span><span class="lineCov">          2 :       has_avx512dq = 0;</span>
<span class="lineNum">     619 </span><span class="lineCov">          2 :       has_avx512bw = 0;</span>
<span class="lineNum">     620 </span><span class="lineCov">          2 :       has_avx512vl = 0;</span>
<span class="lineNum">     621 </span>            :     }
<span class="lineNum">     622 </span>            : 
<span class="lineNum">     623 </span><span class="lineCov">          2 :   if (!arch)</span>
<span class="lineNum">     624 </span>            :     {
<span class="lineNum">     625 </span><span class="lineCov">          1 :       if (vendor == signature_AMD_ebx</span>
<span class="lineNum">     626 </span><span class="lineCov">          1 :           || vendor == signature_CENTAUR_ebx</span>
<span class="lineNum">     627 </span><span class="lineCov">          1 :           || vendor == signature_CYRIX_ebx</span>
<span class="lineNum">     628 </span><span class="lineCov">          1 :           || vendor == signature_NSC_ebx)</span>
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :         cache = detect_caches_amd (ext_level);</span>
<span class="lineNum">     630 </span><span class="lineCov">          1 :       else if (vendor == signature_INTEL_ebx)</span>
<span class="lineNum">     631 </span>            :         {
<span class="lineNum">     632 </span><span class="lineCov">          1 :           bool xeon_mp = (family == 15 &amp;&amp; model == 6);</span>
<span class="lineNum">     633 </span><span class="lineCov">          1 :           cache = detect_caches_intel (xeon_mp, max_level,</span>
<span class="lineNum">     634 </span>            :                                        ext_level, &amp;l2sizekb);
<span class="lineNum">     635 </span>            :         }
<span class="lineNum">     636 </span>            :     }
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span><span class="lineCov">          2 :   if (vendor == signature_AMD_ebx)</span>
<span class="lineNum">     639 </span>            :     {
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :       unsigned int name;</span>
<span class="lineNum">     641 </span>            : 
<span class="lineNum">     642 </span>            :       /* Detect geode processor by its processor signature.  */
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :       if (ext_level &gt;= 0x80000002)</span>
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :         __cpuid (0x80000002, name, ebx, ecx, edx);</span>
<span class="lineNum">     645 </span>            :       else
<span class="lineNum">     646 </span>            :         name = 0;
<span class="lineNum">     647 </span>            : 
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :       if (name == signature_NSC_ebx)</span>
<span class="lineNum">     649 </span>            :         processor = PROCESSOR_GEODE;
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :       else if (has_movbe &amp;&amp; family == 22)</span>
<span class="lineNum">     651 </span>            :         processor = PROCESSOR_BTVER2;
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :       else if (has_clzero)</span>
<span class="lineNum">     653 </span>            :         processor = PROCESSOR_ZNVER1;
<span class="lineNum">     654 </span><span class="lineNoCov">          0 :       else if (has_avx2)</span>
<span class="lineNum">     655 </span>            :         processor = PROCESSOR_BDVER4;
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :       else if (has_xsaveopt)</span>
<span class="lineNum">     657 </span>            :         processor = PROCESSOR_BDVER3;
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :       else if (has_bmi)</span>
<span class="lineNum">     659 </span>            :         processor = PROCESSOR_BDVER2;
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :       else if (has_xop)</span>
<span class="lineNum">     661 </span>            :         processor = PROCESSOR_BDVER1;
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :       else if (has_sse4a &amp;&amp; has_ssse3)</span>
<span class="lineNum">     663 </span>            :         processor = PROCESSOR_BTVER1;
<span class="lineNum">     664 </span><span class="lineNoCov">          0 :       else if (has_sse4a)</span>
<span class="lineNum">     665 </span>            :         processor = PROCESSOR_AMDFAM10;
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :       else if (has_sse2 || has_longmode)</span>
<span class="lineNum">     667 </span>            :         processor = PROCESSOR_K8;
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :       else if (has_3dnowp &amp;&amp; family == 6)</span>
<span class="lineNum">     669 </span>            :         processor = PROCESSOR_ATHLON;
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :       else if (has_mmx)</span>
<span class="lineNum">     671 </span>            :         processor = PROCESSOR_K6;
<span class="lineNum">     672 </span>            :       else
<span class="lineNum">     673 </span>            :         processor = PROCESSOR_PENTIUM;
<span class="lineNum">     674 </span>            :     }
<span class="lineNum">     675 </span><span class="lineCov">          2 :   else if (vendor == signature_CENTAUR_ebx)</span>
<span class="lineNum">     676 </span>            :     {
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :       processor = PROCESSOR_GENERIC;</span>
<span class="lineNum">     678 </span>            : 
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :       switch (family)</span>
<span class="lineNum">     680 </span>            :         {
<span class="lineNum">     681 </span>            :         default:
<span class="lineNum">     682 </span>            :           /* We have no idea.  */
<span class="lineNum">     683 </span>            :           break;
<span class="lineNum">     684 </span>            : 
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :         case 5:</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :           if (has_3dnow || has_mmx)</span>
<span class="lineNum">     687 </span>            :             processor = PROCESSOR_I486;
<span class="lineNum">     688 </span>            :           break;
<span class="lineNum">     689 </span>            : 
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :         case 6:</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :           if (has_longmode)</span>
<span class="lineNum">     692 </span>            :             processor = PROCESSOR_K8;
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :           else if (model &gt;= 9)</span>
<span class="lineNum">     694 </span>            :             processor = PROCESSOR_PENTIUMPRO;
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :           else if (model &gt;= 6)</span>
<span class="lineNum">     696 </span>            :             processor = PROCESSOR_I486;
<span class="lineNum">     697 </span>            :         }
<span class="lineNum">     698 </span>            :     }
<span class="lineNum">     699 </span>            :   else
<span class="lineNum">     700 </span>            :     {
<span class="lineNum">     701 </span><span class="lineCov">          2 :       switch (family)</span>
<span class="lineNum">     702 </span>            :         {
<span class="lineNum">     703 </span>            :         case 4:
<span class="lineNum">     704 </span>            :           processor = PROCESSOR_I486;
<span class="lineNum">     705 </span>            :           break;
<span class="lineNum">     706 </span>            :         case 5:
<span class="lineNum">     707 </span>            :           processor = PROCESSOR_PENTIUM;
<span class="lineNum">     708 </span>            :           break;
<span class="lineNum">     709 </span>            :         case 6:
<span class="lineNum">     710 </span>            :           processor = PROCESSOR_PENTIUMPRO;
<span class="lineNum">     711 </span>            :           break;
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :         case 15:</span>
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :           processor = PROCESSOR_PENTIUM4;</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     715 </span>            :         default:
<span class="lineNum">     716 </span>            :           /* We have no idea.  */
<span class="lineNum">     717 </span>            :           processor = PROCESSOR_GENERIC;
<span class="lineNum">     718 </span>            :         }
<span class="lineNum">     719 </span>            :     }
<span class="lineNum">     720 </span>            : 
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :   switch (processor)</span>
<span class="lineNum">     722 </span>            :     {
<span class="lineNum">     723 </span>            :     case PROCESSOR_I386:
<span class="lineNum">     724 </span>            :       /* Default.  */
<span class="lineNum">     725 </span>            :       break;
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :     case PROCESSOR_I486:</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :       if (arch &amp;&amp; vendor == signature_CENTAUR_ebx)</span>
<span class="lineNum">     728 </span>            :         {
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :           if (model &gt;= 6)</span>
<span class="lineNum">     730 </span>            :             cpu = &quot;c3&quot;;
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :           else if (has_3dnow)</span>
<span class="lineNum">     732 </span>            :             cpu = &quot;winchip2&quot;;
<span class="lineNum">     733 </span>            :           else
<span class="lineNum">     734 </span>            :             /* Assume WinChip C6.  */
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :             cpu = &quot;winchip-c6&quot;;</span>
<span class="lineNum">     736 </span>            :         }
<span class="lineNum">     737 </span>            :       else
<span class="lineNum">     738 </span>            :         cpu = &quot;i486&quot;;
<span class="lineNum">     739 </span>            :       break;
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :     case PROCESSOR_PENTIUM:</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :       if (arch &amp;&amp; has_mmx)</span>
<span class="lineNum">     742 </span>            :         cpu = &quot;pentium-mmx&quot;;
<span class="lineNum">     743 </span>            :       else
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :         cpu = &quot;pentium&quot;;</span>
<span class="lineNum">     745 </span>            :       break;
<span class="lineNum">     746 </span><span class="lineCov">          2 :     case PROCESSOR_PENTIUMPRO:</span>
<span class="lineNum">     747 </span><span class="lineCov">          2 :       switch (model)</span>
<span class="lineNum">     748 </span>            :         {
<span class="lineNum">     749 </span>            :         case 0x1c:
<span class="lineNum">     750 </span>            :         case 0x26:
<span class="lineNum">     751 </span>            :           /* Bonnell.  */
<span class="lineNum">     752 </span>            :           cpu = &quot;bonnell&quot;;
<span class="lineNum">     753 </span>            :           break;
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :         case 0x37:</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :         case 0x4a:</span>
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :         case 0x4d:</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :         case 0x5a:</span>
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :         case 0x5d:</span>
<span class="lineNum">     759 </span>            :           /* Silvermont.  */
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :           cpu = &quot;silvermont&quot;;</span>
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :         case 0x5c:</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :         case 0x5f:</span>
<span class="lineNum">     764 </span>            :           /* Goldmont.  */
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :           cpu = &quot;goldmont&quot;;</span>
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :         case 0x7a:</span>
<span class="lineNum">     768 </span>            :           /* Goldmont Plus.  */
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :           cpu = &quot;goldmont-plus&quot;;</span>
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         case 0x0f:</span>
<span class="lineNum">     772 </span>            :           /* Merom.  */
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :         case 0x17:</span>
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :         case 0x1d:</span>
<span class="lineNum">     775 </span>            :           /* Penryn.  */
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :           cpu = &quot;core2&quot;;</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :         case 0x1a:</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :         case 0x1e:</span>
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :         case 0x1f:</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :         case 0x2e:</span>
<span class="lineNum">     782 </span>            :           /* Nehalem.  */
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :           cpu = &quot;nehalem&quot;;</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :         case 0x25:</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :         case 0x2c:</span>
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :         case 0x2f:</span>
<span class="lineNum">     788 </span>            :           /* Westmere.  */
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :           cpu = &quot;westmere&quot;;</span>
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :         case 0x2a:</span>
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :         case 0x2d:</span>
<span class="lineNum">     793 </span>            :           /* Sandy Bridge.  */
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :           cpu = &quot;sandybridge&quot;;</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :         case 0x3a:</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :         case 0x3e:</span>
<span class="lineNum">     798 </span>            :           /* Ivy Bridge.  */
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :           cpu = &quot;ivybridge&quot;;</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     801 </span><span class="lineCov">          2 :         case 0x3c:</span>
<span class="lineNum">     802 </span><span class="lineCov">          2 :         case 0x3f:</span>
<span class="lineNum">     803 </span><span class="lineCov">          2 :         case 0x45:</span>
<span class="lineNum">     804 </span><span class="lineCov">          2 :         case 0x46:</span>
<span class="lineNum">     805 </span>            :           /* Haswell.  */
<span class="lineNum">     806 </span><span class="lineCov">          2 :           cpu = &quot;haswell&quot;;</span>
<span class="lineNum">     807 </span><span class="lineCov">          2 :           break;</span>
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :         case 0x3d:</span>
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :         case 0x47:</span>
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :         case 0x4f:</span>
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :         case 0x56:</span>
<span class="lineNum">     812 </span>            :           /* Broadwell.  */
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :           cpu = &quot;broadwell&quot;;</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :         case 0x4e:</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :         case 0x5e:</span>
<span class="lineNum">     817 </span>            :           /* Skylake.  */
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         case 0x8e:</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :         case 0x9e:</span>
<span class="lineNum">     820 </span>            :           /* Kaby Lake.  */
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :           cpu = &quot;skylake&quot;;</span>
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :         case 0x55:</span>
<span class="lineNum">     824 </span>            :           /* Skylake with AVX-512.  */
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :           cpu = &quot;skylake-avx512&quot;;</span>
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :         case 0x57:</span>
<span class="lineNum">     828 </span>            :           /* Knights Landing.  */
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :           cpu = &quot;knl&quot;;</span>
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :         case 0x66:</span>
<span class="lineNum">     832 </span>            :           /* Cannon Lake.  */
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :           cpu = &quot;cannonlake&quot;;</span>
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :         case 0x85:</span>
<span class="lineNum">     836 </span>            :           /* Knights Mill.  */
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :           cpu = &quot;knm&quot;;</span>
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :           break;</span>
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :         default:</span>
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :           if (arch)</span>
<span class="lineNum">     841 </span>            :             {
<span class="lineNum">     842 </span>            :               /* This is unknown family 0x6 CPU.  */
<span class="lineNum">     843 </span>            :               /* Assume Ice Lake Server.  */
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :               if (has_wbnoinvd)</span>
<span class="lineNum">     845 </span>            :                 cpu = &quot;icelake-server&quot;;
<span class="lineNum">     846 </span>            :               /* Assume Ice Lake.  */
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :               else if (has_gfni)</span>
<span class="lineNum">     848 </span>            :                 cpu = &quot;icelake-client&quot;;
<span class="lineNum">     849 </span>            :               /* Assume Cannon Lake.  */
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :               else if (has_avx512vbmi)</span>
<span class="lineNum">     851 </span>            :                 cpu = &quot;cannonlake&quot;;
<span class="lineNum">     852 </span>            :               /* Assume Knights Mill.  */
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :               else if (has_avx5124vnniw)</span>
<span class="lineNum">     854 </span>            :                 cpu = &quot;knm&quot;;
<span class="lineNum">     855 </span>            :               /* Assume Knights Landing.  */
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :               else if (has_avx512er)</span>
<span class="lineNum">     857 </span>            :                 cpu = &quot;knl&quot;;
<span class="lineNum">     858 </span>            :               /* Assume Skylake with AVX-512.  */
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :               else if (has_avx512f)</span>
<span class="lineNum">     860 </span>            :                 cpu = &quot;skylake-avx512&quot;;
<span class="lineNum">     861 </span>            :               /* Assume Skylake.  */
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :               else if (has_clflushopt)</span>
<span class="lineNum">     863 </span>            :                 cpu = &quot;skylake&quot;;
<span class="lineNum">     864 </span>            :               /* Assume Broadwell.  */
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :               else if (has_adx)</span>
<span class="lineNum">     866 </span>            :                 cpu = &quot;broadwell&quot;;
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :               else if (has_avx2)</span>
<span class="lineNum">     868 </span>            :                 /* Assume Haswell.  */
<span class="lineNum">     869 </span>            :                 cpu = &quot;haswell&quot;;
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :               else if (has_avx)</span>
<span class="lineNum">     871 </span>            :                 /* Assume Sandy Bridge.  */
<span class="lineNum">     872 </span>            :                 cpu = &quot;sandybridge&quot;;
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :               else if (has_sse4_2)</span>
<span class="lineNum">     874 </span>            :                 {
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                   if (has_gfni)</span>
<span class="lineNum">     876 </span>            :                     /* Assume Tremont.  */
<span class="lineNum">     877 </span>            :                     cpu = &quot;tremont&quot;;
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :                   else if (has_sgx)</span>
<span class="lineNum">     879 </span>            :                     /* Assume Goldmont Plus.  */
<span class="lineNum">     880 </span>            :                     cpu = &quot;goldmont-plus&quot;;
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :                   else if (has_xsave)</span>
<span class="lineNum">     882 </span>            :                     /* Assume Goldmont.  */
<span class="lineNum">     883 </span>            :                     cpu = &quot;goldmont&quot;;
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :                   else if (has_movbe)</span>
<span class="lineNum">     885 </span>            :                     /* Assume Silvermont.  */
<span class="lineNum">     886 </span>            :                     cpu = &quot;silvermont&quot;;
<span class="lineNum">     887 </span>            :                   else
<span class="lineNum">     888 </span>            :                     /* Assume Nehalem.  */
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :                     cpu = &quot;nehalem&quot;;</span>
<span class="lineNum">     890 </span>            :                 }
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :               else if (has_ssse3)</span>
<span class="lineNum">     892 </span>            :                 {
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :                   if (has_movbe)</span>
<span class="lineNum">     894 </span>            :                     /* Assume Bonnell.  */
<span class="lineNum">     895 </span>            :                     cpu = &quot;bonnell&quot;;
<span class="lineNum">     896 </span>            :                   else
<span class="lineNum">     897 </span>            :                     /* Assume Core 2.  */
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :                     cpu = &quot;core2&quot;;</span>
<span class="lineNum">     899 </span>            :                 }
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :               else if (has_longmode)</span>
<span class="lineNum">     901 </span>            :                 /* Perhaps some emulator?  Assume x86-64, otherwise gcc
<span class="lineNum">     902 </span>            :                    -march=native would be unusable for 64-bit compilations,
<span class="lineNum">     903 </span>            :                    as all the CPUs below are 32-bit only.  */
<span class="lineNum">     904 </span>            :                 cpu = &quot;x86-64&quot;;
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :               else if (has_sse3)</span>
<span class="lineNum">     906 </span>            :                 {
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :                   if (vendor == signature_CENTAUR_ebx)</span>
<span class="lineNum">     908 </span>            :                     /* C7 / Eden &quot;Esther&quot; */
<span class="lineNum">     909 </span>            :                     cpu = &quot;c7&quot;;
<span class="lineNum">     910 </span>            :                   else
<span class="lineNum">     911 </span>            :                     /* It is Core Duo.  */
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :                     cpu = &quot;pentium-m&quot;;</span>
<span class="lineNum">     913 </span>            :                 }
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :               else if (has_sse2)</span>
<span class="lineNum">     915 </span>            :                 /* It is Pentium M.  */
<span class="lineNum">     916 </span>            :                 cpu = &quot;pentium-m&quot;;
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :               else if (has_sse)</span>
<span class="lineNum">     918 </span>            :                 {
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :                   if (vendor == signature_CENTAUR_ebx)</span>
<span class="lineNum">     920 </span>            :                     {
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :                       if (model &gt;= 9)</span>
<span class="lineNum">     922 </span>            :                         /* Eden &quot;Nehemiah&quot; */
<span class="lineNum">     923 </span>            :                         cpu = &quot;nehemiah&quot;;
<span class="lineNum">     924 </span>            :                       else
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                         cpu = &quot;c3-2&quot;;</span>
<span class="lineNum">     926 </span>            :                     }
<span class="lineNum">     927 </span>            :                   else
<span class="lineNum">     928 </span>            :                     /* It is Pentium III.  */
<span class="lineNum">     929 </span>            :                     cpu = &quot;pentium3&quot;;
<span class="lineNum">     930 </span>            :                 }
<span class="lineNum">     931 </span><span class="lineNoCov">          0 :               else if (has_mmx)</span>
<span class="lineNum">     932 </span>            :                 /* It is Pentium II.  */
<span class="lineNum">     933 </span>            :                 cpu = &quot;pentium2&quot;;
<span class="lineNum">     934 </span>            :               else
<span class="lineNum">     935 </span>            :                 /* Default to Pentium Pro.  */
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :                 cpu = &quot;pentiumpro&quot;;</span>
<span class="lineNum">     937 </span>            :             }
<span class="lineNum">     938 </span>            :           else
<span class="lineNum">     939 </span>            :             /* For -mtune, we default to -mtune=generic.  */
<span class="lineNum">     940 </span>            :             cpu = &quot;generic&quot;;
<span class="lineNum">     941 </span>            :           break;
<span class="lineNum">     942 </span>            :         }
<span class="lineNum">     943 </span>            :       break;
<span class="lineNum">     944 </span><span class="lineNoCov">          0 :     case PROCESSOR_PENTIUM4:</span>
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :       if (has_sse3)</span>
<span class="lineNum">     946 </span>            :         {
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :           if (has_longmode)</span>
<span class="lineNum">     948 </span>            :             cpu = &quot;nocona&quot;;
<span class="lineNum">     949 </span>            :           else
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :             cpu = &quot;prescott&quot;;</span>
<span class="lineNum">     951 </span>            :         }
<span class="lineNum">     952 </span>            :       else
<span class="lineNum">     953 </span>            :         cpu = &quot;pentium4&quot;;
<span class="lineNum">     954 </span>            :       break;
<span class="lineNum">     955 </span>            :     case PROCESSOR_GEODE:
<span class="lineNum">     956 </span>            :       cpu = &quot;geode&quot;;
<span class="lineNum">     957 </span>            :       break;
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :     case PROCESSOR_K6:</span>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :       if (arch &amp;&amp; has_3dnow)</span>
<span class="lineNum">     960 </span>            :         cpu = &quot;k6-3&quot;;
<span class="lineNum">     961 </span>            :       else
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :         cpu = &quot;k6&quot;;</span>
<span class="lineNum">     963 </span>            :       break;
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :     case PROCESSOR_ATHLON:</span>
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :       if (arch &amp;&amp; has_sse)</span>
<span class="lineNum">     966 </span>            :         cpu = &quot;athlon-4&quot;;
<span class="lineNum">     967 </span>            :       else
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :         cpu = &quot;athlon&quot;;</span>
<span class="lineNum">     969 </span>            :       break;
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :     case PROCESSOR_K8:</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :       if (arch)</span>
<span class="lineNum">     972 </span>            :         {
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :           if (vendor == signature_CENTAUR_ebx)</span>
<span class="lineNum">     974 </span>            :             {
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :               if (has_sse4_1)</span>
<span class="lineNum">     976 </span>            :                 /* Nano 3000 | Nano dual / quad core | Eden X4 */
<span class="lineNum">     977 </span>            :                 cpu = &quot;nano-3000&quot;;
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :               else if (has_ssse3)</span>
<span class="lineNum">     979 </span>            :                 /* Nano 1000 | Nano 2000 */
<span class="lineNum">     980 </span>            :                 cpu = &quot;nano&quot;;
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :               else if (has_sse3)</span>
<span class="lineNum">     982 </span>            :                 /* Eden X2 */
<span class="lineNum">     983 </span>            :                 cpu = &quot;eden-x2&quot;;
<span class="lineNum">     984 </span>            :               else
<span class="lineNum">     985 </span>            :                 /* Default to k8 */
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :                 cpu = &quot;k8&quot;;</span>
<span class="lineNum">     987 </span>            :             }
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :           else if (has_sse3)</span>
<span class="lineNum">     989 </span>            :             cpu = &quot;k8-sse3&quot;;
<span class="lineNum">     990 </span>            :           else
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :             cpu = &quot;k8&quot;;</span>
<span class="lineNum">     992 </span>            :         }
<span class="lineNum">     993 </span>            :       else
<span class="lineNum">     994 </span>            :         /* For -mtune, we default to -mtune=k8 */
<span class="lineNum">     995 </span>            :         cpu = &quot;k8&quot;;
<span class="lineNum">     996 </span>            :       break;
<span class="lineNum">     997 </span>            :     case PROCESSOR_AMDFAM10:
<span class="lineNum">     998 </span>            :       cpu = &quot;amdfam10&quot;;
<span class="lineNum">     999 </span>            :       break;
<span class="lineNum">    1000 </span>            :     case PROCESSOR_BDVER1:
<span class="lineNum">    1001 </span>            :       cpu = &quot;bdver1&quot;;
<span class="lineNum">    1002 </span>            :       break;
<span class="lineNum">    1003 </span>            :     case PROCESSOR_BDVER2:
<span class="lineNum">    1004 </span>            :       cpu = &quot;bdver2&quot;;
<span class="lineNum">    1005 </span>            :       break;
<span class="lineNum">    1006 </span>            :     case PROCESSOR_BDVER3:
<span class="lineNum">    1007 </span>            :       cpu = &quot;bdver3&quot;;
<span class="lineNum">    1008 </span>            :       break;
<span class="lineNum">    1009 </span>            :     case PROCESSOR_BDVER4:
<span class="lineNum">    1010 </span>            :       cpu = &quot;bdver4&quot;;
<span class="lineNum">    1011 </span>            :       break;
<span class="lineNum">    1012 </span>            :     case PROCESSOR_ZNVER1:
<span class="lineNum">    1013 </span>            :       cpu = &quot;znver1&quot;;
<span class="lineNum">    1014 </span>            :       break;
<span class="lineNum">    1015 </span>            :     case PROCESSOR_BTVER1:
<span class="lineNum">    1016 </span>            :       cpu = &quot;btver1&quot;;
<span class="lineNum">    1017 </span>            :       break;
<span class="lineNum">    1018 </span>            :     case PROCESSOR_BTVER2:
<span class="lineNum">    1019 </span>            :       cpu = &quot;btver2&quot;;
<span class="lineNum">    1020 </span>            :       break;
<span class="lineNum">    1021 </span>            : 
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :     default:</span>
<span class="lineNum">    1023 </span>            :       /* Use something reasonable.  */
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 :       if (arch)</span>
<span class="lineNum">    1025 </span>            :         {
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :           if (has_ssse3)</span>
<span class="lineNum">    1027 </span>            :             cpu = &quot;core2&quot;;
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :           else if (has_sse3)</span>
<span class="lineNum">    1029 </span>            :             {
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :               if (has_longmode)</span>
<span class="lineNum">    1031 </span>            :                 cpu = &quot;nocona&quot;;
<span class="lineNum">    1032 </span>            :               else
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                 cpu = &quot;prescott&quot;;</span>
<span class="lineNum">    1034 </span>            :             }
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :           else if (has_longmode)</span>
<span class="lineNum">    1036 </span>            :             /* Perhaps some emulator?  Assume x86-64, otherwise gcc
<span class="lineNum">    1037 </span>            :                -march=native would be unusable for 64-bit compilations,
<span class="lineNum">    1038 </span>            :                as all the CPUs below are 32-bit only.  */
<span class="lineNum">    1039 </span>            :             cpu = &quot;x86-64&quot;;
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :           else if (has_sse2)</span>
<span class="lineNum">    1041 </span>            :             cpu = &quot;pentium4&quot;;
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :           else if (has_cmov)</span>
<span class="lineNum">    1043 </span>            :             cpu = &quot;pentiumpro&quot;;
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :           else if (has_mmx)</span>
<span class="lineNum">    1045 </span>            :             cpu = &quot;pentium-mmx&quot;;
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :           else if (has_cmpxchg8b)</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :             cpu = &quot;pentium&quot;;</span>
<span class="lineNum">    1048 </span>            :         }
<span class="lineNum">    1049 </span>            :       else
<span class="lineNum">    1050 </span>            :         cpu = &quot;generic&quot;;
<span class="lineNum">    1051 </span>            :     }
<span class="lineNum">    1052 </span>            : 
<span class="lineNum">    1053 </span><span class="lineCov">          2 :   if (arch)</span>
<span class="lineNum">    1054 </span>            :     {
<span class="lineNum">    1055 </span><span class="lineCov">          1 :       const char *mmx = has_mmx ? &quot; -mmmx&quot; : &quot; -mno-mmx&quot;;</span>
<span class="lineNum">    1056 </span><span class="lineCov">          1 :       const char *mmx3dnow = has_3dnow ? &quot; -m3dnow&quot; : &quot; -mno-3dnow&quot;;</span>
<span class="lineNum">    1057 </span><span class="lineCov">          1 :       const char *sse = has_sse ? &quot; -msse&quot; : &quot; -mno-sse&quot;;</span>
<span class="lineNum">    1058 </span><span class="lineCov">          1 :       const char *sse2 = has_sse2 ? &quot; -msse2&quot; : &quot; -mno-sse2&quot;;</span>
<span class="lineNum">    1059 </span><span class="lineCov">          1 :       const char *sse3 = has_sse3 ? &quot; -msse3&quot; : &quot; -mno-sse3&quot;;</span>
<span class="lineNum">    1060 </span><span class="lineCov">          1 :       const char *ssse3 = has_ssse3 ? &quot; -mssse3&quot; : &quot; -mno-ssse3&quot;;</span>
<span class="lineNum">    1061 </span><span class="lineCov">          1 :       const char *sse4a = has_sse4a ? &quot; -msse4a&quot; : &quot; -mno-sse4a&quot;;</span>
<span class="lineNum">    1062 </span><span class="lineCov">          1 :       const char *cx16 = has_cmpxchg16b ? &quot; -mcx16&quot; : &quot; -mno-cx16&quot;;</span>
<span class="lineNum">    1063 </span><span class="lineCov">          1 :       const char *sahf = has_lahf_lm ? &quot; -msahf&quot; : &quot; -mno-sahf&quot;;</span>
<span class="lineNum">    1064 </span><span class="lineCov">          1 :       const char *movbe = has_movbe ? &quot; -mmovbe&quot; : &quot; -mno-movbe&quot;;</span>
<span class="lineNum">    1065 </span><span class="lineCov">          1 :       const char *aes = has_aes ? &quot; -maes&quot; : &quot; -mno-aes&quot;;</span>
<span class="lineNum">    1066 </span><span class="lineCov">          1 :       const char *sha = has_sha ? &quot; -msha&quot; : &quot; -mno-sha&quot;;</span>
<span class="lineNum">    1067 </span><span class="lineCov">          1 :       const char *pclmul = has_pclmul ? &quot; -mpclmul&quot; : &quot; -mno-pclmul&quot;;</span>
<span class="lineNum">    1068 </span><span class="lineCov">          1 :       const char *popcnt = has_popcnt ? &quot; -mpopcnt&quot; : &quot; -mno-popcnt&quot;;</span>
<span class="lineNum">    1069 </span><span class="lineCov">          1 :       const char *abm = has_abm ? &quot; -mabm&quot; : &quot; -mno-abm&quot;;</span>
<span class="lineNum">    1070 </span><span class="lineCov">          1 :       const char *lwp = has_lwp ? &quot; -mlwp&quot; : &quot; -mno-lwp&quot;;</span>
<span class="lineNum">    1071 </span><span class="lineCov">          1 :       const char *fma = has_fma ? &quot; -mfma&quot; : &quot; -mno-fma&quot;;</span>
<span class="lineNum">    1072 </span><span class="lineCov">          1 :       const char *fma4 = has_fma4 ? &quot; -mfma4&quot; : &quot; -mno-fma4&quot;;</span>
<span class="lineNum">    1073 </span><span class="lineCov">          1 :       const char *xop = has_xop ? &quot; -mxop&quot; : &quot; -mno-xop&quot;;</span>
<span class="lineNum">    1074 </span><span class="lineCov">          1 :       const char *bmi = has_bmi ? &quot; -mbmi&quot; : &quot; -mno-bmi&quot;;</span>
<span class="lineNum">    1075 </span><span class="lineCov">          1 :       const char *pconfig = has_pconfig ? &quot; -mpconfig&quot; : &quot; -mno-pconfig&quot;;</span>
<span class="lineNum">    1076 </span><span class="lineCov">          1 :       const char *wbnoinvd = has_wbnoinvd ? &quot; -mwbnoinvd&quot; : &quot; -mno-wbnoinvd&quot;;</span>
<span class="lineNum">    1077 </span><span class="lineCov">          1 :       const char *sgx = has_sgx ? &quot; -msgx&quot; : &quot; -mno-sgx&quot;;</span>
<span class="lineNum">    1078 </span><span class="lineCov">          1 :       const char *bmi2 = has_bmi2 ? &quot; -mbmi2&quot; : &quot; -mno-bmi2&quot;;</span>
<span class="lineNum">    1079 </span><span class="lineCov">          1 :       const char *tbm = has_tbm ? &quot; -mtbm&quot; : &quot; -mno-tbm&quot;;</span>
<span class="lineNum">    1080 </span><span class="lineCov">          1 :       const char *avx = has_avx ? &quot; -mavx&quot; : &quot; -mno-avx&quot;;</span>
<span class="lineNum">    1081 </span><span class="lineCov">          1 :       const char *avx2 = has_avx2 ? &quot; -mavx2&quot; : &quot; -mno-avx2&quot;;</span>
<span class="lineNum">    1082 </span><span class="lineCov">          1 :       const char *sse4_2 = has_sse4_2 ? &quot; -msse4.2&quot; : &quot; -mno-sse4.2&quot;;</span>
<span class="lineNum">    1083 </span><span class="lineCov">          1 :       const char *sse4_1 = has_sse4_1 ? &quot; -msse4.1&quot; : &quot; -mno-sse4.1&quot;;</span>
<span class="lineNum">    1084 </span><span class="lineCov">          1 :       const char *lzcnt = has_lzcnt ? &quot; -mlzcnt&quot; : &quot; -mno-lzcnt&quot;;</span>
<span class="lineNum">    1085 </span><span class="lineCov">          1 :       const char *hle = has_hle ? &quot; -mhle&quot; : &quot; -mno-hle&quot;;</span>
<span class="lineNum">    1086 </span><span class="lineCov">          1 :       const char *rtm = has_rtm ? &quot; -mrtm&quot; : &quot; -mno-rtm&quot;;</span>
<span class="lineNum">    1087 </span><span class="lineCov">          1 :       const char *rdrnd = has_rdrnd ? &quot; -mrdrnd&quot; : &quot; -mno-rdrnd&quot;;</span>
<span class="lineNum">    1088 </span><span class="lineCov">          1 :       const char *f16c = has_f16c ? &quot; -mf16c&quot; : &quot; -mno-f16c&quot;;</span>
<span class="lineNum">    1089 </span><span class="lineCov">          1 :       const char *fsgsbase = has_fsgsbase ? &quot; -mfsgsbase&quot; : &quot; -mno-fsgsbase&quot;;</span>
<span class="lineNum">    1090 </span><span class="lineCov">          1 :       const char *rdseed = has_rdseed ? &quot; -mrdseed&quot; : &quot; -mno-rdseed&quot;;</span>
<span class="lineNum">    1091 </span><span class="lineCov">          1 :       const char *prfchw = has_prfchw ? &quot; -mprfchw&quot; : &quot; -mno-prfchw&quot;;</span>
<span class="lineNum">    1092 </span><span class="lineCov">          1 :       const char *adx = has_adx ? &quot; -madx&quot; : &quot; -mno-adx&quot;;</span>
<span class="lineNum">    1093 </span><span class="lineCov">          1 :       const char *fxsr = has_fxsr ? &quot; -mfxsr&quot; : &quot; -mno-fxsr&quot;;</span>
<span class="lineNum">    1094 </span><span class="lineCov">          1 :       const char *xsave = has_xsave ? &quot; -mxsave&quot; : &quot; -mno-xsave&quot;;</span>
<span class="lineNum">    1095 </span><span class="lineCov">          1 :       const char *xsaveopt = has_xsaveopt ? &quot; -mxsaveopt&quot; : &quot; -mno-xsaveopt&quot;;</span>
<span class="lineNum">    1096 </span><span class="lineCov">          1 :       const char *avx512f = has_avx512f ? &quot; -mavx512f&quot; : &quot; -mno-avx512f&quot;;</span>
<span class="lineNum">    1097 </span><span class="lineCov">          1 :       const char *avx512er = has_avx512er ? &quot; -mavx512er&quot; : &quot; -mno-avx512er&quot;;</span>
<span class="lineNum">    1098 </span><span class="lineCov">          1 :       const char *avx512cd = has_avx512cd ? &quot; -mavx512cd&quot; : &quot; -mno-avx512cd&quot;;</span>
<span class="lineNum">    1099 </span><span class="lineCov">          1 :       const char *avx512pf = has_avx512pf ? &quot; -mavx512pf&quot; : &quot; -mno-avx512pf&quot;;</span>
<span class="lineNum">    1100 </span><span class="lineCov">          1 :       const char *prefetchwt1 = has_prefetchwt1 ? &quot; -mprefetchwt1&quot; : &quot; -mno-prefetchwt1&quot;;</span>
<span class="lineNum">    1101 </span><span class="lineCov">          1 :       const char *clflushopt = has_clflushopt ? &quot; -mclflushopt&quot; : &quot; -mno-clflushopt&quot;;</span>
<span class="lineNum">    1102 </span><span class="lineCov">          1 :       const char *xsavec = has_xsavec ? &quot; -mxsavec&quot; : &quot; -mno-xsavec&quot;;</span>
<span class="lineNum">    1103 </span><span class="lineCov">          1 :       const char *xsaves = has_xsaves ? &quot; -mxsaves&quot; : &quot; -mno-xsaves&quot;;</span>
<span class="lineNum">    1104 </span><span class="lineCov">          1 :       const char *avx512dq = has_avx512dq ? &quot; -mavx512dq&quot; : &quot; -mno-avx512dq&quot;;</span>
<span class="lineNum">    1105 </span><span class="lineCov">          1 :       const char *avx512bw = has_avx512bw ? &quot; -mavx512bw&quot; : &quot; -mno-avx512bw&quot;;</span>
<span class="lineNum">    1106 </span><span class="lineCov">          1 :       const char *avx512vl = has_avx512vl ? &quot; -mavx512vl&quot; : &quot; -mno-avx512vl&quot;;</span>
<span class="lineNum">    1107 </span><span class="lineCov">          1 :       const char *avx512ifma = has_avx512ifma ? &quot; -mavx512ifma&quot; : &quot; -mno-avx512ifma&quot;;</span>
<span class="lineNum">    1108 </span><span class="lineCov">          1 :       const char *avx512vbmi = has_avx512vbmi ? &quot; -mavx512vbmi&quot; : &quot; -mno-avx512vbmi&quot;;</span>
<span class="lineNum">    1109 </span><span class="lineCov">          1 :       const char *avx5124vnniw = has_avx5124vnniw ? &quot; -mavx5124vnniw&quot; : &quot; -mno-avx5124vnniw&quot;;</span>
<span class="lineNum">    1110 </span><span class="lineCov">          1 :       const char *avx512vbmi2 = has_avx512vbmi2 ? &quot; -mavx512vbmi2&quot; : &quot; -mno-avx512vbmi2&quot;;</span>
<span class="lineNum">    1111 </span><span class="lineCov">          1 :       const char *avx512vnni = has_avx512vnni ? &quot; -mavx512vnni&quot; : &quot; -mno-avx512vnni&quot;;</span>
<span class="lineNum">    1112 </span><span class="lineCov">          1 :       const char *avx5124fmaps = has_avx5124fmaps ? &quot; -mavx5124fmaps&quot; : &quot; -mno-avx5124fmaps&quot;;</span>
<span class="lineNum">    1113 </span><span class="lineCov">          1 :       const char *clwb = has_clwb ? &quot; -mclwb&quot; : &quot; -mno-clwb&quot;;</span>
<span class="lineNum">    1114 </span><span class="lineCov">          1 :       const char *mwaitx  = has_mwaitx  ? &quot; -mmwaitx&quot;  : &quot; -mno-mwaitx&quot;; </span>
<span class="lineNum">    1115 </span><span class="lineCov">          1 :       const char *clzero  = has_clzero  ? &quot; -mclzero&quot;  : &quot; -mno-clzero&quot;;</span>
<span class="lineNum">    1116 </span><span class="lineCov">          1 :       const char *pku = has_pku ? &quot; -mpku&quot; : &quot; -mno-pku&quot;;</span>
<span class="lineNum">    1117 </span><span class="lineCov">          1 :       const char *rdpid = has_rdpid ? &quot; -mrdpid&quot; : &quot; -mno-rdpid&quot;;</span>
<span class="lineNum">    1118 </span><span class="lineCov">          1 :       const char *gfni = has_gfni ? &quot; -mgfni&quot; : &quot; -mno-gfni&quot;;</span>
<span class="lineNum">    1119 </span><span class="lineCov">          1 :       const char *shstk = has_shstk ? &quot; -mshstk&quot; : &quot; -mno-shstk&quot;;</span>
<span class="lineNum">    1120 </span><span class="lineCov">          1 :       const char *vaes = has_vaes ? &quot; -mvaes&quot; : &quot; -mno-vaes&quot;;</span>
<span class="lineNum">    1121 </span><span class="lineCov">          1 :       const char *vpclmulqdq = has_vpclmulqdq ? &quot; -mvpclmulqdq&quot; : &quot; -mno-vpclmulqdq&quot;;</span>
<span class="lineNum">    1122 </span><span class="lineCov">          1 :       const char *avx512bitalg = has_avx512bitalg ? &quot; -mavx512bitalg&quot; : &quot; -mno-avx512bitalg&quot;;</span>
<span class="lineNum">    1123 </span><span class="lineCov">          1 :       const char *movdiri = has_movdiri ? &quot; -mmovdiri&quot; : &quot; -mno-movdiri&quot;;</span>
<span class="lineNum">    1124 </span><span class="lineCov">          1 :       const char *movdir64b = has_movdir64b ? &quot; -mmovdir64b&quot; : &quot; -mno-movdir64b&quot;;</span>
<span class="lineNum">    1125 </span><span class="lineCov">          1 :       const char *waitpkg = has_waitpkg ? &quot; -mwaitpkg&quot; : &quot; -mno-waitpkg&quot;;</span>
<span class="lineNum">    1126 </span><span class="lineCov">          1 :       const char *cldemote = has_cldemote ? &quot; -mcldemote&quot; : &quot; -mno-cldemote&quot;;</span>
<span class="lineNum">    1127 </span><span class="lineCov">          1 :       options = concat (options, mmx, mmx3dnow, sse, sse2, sse3, ssse3,</span>
<span class="lineNum">    1128 </span>            :                         sse4a, cx16, sahf, movbe, aes, sha, pclmul,
<span class="lineNum">    1129 </span>            :                         popcnt, abm, lwp, fma, fma4, xop, bmi, sgx, bmi2,
<span class="lineNum">    1130 </span>            :                         pconfig, wbnoinvd,
<span class="lineNum">    1131 </span>            :                         tbm, avx, avx2, sse4_2, sse4_1, lzcnt, rtm,
<span class="lineNum">    1132 </span>            :                         hle, rdrnd, f16c, fsgsbase, rdseed, prfchw, adx,
<span class="lineNum">    1133 </span>            :                         fxsr, xsave, xsaveopt, avx512f, avx512er,
<span class="lineNum">    1134 </span>            :                         avx512cd, avx512pf, prefetchwt1, clflushopt,
<span class="lineNum">    1135 </span>            :                         xsavec, xsaves, avx512dq, avx512bw, avx512vl,
<span class="lineNum">    1136 </span>            :                         avx512ifma, avx512vbmi, avx5124fmaps, avx5124vnniw,
<span class="lineNum">    1137 </span>            :                         clwb, mwaitx, clzero, pku, rdpid, gfni, shstk,
<span class="lineNum">    1138 </span>            :                         avx512vbmi2, avx512vnni, vaes, vpclmulqdq,
<span class="lineNum">    1139 </span>            :                         avx512bitalg, movdiri, movdir64b, waitpkg, cldemote,
<span class="lineNum">    1140 </span>            :                         NULL);
<span class="lineNum">    1141 </span>            :     }
<span class="lineNum">    1142 </span>            : 
<span class="lineNum">    1143 </span><span class="lineCov">          1 : done:</span>
<span class="lineNum">    1144 </span><span class="lineCov">          2 :   return concat (cache, &quot;-m&quot;, argv[0], &quot;=&quot;, cpu, options, NULL);</span>
<span class="lineNum">    1145 </span>            : }
<span class="lineNum">    1146 </span>            : #else
<span class="lineNum">    1147 </span>            : 
<span class="lineNum">    1148 </span>            : /* If we are compiling with GCC where %EBX register is fixed, then the
<span class="lineNum">    1149 </span>            :    driver will just ignore -march and -mtune &quot;native&quot; target and will leave
<span class="lineNum">    1150 </span>            :    to the newly built compiler to generate code for its default target.  */
<span class="lineNum">    1151 </span>            : 
<span class="lineNum">    1152 </span>            : const char *host_detect_local_cpu (int, const char **)
<span class="lineNum">    1153 </span>            : {
<span class="lineNum">    1154 </span>            :   return NULL;
<span class="lineNum">    1155 </span>            : }
<span class="lineNum">    1156 </span>            : #endif /* __GNUC__ */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
