// Seed: 7146686
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    output tri0 id_3,
    output wor id_4,
    input wor id_5,
    input supply1 id_6
);
  wire id_8;
  integer id_9;
  assign id_9 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output uwire id_4,
    input  wire  id_5,
    input  wand  id_6,
    output uwire id_7,
    input  uwire id_8,
    input  tri   id_9,
    input  wand  id_10,
    input  wire  id_11,
    output uwire id_12,
    output uwire id_13,
    output wand  id_14
);
  assign id_13 = id_11;
  module_0(
      id_8, id_11, id_11, id_4, id_4, id_2, id_0
  );
  supply1 id_16 = id_8;
  id_17(
      id_6, (1) == 1
  );
endmodule
