<stg><name>correlator_Pipeline_Process_Frame_Loop</name>


<trans_list>

<trans id="265" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_3, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_2, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_1, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din_data_0, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:21 %zext_ln76_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln76

]]></Node>
<StgValue><ssdm name="zext_ln76_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:22 %store_ln59 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:23 %br_ln0 = br void %for.inc137

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc137:0 %i_1 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc137:1 %icmp_ln59 = icmp_eq  i11 %i_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc137:2 %add_ln59 = add i11 %i_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc137:3 %br_ln59 = br i1 %icmp_ln59, void %for.inc137.split, void %for.end139.exitStub

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc137.split:0 %add_ln76 = add i11 %zext_ln76_read, i11 %i_1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:21 %packed = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %din_data_0

]]></Node>
<StgValue><ssdm name="packed"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc137.split:22 %i_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %packed, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="32">
<![CDATA[
for.inc137.split:23 %q = trunc i32 %packed

]]></Node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:24 %packed_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %din_data_1

]]></Node>
<StgValue><ssdm name="packed_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc137.split:25 %i_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %packed_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="32">
<![CDATA[
for.inc137.split:26 %q_1 = trunc i32 %packed_1

]]></Node>
<StgValue><ssdm name="q_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:27 %packed_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %din_data_2

]]></Node>
<StgValue><ssdm name="packed_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc137.split:28 %i_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %packed_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="32">
<![CDATA[
for.inc137.split:29 %q_2 = trunc i32 %packed_2

]]></Node>
<StgValue><ssdm name="q_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:30 %packed_3 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %din_data_3

]]></Node>
<StgValue><ssdm name="packed_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc137.split:31 %i_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %packed_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="32">
<![CDATA[
for.inc137.split:32 %q_3 = trunc i32 %packed_3

]]></Node>
<StgValue><ssdm name="q_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:33 %sub_ln699 = sub i16 0, i16 %q_1

]]></Node>
<StgValue><ssdm name="sub_ln699"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:37 %mul_ln389_1 = mul i16 %q, i16 %q

]]></Node>
<StgValue><ssdm name="mul_ln389_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:44 %mul_ln389_3 = mul i16 %q_1, i16 %q_1

]]></Node>
<StgValue><ssdm name="mul_ln389_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:51 %mul_ln389_5 = mul i16 %q_2, i16 %q_2

]]></Node>
<StgValue><ssdm name="mul_ln389_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:58 %mul_ln389_7 = mul i16 %q_3, i16 %q_3

]]></Node>
<StgValue><ssdm name="mul_ln389_7"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:65 %mul_ln389_9 = mul i16 %q, i16 %q_1

]]></Node>
<StgValue><ssdm name="mul_ln389_9"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:67 %mul_ln389_10 = mul i16 %i_2, i16 %sub_ln699

]]></Node>
<StgValue><ssdm name="mul_ln389_10"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:79 %mul_ln389_13 = mul i16 %q, i16 %q_2

]]></Node>
<StgValue><ssdm name="mul_ln389_13"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:82 %mul_ln389_15 = mul i16 %i_4, i16 %q

]]></Node>
<StgValue><ssdm name="mul_ln389_15"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:93 %mul_ln389_17 = mul i16 %q, i16 %q_3

]]></Node>
<StgValue><ssdm name="mul_ln389_17"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:96 %mul_ln389_19 = mul i16 %i_5, i16 %q

]]></Node>
<StgValue><ssdm name="mul_ln389_19"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:107 %mul_ln389_21 = mul i16 %q_1, i16 %q_2

]]></Node>
<StgValue><ssdm name="mul_ln389_21"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:110 %mul_ln389_23 = mul i16 %i_4, i16 %q_1

]]></Node>
<StgValue><ssdm name="mul_ln389_23"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:121 %mul_ln389_25 = mul i16 %q_1, i16 %q_3

]]></Node>
<StgValue><ssdm name="mul_ln389_25"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:124 %mul_ln389_27 = mul i16 %i_5, i16 %q_1

]]></Node>
<StgValue><ssdm name="mul_ln389_27"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:135 %mul_ln389_29 = mul i16 %q_2, i16 %q_3

]]></Node>
<StgValue><ssdm name="mul_ln389_29"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:138 %mul_ln389_31 = mul i16 %i_5, i16 %q_2

]]></Node>
<StgValue><ssdm name="mul_ln389_31"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc137.split:148 %store_ln59 = store i11 %add_ln59, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:34 %sub_ln699_1 = sub i16 0, i16 %q_2

]]></Node>
<StgValue><ssdm name="sub_ln699_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:35 %sub_ln699_2 = sub i16 0, i16 %q_3

]]></Node>
<StgValue><ssdm name="sub_ln699_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:37 %mul_ln389_1 = mul i16 %q, i16 %q

]]></Node>
<StgValue><ssdm name="mul_ln389_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:44 %mul_ln389_3 = mul i16 %q_1, i16 %q_1

]]></Node>
<StgValue><ssdm name="mul_ln389_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:51 %mul_ln389_5 = mul i16 %q_2, i16 %q_2

]]></Node>
<StgValue><ssdm name="mul_ln389_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:58 %mul_ln389_7 = mul i16 %q_3, i16 %q_3

]]></Node>
<StgValue><ssdm name="mul_ln389_7"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:65 %mul_ln389_9 = mul i16 %q, i16 %q_1

]]></Node>
<StgValue><ssdm name="mul_ln389_9"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:67 %mul_ln389_10 = mul i16 %i_2, i16 %sub_ln699

]]></Node>
<StgValue><ssdm name="mul_ln389_10"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:79 %mul_ln389_13 = mul i16 %q, i16 %q_2

]]></Node>
<StgValue><ssdm name="mul_ln389_13"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:82 %mul_ln389_15 = mul i16 %i_4, i16 %q

]]></Node>
<StgValue><ssdm name="mul_ln389_15"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:93 %mul_ln389_17 = mul i16 %q, i16 %q_3

]]></Node>
<StgValue><ssdm name="mul_ln389_17"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:96 %mul_ln389_19 = mul i16 %i_5, i16 %q

]]></Node>
<StgValue><ssdm name="mul_ln389_19"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:107 %mul_ln389_21 = mul i16 %q_1, i16 %q_2

]]></Node>
<StgValue><ssdm name="mul_ln389_21"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:110 %mul_ln389_23 = mul i16 %i_4, i16 %q_1

]]></Node>
<StgValue><ssdm name="mul_ln389_23"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:121 %mul_ln389_25 = mul i16 %q_1, i16 %q_3

]]></Node>
<StgValue><ssdm name="mul_ln389_25"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:124 %mul_ln389_27 = mul i16 %i_5, i16 %q_1

]]></Node>
<StgValue><ssdm name="mul_ln389_27"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:135 %mul_ln389_29 = mul i16 %q_2, i16 %q_3

]]></Node>
<StgValue><ssdm name="mul_ln389_29"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:138 %mul_ln389_31 = mul i16 %i_5, i16 %q_2

]]></Node>
<StgValue><ssdm name="mul_ln389_31"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:1 %zext_ln76_1 = zext i11 %add_ln76

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:2 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:3 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:4 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:5 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:6 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:7 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:8 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:9 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:10 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:12 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:13 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:14 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:15 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:16 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:17 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55 = getelementptr i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:36 %mul_ln389 = mul i16 %i_2, i16 %i_2

]]></Node>
<StgValue><ssdm name="mul_ln389"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:37 %mul_ln389_1 = mul i16 %q, i16 %q

]]></Node>
<StgValue><ssdm name="mul_ln389_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:38 %add_ln389 = add i16 %mul_ln389, i16 %mul_ln389_1

]]></Node>
<StgValue><ssdm name="add_ln389"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:39 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_56 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_56"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:43 %mul_ln389_2 = mul i16 %i_3, i16 %i_3

]]></Node>
<StgValue><ssdm name="mul_ln389_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:44 %mul_ln389_3 = mul i16 %q_1, i16 %q_1

]]></Node>
<StgValue><ssdm name="mul_ln389_3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:45 %add_ln389_1 = add i16 %mul_ln389_2, i16 %mul_ln389_3

]]></Node>
<StgValue><ssdm name="add_ln389_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:46 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_57 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_57"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:50 %mul_ln389_4 = mul i16 %i_4, i16 %i_4

]]></Node>
<StgValue><ssdm name="mul_ln389_4"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:51 %mul_ln389_5 = mul i16 %q_2, i16 %q_2

]]></Node>
<StgValue><ssdm name="mul_ln389_5"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:52 %add_ln389_2 = add i16 %mul_ln389_4, i16 %mul_ln389_5

]]></Node>
<StgValue><ssdm name="add_ln389_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:53 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_58 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_58"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:57 %mul_ln389_6 = mul i16 %i_5, i16 %i_5

]]></Node>
<StgValue><ssdm name="mul_ln389_6"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:58 %mul_ln389_7 = mul i16 %q_3, i16 %q_3

]]></Node>
<StgValue><ssdm name="mul_ln389_7"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:59 %add_ln389_3 = add i16 %mul_ln389_6, i16 %mul_ln389_7

]]></Node>
<StgValue><ssdm name="add_ln389_3"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:60 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_59 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_59"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:64 %mul_ln389_8 = mul i16 %i_3, i16 %i_2

]]></Node>
<StgValue><ssdm name="mul_ln389_8"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:65 %mul_ln389_9 = mul i16 %q, i16 %q_1

]]></Node>
<StgValue><ssdm name="mul_ln389_9"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:66 %add_ln389_4 = add i16 %mul_ln389_8, i16 %mul_ln389_9

]]></Node>
<StgValue><ssdm name="add_ln389_4"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:67 %mul_ln389_10 = mul i16 %i_2, i16 %sub_ln699

]]></Node>
<StgValue><ssdm name="mul_ln389_10"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:68 %mul_ln389_11 = mul i16 %i_3, i16 %q

]]></Node>
<StgValue><ssdm name="mul_ln389_11"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:69 %add_ln389_5 = add i16 %mul_ln389_10, i16 %mul_ln389_11

]]></Node>
<StgValue><ssdm name="add_ln389_5"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:70 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_60 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_60"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:71 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_61 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_61"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:78 %mul_ln389_12 = mul i16 %i_4, i16 %i_2

]]></Node>
<StgValue><ssdm name="mul_ln389_12"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:79 %mul_ln389_13 = mul i16 %q, i16 %q_2

]]></Node>
<StgValue><ssdm name="mul_ln389_13"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:80 %add_ln389_6 = add i16 %mul_ln389_12, i16 %mul_ln389_13

]]></Node>
<StgValue><ssdm name="add_ln389_6"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:81 %mul_ln389_14 = mul i16 %i_2, i16 %sub_ln699_1

]]></Node>
<StgValue><ssdm name="mul_ln389_14"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:82 %mul_ln389_15 = mul i16 %i_4, i16 %q

]]></Node>
<StgValue><ssdm name="mul_ln389_15"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:83 %add_ln389_7 = add i16 %mul_ln389_14, i16 %mul_ln389_15

]]></Node>
<StgValue><ssdm name="add_ln389_7"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:84 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_62 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_62"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:85 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_63 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_63"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:92 %mul_ln389_16 = mul i16 %i_5, i16 %i_2

]]></Node>
<StgValue><ssdm name="mul_ln389_16"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:93 %mul_ln389_17 = mul i16 %q, i16 %q_3

]]></Node>
<StgValue><ssdm name="mul_ln389_17"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:94 %add_ln389_8 = add i16 %mul_ln389_16, i16 %mul_ln389_17

]]></Node>
<StgValue><ssdm name="add_ln389_8"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:95 %mul_ln389_18 = mul i16 %i_2, i16 %sub_ln699_2

]]></Node>
<StgValue><ssdm name="mul_ln389_18"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:96 %mul_ln389_19 = mul i16 %i_5, i16 %q

]]></Node>
<StgValue><ssdm name="mul_ln389_19"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:97 %add_ln389_9 = add i16 %mul_ln389_18, i16 %mul_ln389_19

]]></Node>
<StgValue><ssdm name="add_ln389_9"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:98 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_64 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_64"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:99 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_65 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_65"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:106 %mul_ln389_20 = mul i16 %i_4, i16 %i_3

]]></Node>
<StgValue><ssdm name="mul_ln389_20"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:107 %mul_ln389_21 = mul i16 %q_1, i16 %q_2

]]></Node>
<StgValue><ssdm name="mul_ln389_21"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:108 %add_ln389_10 = add i16 %mul_ln389_20, i16 %mul_ln389_21

]]></Node>
<StgValue><ssdm name="add_ln389_10"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:109 %mul_ln389_22 = mul i16 %i_3, i16 %sub_ln699_1

]]></Node>
<StgValue><ssdm name="mul_ln389_22"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:110 %mul_ln389_23 = mul i16 %i_4, i16 %q_1

]]></Node>
<StgValue><ssdm name="mul_ln389_23"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:111 %add_ln389_11 = add i16 %mul_ln389_22, i16 %mul_ln389_23

]]></Node>
<StgValue><ssdm name="add_ln389_11"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:112 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_66 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_66"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:113 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_67 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_67"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:120 %mul_ln389_24 = mul i16 %i_5, i16 %i_3

]]></Node>
<StgValue><ssdm name="mul_ln389_24"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:121 %mul_ln389_25 = mul i16 %q_1, i16 %q_3

]]></Node>
<StgValue><ssdm name="mul_ln389_25"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:122 %add_ln389_12 = add i16 %mul_ln389_24, i16 %mul_ln389_25

]]></Node>
<StgValue><ssdm name="add_ln389_12"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:123 %mul_ln389_26 = mul i16 %i_3, i16 %sub_ln699_2

]]></Node>
<StgValue><ssdm name="mul_ln389_26"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:124 %mul_ln389_27 = mul i16 %i_5, i16 %q_1

]]></Node>
<StgValue><ssdm name="mul_ln389_27"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:125 %add_ln389_13 = add i16 %mul_ln389_26, i16 %mul_ln389_27

]]></Node>
<StgValue><ssdm name="add_ln389_13"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:126 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_68 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_68"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:127 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_69 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_69"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:134 %mul_ln389_28 = mul i16 %i_5, i16 %i_4

]]></Node>
<StgValue><ssdm name="mul_ln389_28"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:135 %mul_ln389_29 = mul i16 %q_2, i16 %q_3

]]></Node>
<StgValue><ssdm name="mul_ln389_29"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:136 %add_ln389_14 = add i16 %mul_ln389_28, i16 %mul_ln389_29

]]></Node>
<StgValue><ssdm name="add_ln389_14"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:137 %mul_ln389_30 = mul i16 %i_4, i16 %sub_ln699_2

]]></Node>
<StgValue><ssdm name="mul_ln389_30"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:138 %mul_ln389_31 = mul i16 %i_5, i16 %q_2

]]></Node>
<StgValue><ssdm name="mul_ln389_31"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:139 %add_ln389_15 = add i16 %mul_ln389_30, i16 %mul_ln389_31

]]></Node>
<StgValue><ssdm name="add_ln389_15"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:140 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_70 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_70"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:141 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_71 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_71"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="166" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:38 %add_ln389 = add i16 %mul_ln389, i16 %mul_ln389_1

]]></Node>
<StgValue><ssdm name="add_ln389"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:39 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_56 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_56"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:40 %conv_i_i = sext i16 %add_ln389

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:41 %this_0_0_i = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_56, i64 %conv_i_i

]]></Node>
<StgValue><ssdm name="this_0_0_i"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:45 %add_ln389_1 = add i16 %mul_ln389_2, i16 %mul_ln389_3

]]></Node>
<StgValue><ssdm name="add_ln389_1"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:46 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_57 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_57"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:47 %conv_i_i128 = sext i16 %add_ln389_1

]]></Node>
<StgValue><ssdm name="conv_i_i128"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:48 %this_0_0_i129 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_57, i64 %conv_i_i128

]]></Node>
<StgValue><ssdm name="this_0_0_i129"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:52 %add_ln389_2 = add i16 %mul_ln389_4, i16 %mul_ln389_5

]]></Node>
<StgValue><ssdm name="add_ln389_2"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:53 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_58 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_58"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:54 %conv_i_i141 = sext i16 %add_ln389_2

]]></Node>
<StgValue><ssdm name="conv_i_i141"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:55 %this_0_0_i142 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_58, i64 %conv_i_i141

]]></Node>
<StgValue><ssdm name="this_0_0_i142"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:59 %add_ln389_3 = add i16 %mul_ln389_6, i16 %mul_ln389_7

]]></Node>
<StgValue><ssdm name="add_ln389_3"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:60 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_59 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_59"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:61 %conv_i_i154 = sext i16 %add_ln389_3

]]></Node>
<StgValue><ssdm name="conv_i_i154"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:62 %this_0_0_i155 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_59, i64 %conv_i_i154

]]></Node>
<StgValue><ssdm name="this_0_0_i155"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:66 %add_ln389_4 = add i16 %mul_ln389_8, i16 %mul_ln389_9

]]></Node>
<StgValue><ssdm name="add_ln389_4"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:69 %add_ln389_5 = add i16 %mul_ln389_10, i16 %mul_ln389_11

]]></Node>
<StgValue><ssdm name="add_ln389_5"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:70 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_60 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_60"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:71 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_61 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_61"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:72 %conv_i_i167 = sext i16 %add_ln389_4

]]></Node>
<StgValue><ssdm name="conv_i_i167"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:73 %this_0_0_i168 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_60, i64 %conv_i_i167

]]></Node>
<StgValue><ssdm name="this_0_0_i168"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:74 %conv_i2_i169 = sext i16 %add_ln389_5

]]></Node>
<StgValue><ssdm name="conv_i2_i169"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:75 %this_1_0_i170 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_61, i64 %conv_i2_i169

]]></Node>
<StgValue><ssdm name="this_1_0_i170"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:80 %add_ln389_6 = add i16 %mul_ln389_12, i16 %mul_ln389_13

]]></Node>
<StgValue><ssdm name="add_ln389_6"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:83 %add_ln389_7 = add i16 %mul_ln389_14, i16 %mul_ln389_15

]]></Node>
<StgValue><ssdm name="add_ln389_7"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:84 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_62 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_62"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:85 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_63 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_63"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:86 %conv_i_i181 = sext i16 %add_ln389_6

]]></Node>
<StgValue><ssdm name="conv_i_i181"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:87 %this_0_0_i182 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_62, i64 %conv_i_i181

]]></Node>
<StgValue><ssdm name="this_0_0_i182"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:88 %conv_i2_i183 = sext i16 %add_ln389_7

]]></Node>
<StgValue><ssdm name="conv_i2_i183"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:89 %this_1_0_i184 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_63, i64 %conv_i2_i183

]]></Node>
<StgValue><ssdm name="this_1_0_i184"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:94 %add_ln389_8 = add i16 %mul_ln389_16, i16 %mul_ln389_17

]]></Node>
<StgValue><ssdm name="add_ln389_8"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:97 %add_ln389_9 = add i16 %mul_ln389_18, i16 %mul_ln389_19

]]></Node>
<StgValue><ssdm name="add_ln389_9"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:98 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_64 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_64"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:99 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_65 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_65"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:100 %conv_i_i195 = sext i16 %add_ln389_8

]]></Node>
<StgValue><ssdm name="conv_i_i195"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:101 %this_0_0_i196 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_64, i64 %conv_i_i195

]]></Node>
<StgValue><ssdm name="this_0_0_i196"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:102 %conv_i2_i197 = sext i16 %add_ln389_9

]]></Node>
<StgValue><ssdm name="conv_i2_i197"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:103 %this_1_0_i198 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_65, i64 %conv_i2_i197

]]></Node>
<StgValue><ssdm name="this_1_0_i198"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:108 %add_ln389_10 = add i16 %mul_ln389_20, i16 %mul_ln389_21

]]></Node>
<StgValue><ssdm name="add_ln389_10"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:111 %add_ln389_11 = add i16 %mul_ln389_22, i16 %mul_ln389_23

]]></Node>
<StgValue><ssdm name="add_ln389_11"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:112 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_66 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_66"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:113 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_67 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_67"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:114 %conv_i_i209 = sext i16 %add_ln389_10

]]></Node>
<StgValue><ssdm name="conv_i_i209"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:115 %this_0_0_i210 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_66, i64 %conv_i_i209

]]></Node>
<StgValue><ssdm name="this_0_0_i210"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:116 %conv_i2_i211 = sext i16 %add_ln389_11

]]></Node>
<StgValue><ssdm name="conv_i2_i211"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:117 %this_1_0_i212 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_67, i64 %conv_i2_i211

]]></Node>
<StgValue><ssdm name="this_1_0_i212"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:122 %add_ln389_12 = add i16 %mul_ln389_24, i16 %mul_ln389_25

]]></Node>
<StgValue><ssdm name="add_ln389_12"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:125 %add_ln389_13 = add i16 %mul_ln389_26, i16 %mul_ln389_27

]]></Node>
<StgValue><ssdm name="add_ln389_13"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:126 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_68 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_68"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:127 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_69 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_69"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:128 %conv_i_i223 = sext i16 %add_ln389_12

]]></Node>
<StgValue><ssdm name="conv_i_i223"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:129 %this_0_0_i224 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_68, i64 %conv_i_i223

]]></Node>
<StgValue><ssdm name="this_0_0_i224"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:130 %conv_i2_i225 = sext i16 %add_ln389_13

]]></Node>
<StgValue><ssdm name="conv_i2_i225"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:131 %this_1_0_i226 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_69, i64 %conv_i2_i225

]]></Node>
<StgValue><ssdm name="this_1_0_i226"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:136 %add_ln389_14 = add i16 %mul_ln389_28, i16 %mul_ln389_29

]]></Node>
<StgValue><ssdm name="add_ln389_14"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc137.split:139 %add_ln389_15 = add i16 %mul_ln389_30, i16 %mul_ln389_31

]]></Node>
<StgValue><ssdm name="add_ln389_15"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:140 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_70 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_70"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="11">
<![CDATA[
for.inc137.split:141 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_71 = load i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47

]]></Node>
<StgValue><ssdm name="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_71"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:142 %conv_i_i237 = sext i16 %add_ln389_14

]]></Node>
<StgValue><ssdm name="conv_i_i237"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:143 %this_0_0_i238 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_70, i64 %conv_i_i237

]]></Node>
<StgValue><ssdm name="this_0_0_i238"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="16">
<![CDATA[
for.inc137.split:144 %conv_i2_i239 = sext i16 %add_ln389_15

]]></Node>
<StgValue><ssdm name="conv_i2_i239"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:145 %this_1_0_i240 = add i64 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_71, i64 %conv_i2_i239

]]></Node>
<StgValue><ssdm name="this_1_0_i240"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0">
<![CDATA[
for.end139.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc137.split:18 %specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln60"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc137.split:19 %speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln59"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc137.split:20 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:42 %store_ln76 = store i64 %this_0_0_i, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:49 %store_ln77 = store i64 %this_0_0_i129, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:56 %store_ln78 = store i64 %this_0_0_i142, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:63 %store_ln79 = store i64 %this_0_0_i155, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:76 %store_ln81 = store i64 %this_0_0_i168, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:77 %store_ln81 = store i64 %this_1_0_i170, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:90 %store_ln82 = store i64 %this_0_0_i182, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:91 %store_ln82 = store i64 %this_1_0_i184, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:104 %store_ln83 = store i64 %this_0_0_i196, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:105 %store_ln83 = store i64 %this_1_0_i198, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:118 %store_ln84 = store i64 %this_0_0_i210, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:119 %store_ln84 = store i64 %this_1_0_i212, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:132 %store_ln85 = store i64 %this_0_0_i224, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:133 %store_ln85 = store i64 %this_1_0_i226, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:146 %store_ln86 = store i64 %this_0_0_i238, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc137.split:147 %store_ln86 = store i64 %this_1_0_i240, i11 %correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
for.inc137.split:149 %br_ln59 = br void %for.inc137

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
