// Generated by CIRCT 42e53322a
module add12u_19A(	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:2:3
  input  [11:0] A,	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:2:28
                B,	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:2:41
  output [12:0] O	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:2:55
);

  wire n_59 = A[0] & B[0];	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:3:10, :15:11, :28:11
  wire _GEN = A[1] & B[1] | B[1] & n_59 | A[1] & n_59;	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:4:10, :16:11, :28:11, :30:11, :31:11, :32:11, :33:11
  wire _GEN_0 = A[2] & B[2] | B[2] & _GEN | A[2] & _GEN;	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:5:10, :17:11, :33:11, :35:11, :36:11, :37:11, :38:11
  wire _GEN_1 = A[3] & B[3] | B[3] & _GEN_0 | A[3] & _GEN_0;	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:6:10, :18:11, :38:11, :40:11, :41:11, :42:11, :43:11
  wire _GEN_2 = A[4] & B[4] | B[4] & _GEN_1 | A[4] & _GEN_1;	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:7:10, :19:11, :43:11, :45:11, :46:11, :47:11, :48:11
  wire _GEN_3 = A[5] & B[5] | B[5] & _GEN_2 | A[5] & _GEN_2;	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:8:10, :20:11, :48:11, :50:11, :51:11, :52:11, :53:11
  wire _GEN_4 = A[6] & B[6] | B[6] & _GEN_3 | A[6] & _GEN_3;	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:9:10, :21:11, :53:11, :55:11, :56:11, :57:11, :58:11
  wire _GEN_5 = A[7] & B[7] | B[7] & _GEN_4 | A[7] & _GEN_4;	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:10:10, :22:11, :58:11, :60:11, :61:11, :62:11, :63:11
  wire _GEN_6 = A[8] & B[8] | B[8] & _GEN_5 | A[8] & _GEN_5;	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:11:10, :23:11, :63:11, :65:11, :66:11, :67:11, :68:11
  wire _GEN_7 = A[9] & B[9] | B[9] & _GEN_6 | A[9] & _GEN_6;	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:12:10, :24:11, :68:11, :70:11, :71:11, :72:11, :73:11
  wire _GEN_8 = A[10] & B[10] | B[10] & _GEN_7 | A[10] & _GEN_7;	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:13:11, :25:11, :73:11, :75:11, :76:11, :77:11, :78:11
  assign O =
    {A[11] & B[11] | B[11] & _GEN_8 | A[11] & _GEN_8,
     A[11] ^ B[11] ^ _GEN_8,
     A[10] ^ B[10] ^ _GEN_7,
     A[9] ^ B[9] ^ _GEN_6,
     A[8] ^ B[8] ^ _GEN_5,
     A[7] ^ B[7] ^ _GEN_4,
     A[6] ^ B[6] ^ _GEN_3,
     A[5] ^ B[5] ^ _GEN_2,
     A[4] ^ B[4] ^ _GEN_1,
     A[3] ^ B[3] ^ _GEN_0,
     A[2] ^ B[2] ^ _GEN,
     A[1] ^ B[1] ^ n_59,
     A[0] ^ B[0]};	// /tmp/tmp.iGix8wYZfV/27904_evoapproxlib_adders_12_unsigned_pareto_pwr_mae_add12u_19A.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :33:11, :34:11, :38:11, :39:11, :43:11, :44:11, :48:11, :49:11, :53:11, :54:11, :58:11, :59:11, :63:11, :64:11, :68:11, :69:11, :73:11, :74:11, :78:11, :79:11, :80:11, :81:11, :82:11, :83:11, :84:11, :85:5
endmodule

