-- VHDL for IBM SMS ALD group EChIOUnitSelection
-- Title: EChIOUnitSelection
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/29/2020 3:54:19 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EChIOUnitSelection is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE: in STD_LOGIC;
		PS_E_CH_INPUT_MODE: in STD_LOGIC;
		PS_PERCENT_OR_COML_AT: in STD_LOGIC;
		PS_E_CH_ANY_STATUS_ON: in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A_DELAY: in STD_LOGIC;
		MS_E_CH_STATUS_SAMPLE_B_DELAY: in STD_LOGIC;
		MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON: in STD_LOGIC;
		PS_E_CH_U_SEL_REG_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_E_CH_U_SEL_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		MS_E_CH_SELECT_UNIT_T: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T_DOT_INPUT: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_T_DOT_INPUT: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_1: out STD_LOGIC;
		MC_UNIT_1_SELECT_TO_I_O: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_1: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_2: out STD_LOGIC;
		MC_UNIT_2_SELECT_TO_I_O: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_2: out STD_LOGIC;
		MC_UNIT_4_SELECT_TO_I_O: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_4: out STD_LOGIC;
		MC_UNIT_8_SEL_TO_I_O: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_8: out STD_LOGIC;
		MC_SELECT_UNIT_P: out STD_LOGIC;
		PS_E_CH_BUFFER_SELECT: out STD_LOGIC;
		MC_SELECT_UNIT_D: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_K: out STD_LOGIC;
		MC_SELECT_UNIT_Q: out STD_LOGIC;
		MC_E_CH_SELECT_UNIT_R: out STD_LOGIC;
		MC_SELECT_UNIT_L: out STD_LOGIC;
		MC_E_CH_SELECT_UNIT_M: out STD_LOGIC;
		MC_SELECT_UNIT_N: out STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F: out STD_LOGIC;
		MS_E_CH_SELECT_TAPE_DATA: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F_A: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_F: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_U: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_U: out STD_LOGIC;
		MC_ODD_PARITY_TO_TAPE_STAR_E_CH: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_B: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_B: out STD_LOGIC;
		PS_E_CH_SEL_UNIT_F_LATCHED: out STD_LOGIC;
		MC_UNIT_SEL_F_STAR_E_CH_1301: out STD_LOGIC;
		MC_UNIT_SEL_F_STAR_E_CH_1405: out STD_LOGIC);
end EChIOUnitSelection;


ARCHITECTURE structural of EChIOUnitSelection is

	 signal PS_E_CH_U_SEL_REG_B_DOT_NOT_A_BIT: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_N: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_R: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_L: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_M: STD_LOGIC;
	 signal PS_E_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1: STD_LOGIC;

BEGIN

Page_13_50_03_1: ENTITY ALD_13_50_03_1_I_O_UNIT_SELECTION_E_CHANNEL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_U_SEL_REG_NOT_C_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(7),
	PS_E_CH_U_SEL_REG_NOT_B_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(5),
	PS_E_CH_U_SEL_REG_NOT_8_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(3),
	PS_E_CH_U_SEL_REG_NOT_2_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(1),
	PS_E_CH_U_SEL_REG_NOT_A_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(4),
	PS_E_CH_U_SEL_REG_NOT_4_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(2),
	PS_E_CH_U_SEL_REG_2_BIT =>
		PS_E_CH_U_SEL_REG_BUS(1),
	PS_E_CH_U_SEL_REG_NOT_1_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(0),
	PS_E_CH_U_SEL_REG_1_BIT =>
		PS_E_CH_U_SEL_REG_BUS(0),
	PS_E_CH_U_SEL_REG_4_BIT =>
		PS_E_CH_U_SEL_REG_BUS(2),
	PS_E_CH_OUTPUT_MODE =>
		PS_E_CH_OUTPUT_MODE,
	PS_E_CH_U_SEL_REG_A_BIT =>
		PS_E_CH_U_SEL_REG_BUS(4),
	PS_E_CH_INPUT_MODE =>
		PS_E_CH_INPUT_MODE,
	PS_E_CH_SELECT_UNIT_1 =>
		PS_E_CH_SELECT_UNIT_1,
	MC_UNIT_1_SELECT_TO_I_O =>
		MC_UNIT_1_SELECT_TO_I_O,
	MS_E_CH_SELECT_UNIT_1 =>
		MS_E_CH_SELECT_UNIT_1,
	PS_E_CH_SELECT_UNIT_2 =>
		PS_E_CH_SELECT_UNIT_2,
	MC_UNIT_2_SELECT_TO_I_O =>
		MC_UNIT_2_SELECT_TO_I_O,
	MS_E_CH_SELECT_UNIT_2 =>
		MS_E_CH_SELECT_UNIT_2,
	MC_UNIT_4_SELECT_TO_I_O =>
		MC_UNIT_4_SELECT_TO_I_O,
	MS_E_CH_SELECT_UNIT_4 =>
		MS_E_CH_SELECT_UNIT_4,
	PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT =>
		PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT,
	PS_E_CH_SELECT_UNIT_T =>
		PS_E_CH_SELECT_UNIT_T,
	MS_E_CH_SELECT_UNIT_T =>
		MS_E_CH_SELECT_UNIT_T,
	PS_E_CH_SELECT_UNIT_T_DOT_INPUT =>
		PS_E_CH_SELECT_UNIT_T_DOT_INPUT,
	MS_E_CH_SELECT_UNIT_T_DOT_INPUT =>
		MS_E_CH_SELECT_UNIT_T_DOT_INPUT
	);

Page_13_50_04_1: ENTITY ALD_13_50_04_1_E_CH_UNIT_SELECTION_OPTIONAL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_U_SEL_REG_NOT_A_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(4),
	PS_E_CH_U_SEL_REG_C_BIT =>
		PS_E_CH_U_SEL_REG_BUS(7),
	PS_E_CH_U_SEL_REG_NOT_8_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(3),
	PS_E_CH_U_SEL_REG_B_DOT_NOT_A_BIT =>
		PS_E_CH_U_SEL_REG_B_DOT_NOT_A_BIT,
	PS_E_CH_U_SEL_REG_4_BIT =>
		PS_E_CH_U_SEL_REG_BUS(2),
	PS_E_CH_U_SEL_REG_1_BIT =>
		PS_E_CH_U_SEL_REG_BUS(0),
	MS_E_CH_SELECT_UNIT_N =>
		MS_E_CH_SELECT_UNIT_N,
	PS_E_CH_U_SEL_REG_NOT_C_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(7),
	MS_E_CH_SELECT_UNIT_R =>
		MS_E_CH_SELECT_UNIT_R,
	PS_E_CH_U_SEL_REG_B_BIT =>
		PS_E_CH_U_SEL_REG_BUS(5),
	MS_E_CH_SELECT_UNIT_L =>
		MS_E_CH_SELECT_UNIT_L,
	MS_E_CH_SELECT_UNIT_M =>
		MS_E_CH_SELECT_UNIT_M,
	PS_E_CH_U_SEL_REG_2_BIT =>
		PS_E_CH_U_SEL_REG_BUS(1),
	PS_E_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1 =>
		PS_E_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1,
	PS_E_CH_U_SEL_REG_NOT_4_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(2),
	PS_E_CH_U_SEL_REG_NOT_1_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(0),
	PS_E_CH_U_SEL_REG_8_BIT =>
		PS_E_CH_U_SEL_REG_BUS(3),
	PS_E_CH_U_SEL_REG_NOT_2_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(1),
	MC_UNIT_8_SEL_TO_I_O =>
		MC_UNIT_8_SEL_TO_I_O,
	PS_E_CH_SELECT_UNIT_8 =>
		PS_E_CH_SELECT_UNIT_8,
	MC_SELECT_UNIT_P =>
		MC_SELECT_UNIT_P,
	PS_E_CH_BUFFER_SELECT =>
		PS_E_CH_BUFFER_SELECT,
	MC_SELECT_UNIT_D =>
		MC_SELECT_UNIT_D,
	MS_E_CH_SELECT_UNIT_K =>
		MS_E_CH_SELECT_UNIT_K,
	MC_SELECT_UNIT_Q =>
		MC_SELECT_UNIT_Q
	);

Page_13_50_05_1: ENTITY ALD_13_50_05_1_I_O_UNIT_SELECTION_OPTIONAL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_U_SEL_REG_8_BIT =>
		PS_E_CH_U_SEL_REG_BUS(3),
	PS_E_CH_U_SEL_REG_NOT_C_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(7),
	PS_E_CH_U_SEL_REG_NOT_8_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(3),
	PS_E_CH_U_SEL_REG_NOT_4_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(2),
	PS_E_CH_U_SEL_REG_2_BIT =>
		PS_E_CH_U_SEL_REG_BUS(1),
	PS_E_CH_U_SEL_REG_1_BIT =>
		PS_E_CH_U_SEL_REG_BUS(0),
	PS_E_CH_U_SEL_REG_C_BIT =>
		PS_E_CH_U_SEL_REG_BUS(7),
	PS_E_CH_U_SEL_REG_NOT_2_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(1),
	PS_E_CH_U_SEL_REG_NOT_1_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(0),
	PS_E_CH_U_SEL_REG_4_BIT =>
		PS_E_CH_U_SEL_REG_BUS(2),
	PS_E_CH_U_SEL_REG_NOT_A_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(4),
	PS_E_CH_U_SEL_REG_B_BIT =>
		PS_E_CH_U_SEL_REG_BUS(5),
	MS_E_CH_SELECT_UNIT_R =>
		MS_E_CH_SELECT_UNIT_R,
	MC_E_CH_SELECT_UNIT_R =>
		MC_E_CH_SELECT_UNIT_R,
	MS_E_CH_SELECT_UNIT_L =>
		MS_E_CH_SELECT_UNIT_L,
	MC_SELECT_UNIT_L =>
		MC_SELECT_UNIT_L,
	MS_E_CH_SELECT_UNIT_M =>
		MS_E_CH_SELECT_UNIT_M,
	MC_E_CH_SELECT_UNIT_M =>
		MC_E_CH_SELECT_UNIT_M,
	MS_E_CH_SELECT_UNIT_N =>
		MS_E_CH_SELECT_UNIT_N,
	MC_SELECT_UNIT_N =>
		MC_SELECT_UNIT_N,
	PS_E_CH_U_SEL_REG_B_DOT_NOT_A_BIT =>
		PS_E_CH_U_SEL_REG_B_DOT_NOT_A_BIT
	);

Page_13_50_07_1: ENTITY ALD_13_50_07_1_E_CH_UNIT_SELECT_OPTIONAL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_U_SEL_REG_A_BIT =>
		PS_E_CH_U_SEL_REG_BUS(4),
	PS_E_CH_U_SEL_REG_NOT_8_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(3),
	PS_E_CH_U_SEL_REG_NOT_1_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(0),
	PS_E_CH_U_SEL_REG_NOT_B_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(5),
	PS_E_CH_U_SEL_REG_NOT_2_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(1),
	PS_E_CH_U_SEL_REG_C_BIT =>
		PS_E_CH_U_SEL_REG_BUS(7),
	PS_E_CH_U_SEL_REG_NOT_C_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(7),
	PS_E_CH_U_SEL_REG_4_BIT =>
		PS_E_CH_U_SEL_REG_BUS(2),
	PS_E_CH_U_SEL_REG_NOT_4_BIT =>
		PS_E_CH_U_SEL_REG_NOT_BUS(2),
	PS_E_CH_U_SEL_REG_B_BIT =>
		PS_E_CH_U_SEL_REG_BUS(5),
	PS_E_CH_U_SEL_REG_2_BIT =>
		PS_E_CH_U_SEL_REG_BUS(1),
	PS_E_CH_ANY_STATUS_ON =>
		PS_E_CH_ANY_STATUS_ON,
	PS_E_CH_STATUS_SAMPLE_A_DELAY =>
		PS_E_CH_STATUS_SAMPLE_A_DELAY,
	MS_E_CH_STATUS_SAMPLE_B_DELAY =>
		MS_E_CH_STATUS_SAMPLE_B_DELAY,
	MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON =>
		MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON,
	PS_I_RING_5_TIME =>
		PS_I_RING_HDL_BUS(5),
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	MS_E_CH_SELECT_TAPE_DATA =>
		MS_E_CH_SELECT_TAPE_DATA,
	PS_E_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1 =>
		PS_E_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1,
	MS_E_CH_SELECT_UNIT_U =>
		MS_E_CH_SELECT_UNIT_U,
	PS_E_CH_SELECT_UNIT_U =>
		PS_E_CH_SELECT_UNIT_U,
	MC_ODD_PARITY_TO_TAPE_STAR_E_CH =>
		MC_ODD_PARITY_TO_TAPE_STAR_E_CH,
	PS_E_CH_SELECT_UNIT_B =>
		PS_E_CH_SELECT_UNIT_B,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	MS_E_CH_SELECT_UNIT_B =>
		MS_E_CH_SELECT_UNIT_B,
	PS_E_CH_SELECT_UNIT_F =>
		PS_E_CH_SELECT_UNIT_F,
	MS_E_CH_SELECT_UNIT_F_A =>
		MS_E_CH_SELECT_UNIT_F_A,
	MS_E_CH_SELECT_UNIT_F =>
		MS_E_CH_SELECT_UNIT_F,
	PS_E_CH_SEL_UNIT_F_LATCHED =>
		PS_E_CH_SEL_UNIT_F_LATCHED,
	MC_UNIT_SEL_F_STAR_E_CH_1301 =>
		MC_UNIT_SEL_F_STAR_E_CH_1301,
	MC_UNIT_SEL_F_STAR_E_CH_1405 =>
		MC_UNIT_SEL_F_STAR_E_CH_1405
	);


END;
