# yaml-language-server: $schema=../../../schemas/inst_schema.json

$schema: inst_schema.json#
kind: instruction
name: csrrci
long_name: Atomic Read and Clear Bits in CSR with Immediate
description: |
  -id: inst-csrrci-behavior
  -normative: false
  -text: |
    The CSRRCI variant is similar to CSRRC, except this updates the CSR using an XLEN-bit value obtained
    by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the `rs1` field instead of a
    value from an integer register. For CSRRCI, if the `uimm[4:0]` field is zero, then this instruction
    will not write to the CSR, and shall not cause any of the side effects that might otherwise occur on
    a CSR write, nor raise illegal-instruction exceptions on accesses to read-only CSRs. The CSRRCI will
    always read the CSR and cause any read side effects regardless of `rd` and `rs1` fields.
definedBy: Zicsr
assembly: xd, csr, uimm
encoding:
  match: -----------------111-----1110011
  variables:
    - name: csr
      location: 31-20
    - name: uimm
      location: 19-15
    - name: xd
      location: 11-7
access:
  s: always
  u: always
  vs: always
  vu: always
data_independent_timing: false
pseudoinstructions:
  - when: xd == 0
    to: csrci csr,uimm
operation(): |
  Boolean will_write = uimm != 0;

  Csr csr_handle = direct_csr_lookup(csr);

  # permission checks
  if (csr_handle.valid == false) {
    unimplemented_csr($encoding);
  } else if (!compatible_mode?(csr_handle.mode, mode())) {
    raise (ExceptionCode::IllegalInstruction, mode(), $encoding);
  } else if (will_write && csr_handle.writable == false) {
    raise (ExceptionCode::IllegalInstruction, mode(), $encoding);
  }

  XReg initial_csr_value = csr_sw_read(csr_handle);

  if (will_write) {
    # set bits using the mask
    # performing any WARL transformations first
    XReg mask = uimm;
    csr_sw_write(csr_handle, initial_csr_value & ~mask);
  }

  X[xd] = initial_csr_value;
