{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442052507726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442052507726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 12 18:08:27 2015 " "Processing started: Sat Sep 12 18:08:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442052507726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442052507726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA2AR9331 -c FPGA2AR9331 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA2AR9331 -c FPGA2AR9331" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442052507726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1442052508243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2ar9331.v 2 2 " "Found 2 design units, including 2 entities, in source file fpga2ar9331.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA2AR9331 " "Found entity 1: FPGA2AR9331" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052508337 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_control " "Found entity 2: fifo_control" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052508337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052508337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052508337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052508337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052508353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052508353 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FPGA2AR9331.v(120) " "Verilog HDL Instantiation warning at FPGA2AR9331.v(120): instance has no name" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1442052508353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442052508415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA2AR9331 FPGA2AR9331:inst " "Elaborating entity \"FPGA2AR9331\" for hierarchy \"FPGA2AR9331:inst\"" {  } { { "main.bdf" "inst" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 232 288 464 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508415 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA2AR9331.v(89) " "Verilog HDL assignment warning at FPGA2AR9331.v(89): truncated value with size 32 to match size of target (5)" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1442052508415 "|main|FPGA2AR9331:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA2AR9331.v(112) " "Verilog HDL assignment warning at FPGA2AR9331.v(112): truncated value with size 32 to match size of target (5)" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1442052508415 "|main|FPGA2AR9331:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FPGA2AR9331.v(85) " "Verilog HDL Case Statement information at FPGA2AR9331.v(85): all case item expressions in this case statement are onehot" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1442052508415 "|main|FPGA2AR9331:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:inst1 " "Elaborating entity \"fifo\" for hierarchy \"fifo:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:inst1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052508556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:inst1\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508571 ""}  } { { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1442052508571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_st21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_st21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_st21 " "Found entity 1: scfifo_st21" {  } { { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052508681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052508681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_st21 fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated " "Elaborating entity \"scfifo_st21\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3431.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3431.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3431 " "Found entity 1: a_dpfifo_3431" {  } { { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052508712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052508712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3431 fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo " "Elaborating entity \"a_dpfifo_3431\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\"" {  } { { "db/scfifo_st21.tdf" "dpfifo" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sae " "Found entity 1: a_fefifo_sae" {  } { { "db/a_fefifo_sae.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_fefifo_sae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052508728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052508728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sae fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|a_fefifo_sae:fifo_state " "Elaborating entity \"a_fefifo_sae\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|a_fefifo_sae:fifo_state\"" {  } { { "db/a_dpfifo_3431.tdf" "fifo_state" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7l7 " "Found entity 1: cntr_7l7" {  } { { "db/cntr_7l7.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/cntr_7l7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052508850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052508850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7l7 fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|a_fefifo_sae:fifo_state\|cntr_7l7:count_usedw " "Elaborating entity \"cntr_7l7\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|a_fefifo_sae:fifo_state\|cntr_7l7:count_usedw\"" {  } { { "db/a_fefifo_sae.tdf" "count_usedw" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_fefifo_sae.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_av01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_av01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_av01 " "Found entity 1: dpram_av01" {  } { { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052508975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052508975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_av01 fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram " "Elaborating entity \"dpram_av01\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\"" {  } { { "db/a_dpfifo_3431.tdf" "FIFOram" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052508991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_suj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_suj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_suj1 " "Found entity 1: altsyncram_suj1" {  } { { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052509113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052509113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_suj1 fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2 " "Elaborating entity \"altsyncram_suj1\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\"" {  } { { "db/dpram_av01.tdf" "altsyncram2" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052509113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoc1 " "Found entity 1: altsyncram_uoc1" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052509251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052509251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uoc1 fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3 " "Elaborating entity \"altsyncram_uoc1\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\"" {  } { { "db/altsyncram_suj1.tdf" "altsyncram3" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052509254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rkb " "Found entity 1: cntr_rkb" {  } { { "db/cntr_rkb.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/cntr_rkb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442052509386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442052509386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rkb fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|cntr_rkb:rd_ptr_count " "Elaborating entity \"cntr_rkb\" for hierarchy \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|cntr_rkb:rd_ptr_count\"" {  } { { "db/a_dpfifo_3431.tdf" "rd_ptr_count" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442052509386 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[0\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[0\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 43 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052509558 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[1\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[1\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 72 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052509558 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[2\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[2\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 101 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052509558 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[3\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[3\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 130 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052509558 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[4\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[4\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 159 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052509558 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[5\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[5\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 188 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052509558 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[6\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[6\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 217 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052509558 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[7\] " "Synthesized away node \"fifo:inst1\|scfifo:scfifo_component\|scfifo_st21:auto_generated\|a_dpfifo_3431:dpfifo\|dpram_av01:FIFOram\|altsyncram_suj1:altsyncram2\|altsyncram_uoc1:altsyncram3\|q_a\[7\]\"" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_uoc1.tdf" 246 2 0 } } { "db/altsyncram_suj1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/altsyncram_suj1.tdf" 38 2 0 } } { "db/dpram_av01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/dpram_av01.tdf" 36 2 0 } } { "db/a_dpfifo_3431.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/a_dpfifo_3431.tdf" 41 2 0 } } { "db/scfifo_st21.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/db/scfifo_st21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 75 0 0 } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 0 168 344 168 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052509558 "|main|fifo:inst1|scfifo:scfifo_component|scfifo_st21:auto_generated|a_dpfifo_3431:dpfifo|dpram_av01:FIFOram|altsyncram_suj1:altsyncram2|altsyncram_uoc1:altsyncram3|ram_block4a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1442052509558 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1442052509558 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA2AR9331:inst\|data_out\[7\] FPGA2AR9331:inst\|data_out\[7\] " "Converted the fan-out from the tri-state buffer \"FPGA2AR9331:inst\|data_out\[7\]\" to the node \"FPGA2AR9331:inst\|data_out\[7\]\" into an OR gate" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 85 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1442052510057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA2AR9331:inst\|data_out\[6\] FPGA2AR9331:inst\|data_out\[6\] " "Converted the fan-out from the tri-state buffer \"FPGA2AR9331:inst\|data_out\[6\]\" to the node \"FPGA2AR9331:inst\|data_out\[6\]\" into an OR gate" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 85 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1442052510057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA2AR9331:inst\|data_out\[5\] FPGA2AR9331:inst\|data_out\[5\] " "Converted the fan-out from the tri-state buffer \"FPGA2AR9331:inst\|data_out\[5\]\" to the node \"FPGA2AR9331:inst\|data_out\[5\]\" into an OR gate" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 85 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1442052510057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA2AR9331:inst\|data_out\[4\] FPGA2AR9331:inst\|data_out\[4\] " "Converted the fan-out from the tri-state buffer \"FPGA2AR9331:inst\|data_out\[4\]\" to the node \"FPGA2AR9331:inst\|data_out\[4\]\" into an OR gate" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 85 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1442052510057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA2AR9331:inst\|data_out\[3\] FPGA2AR9331:inst\|data_out\[3\] " "Converted the fan-out from the tri-state buffer \"FPGA2AR9331:inst\|data_out\[3\]\" to the node \"FPGA2AR9331:inst\|data_out\[3\]\" into an OR gate" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 85 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1442052510057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA2AR9331:inst\|data_out\[2\] FPGA2AR9331:inst\|data_out\[2\] " "Converted the fan-out from the tri-state buffer \"FPGA2AR9331:inst\|data_out\[2\]\" to the node \"FPGA2AR9331:inst\|data_out\[2\]\" into an OR gate" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 85 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1442052510057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA2AR9331:inst\|data_out\[1\] FPGA2AR9331:inst\|data_out\[1\] " "Converted the fan-out from the tri-state buffer \"FPGA2AR9331:inst\|data_out\[1\]\" to the node \"FPGA2AR9331:inst\|data_out\[1\]\" into an OR gate" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 85 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1442052510057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA2AR9331:inst\|data_out\[0\] FPGA2AR9331:inst\|data_out\[0\] " "Converted the fan-out from the tri-state buffer \"FPGA2AR9331:inst\|data_out\[0\]\" to the node \"FPGA2AR9331:inst\|data_out\[0\]\" into an OR gate" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 85 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1442052510057 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1442052510057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1442052510226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442052510563 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442052510563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442052510673 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442052510673 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442052510673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442052510673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442052510732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 12 18:08:30 2015 " "Processing ended: Sat Sep 12 18:08:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442052510732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442052510732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442052510732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442052510732 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442052512370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442052512370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 12 18:08:31 2015 " "Processing started: Sat Sep 12 18:08:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442052512370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1442052512370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA2AR9331 -c FPGA2AR9331 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA2AR9331 -c FPGA2AR9331" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1442052512370 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1442052512542 ""}
{ "Info" "0" "" "Project  = FPGA2AR9331" {  } {  } 0 0 "Project  = FPGA2AR9331" 0 0 "Fitter" 0 0 1442052512558 ""}
{ "Info" "0" "" "Revision = FPGA2AR9331" {  } {  } 0 0 "Revision = FPGA2AR9331" 0 0 "Fitter" 0 0 1442052512558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1442052512745 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA2AR9331 EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"FPGA2AR9331\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1442052512792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442052512855 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1442052512855 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1442052512964 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1442052513339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1442052513339 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1442052513339 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1442052513339 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1442052513339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1442052513339 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1442052513339 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1442052513339 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "set_global_assignment " "Command \"set_global_assignment\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "Fitter" 0 -1 1442052513699 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "set_global_assignment " "Command \"set_global_assignment\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "Fitter" 0 -1 1442052513699 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "set_global_assignment " "Command \"set_global_assignment\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "Fitter" 0 -1 1442052513699 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "set_global_assignment " "Command \"set_global_assignment\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "Fitter" 0 -1 1442052513699 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "set_global_assignment " "Command \"set_global_assignment\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "Fitter" 0 -1 1442052513699 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA2AR9331.sdc " "Synopsys Design Constraints File file not found: 'FPGA2AR9331.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1442052513699 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1442052513699 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1442052513714 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1442052513730 ""}  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { { 256 40 216 272 "clk" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1442052513730 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1442052513839 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1442052513855 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1442052513855 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442052513855 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1442052513855 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1442052513855 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1442052513855 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1442052513855 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1442052513855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1442052513855 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1442052513855 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442052513886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1442052514602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442052514861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1442052514892 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1442052515432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442052515432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1442052515557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1442052516228 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1442052516228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442052516606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1442052516609 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1442052516609 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1442052516618 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442052516623 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[7\] 0 " "Pin \"data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1442052516633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[6\] 0 " "Pin \"data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1442052516633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[5\] 0 " "Pin \"data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1442052516633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[4\] 0 " "Pin \"data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1442052516633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[3\] 0 " "Pin \"data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1442052516633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[2\] 0 " "Pin \"data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1442052516633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[1\] 0 " "Pin \"data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1442052516633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[0\] 0 " "Pin \"data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1442052516633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_out 0 " "Pin \"clk_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1442052516633 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1442052516633 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442052516782 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1442052516859 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1442052516984 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1442052517238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/output_files/FPGA2AR9331.fit.smsg " "Generated suppressed messages file E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/output_files/FPGA2AR9331.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1442052517441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "894 " "Peak virtual memory: 894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442052517753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 12 18:08:37 2015 " "Processing ended: Sat Sep 12 18:08:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442052517753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442052517753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442052517753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1442052517753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1442052519487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442052519487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 12 18:08:38 2015 " "Processing started: Sat Sep 12 18:08:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442052519487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1442052519487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA2AR9331 -c FPGA2AR9331 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA2AR9331 -c FPGA2AR9331" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1442052519487 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1442052520391 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1442052520423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442052520877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 12 18:08:40 2015 " "Processing ended: Sat Sep 12 18:08:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442052520877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442052520877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442052520877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1442052520877 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1442052521571 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1442052522421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442052522421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 12 18:08:41 2015 " "Processing started: Sat Sep 12 18:08:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442052522421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442052522421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA2AR9331 -c FPGA2AR9331 " "Command: quartus_sta FPGA2AR9331 -c FPGA2AR9331" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442052522421 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1442052522562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1442052522773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1442052522820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1442052522820 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA2AR9331.sdc " "Synopsys Design Constraints File file not found: 'FPGA2AR9331.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1442052522961 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1442052522961 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1442052522961 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1442052522961 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1442052522961 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1442052522977 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1442052522992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.875 " "Worst-case setup slack is -2.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052522992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052522992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.875       -75.222 clk  " "   -2.875       -75.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052522992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1442052522992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052522992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052522992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clk  " "    0.499         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052522992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1442052522992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442052523008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442052523008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.777 " "Worst-case minimum pulse width slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052523008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052523008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -61.137 clk  " "   -1.777       -61.137 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052523008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1442052523008 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1442052523070 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1442052523086 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1442052523102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.371 " "Worst-case setup slack is -0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052523102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052523102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371        -4.305 clk  " "   -0.371        -4.305 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052523102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1442052523102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052523117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052523117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052523117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1442052523117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442052523117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1442052523117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052523133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052523133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -41.222 clk  " "   -1.222       -41.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1442052523133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1442052523133 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1442052523195 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1442052523274 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1442052523274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442052523430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 12 18:08:43 2015 " "Processing ended: Sat Sep 12 18:08:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442052523430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442052523430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442052523430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442052523430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442052524742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442052524742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 12 18:08:44 2015 " "Processing started: Sat Sep 12 18:08:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442052524742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442052524742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA2AR9331 -c FPGA2AR9331 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA2AR9331 -c FPGA2AR9331" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442052524742 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA2AR9331.vo E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/simulation/modelsim/ simulation " "Generated file FPGA2AR9331.vo in folder \"E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1442052525243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442052525321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 12 18:08:45 2015 " "Processing ended: Sat Sep 12 18:08:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442052525321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442052525321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442052525321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442052525321 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442052526041 ""}
