Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Oct  8 19:29:26 2018
| Host         : LAPTOP-07F69O5Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/Advios_timing_routed.rpt
| Design       : Advios
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.950        0.000                      0                  109        0.050        0.000                      0                  109        3.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.950        0.000                      0                  109        0.050        0.000                      0                  109        3.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 grp_Advios_modulate_clock_fu_98/clock_counter_V_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.225ns (45.833%)  route 2.630ns (54.167%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 9.538 - 8.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=40, unset)           1.727     1.727    grp_Advios_modulate_clock_fu_98/clk
    SLICE_X1Y47          FDRE                                         r  grp_Advios_modulate_clock_fu_98/clock_counter_V_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     2.183 r  grp_Advios_modulate_clock_fu_98/clock_counter_V_reg[2]/Q
                         net (fo=2, routed)           0.475     2.658    grp_Advios_modulate_clock_fu_98/clock_counter_V_reg[2]
    SLICE_X2Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.332 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.332    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_13_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.446 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.446    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_5_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.560 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.001     3.560    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_12_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.873 f  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]_i_9/O[3]
                         net (fo=1, routed)           0.950     4.823    grp_Advios_modulate_clock_fu_98/clock_counter_V_assi_fu_97_p2[16]
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.306     5.129 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_4/O
                         net (fo=1, routed)           0.405     5.534    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I0_O)        0.124     5.658 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_2/O
                         net (fo=1, routed)           0.799     6.458    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_2_n_0
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.124     6.582 r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_1/O
                         net (fo=1, routed)           0.000     6.582    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128[0]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=40, unset)           1.538     9.538    grp_Advios_modulate_clock_fu_98/clk
    SLICE_X3Y50          FDRE                                         r  grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]/C
                         clock pessimism              0.000     9.538    
                         clock uncertainty           -0.035     9.503    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.029     9.532    grp_Advios_modulate_clock_fu_98/tmp_1_reg_128_reg[0]
  -------------------------------------------------------------------
                         required time                          9.532    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  2.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 clk_second_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_Advios_LedControl_fu_78/last_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.355%)  route 0.206ns (49.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=40, unset)           0.581     0.581    clk
    SLICE_X4Y50          FDRE                                         r  clk_second_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     0.745 r  clk_second_reg[0]/Q
                         net (fo=4, routed)           0.206     0.951    grp_Advios_LedControl_fu_78/clk_second
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.045     0.996 r  grp_Advios_LedControl_fu_78/last_clock[0]_i_1/O
                         net (fo=1, routed)           0.000     0.996    grp_Advios_LedControl_fu_78/last_clock[0]_i_1_n_0
    SLICE_X3Y47          FDRE                                         r  grp_Advios_LedControl_fu_78/last_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=40, unset)           0.855     0.855    grp_Advios_LedControl_fu_78/clk
    SLICE_X3Y47          FDRE                                         r  grp_Advios_LedControl_fu_78/last_clock_reg[0]/C
                         clock pessimism              0.000     0.855    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.091     0.946    grp_Advios_LedControl_fu_78/last_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y50  clk_second_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X4Y47  grp_Advios_LedControl_fu_78/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y46  grp_Advios_LedControl_fu_78/counter_V_reg[0]/C



