// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain
// SPDX-FileCopyrightText: 2010-2026 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0

+define+GOT_DEF4=1
+incdir+.
t_flag_f_tsub.v
