
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tset_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401330 <.init>:
  401330:	stp	x29, x30, [sp, #-16]!
  401334:	mov	x29, sp
  401338:	bl	401710 <ferror@plt+0x60>
  40133c:	ldp	x29, x30, [sp], #16
  401340:	ret

Disassembly of section .plt:

0000000000401350 <strlen@plt-0x20>:
  401350:	stp	x16, x30, [sp, #-16]!
  401354:	adrp	x16, 413000 <ferror@plt+0x11950>
  401358:	ldr	x17, [x16, #4088]
  40135c:	add	x16, x16, #0xff8
  401360:	br	x17
  401364:	nop
  401368:	nop
  40136c:	nop

0000000000401370 <strlen@plt>:
  401370:	adrp	x16, 414000 <ferror@plt+0x12950>
  401374:	ldr	x17, [x16]
  401378:	add	x16, x16, #0x0
  40137c:	br	x17

0000000000401380 <exit@plt>:
  401380:	adrp	x16, 414000 <ferror@plt+0x12950>
  401384:	ldr	x17, [x16, #8]
  401388:	add	x16, x16, #0x8
  40138c:	br	x17

0000000000401390 <setupterm@plt>:
  401390:	adrp	x16, 414000 <ferror@plt+0x12950>
  401394:	ldr	x17, [x16, #16]
  401398:	add	x16, x16, #0x10
  40139c:	br	x17

00000000004013a0 <perror@plt>:
  4013a0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4013a4:	ldr	x17, [x16, #24]
  4013a8:	add	x16, x16, #0x18
  4013ac:	br	x17

00000000004013b0 <cfgetospeed@plt>:
  4013b0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4013b4:	ldr	x17, [x16, #32]
  4013b8:	add	x16, x16, #0x20
  4013bc:	br	x17

00000000004013c0 <tputs@plt>:
  4013c0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4013c4:	ldr	x17, [x16, #40]
  4013c8:	add	x16, x16, #0x28
  4013cc:	br	x17

00000000004013d0 <ttyname@plt>:
  4013d0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4013d4:	ldr	x17, [x16, #48]
  4013d8:	add	x16, x16, #0x30
  4013dc:	br	x17

00000000004013e0 <putc@plt>:
  4013e0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4013e4:	ldr	x17, [x16, #56]
  4013e8:	add	x16, x16, #0x38
  4013ec:	br	x17

00000000004013f0 <fputc@plt>:
  4013f0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4013f4:	ldr	x17, [x16, #64]
  4013f8:	add	x16, x16, #0x40
  4013fc:	br	x17

0000000000401400 <curses_version@plt>:
  401400:	adrp	x16, 414000 <ferror@plt+0x12950>
  401404:	ldr	x17, [x16, #72]
  401408:	add	x16, x16, #0x48
  40140c:	br	x17

0000000000401410 <__ctype_tolower_loc@plt>:
  401410:	adrp	x16, 414000 <ferror@plt+0x12950>
  401414:	ldr	x17, [x16, #80]
  401418:	add	x16, x16, #0x50
  40141c:	br	x17

0000000000401420 <tcgetattr@plt>:
  401420:	adrp	x16, 414000 <ferror@plt+0x12950>
  401424:	ldr	x17, [x16, #88]
  401428:	add	x16, x16, #0x58
  40142c:	br	x17

0000000000401430 <fileno@plt>:
  401430:	adrp	x16, 414000 <ferror@plt+0x12950>
  401434:	ldr	x17, [x16, #96]
  401438:	add	x16, x16, #0x60
  40143c:	br	x17

0000000000401440 <fclose@plt>:
  401440:	adrp	x16, 414000 <ferror@plt+0x12950>
  401444:	ldr	x17, [x16, #104]
  401448:	add	x16, x16, #0x68
  40144c:	br	x17

0000000000401450 <fopen@plt>:
  401450:	adrp	x16, 414000 <ferror@plt+0x12950>
  401454:	ldr	x17, [x16, #112]
  401458:	add	x16, x16, #0x70
  40145c:	br	x17

0000000000401460 <_nc_is_abs_path@plt>:
  401460:	adrp	x16, 414000 <ferror@plt+0x12950>
  401464:	ldr	x17, [x16, #120]
  401468:	add	x16, x16, #0x78
  40146c:	br	x17

0000000000401470 <malloc@plt>:
  401470:	adrp	x16, 414000 <ferror@plt+0x12950>
  401474:	ldr	x17, [x16, #128]
  401478:	add	x16, x16, #0x80
  40147c:	br	x17

0000000000401480 <open@plt>:
  401480:	adrp	x16, 414000 <ferror@plt+0x12950>
  401484:	ldr	x17, [x16, #136]
  401488:	add	x16, x16, #0x88
  40148c:	br	x17

0000000000401490 <tparm@plt>:
  401490:	adrp	x16, 414000 <ferror@plt+0x12950>
  401494:	ldr	x17, [x16, #144]
  401498:	add	x16, x16, #0x90
  40149c:	br	x17

00000000004014a0 <strncmp@plt>:
  4014a0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4014a4:	ldr	x17, [x16, #152]
  4014a8:	add	x16, x16, #0x98
  4014ac:	br	x17

00000000004014b0 <__libc_start_main@plt>:
  4014b0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4014b4:	ldr	x17, [x16, #160]
  4014b8:	add	x16, x16, #0xa0
  4014bc:	br	x17

00000000004014c0 <strpbrk@plt>:
  4014c0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4014c4:	ldr	x17, [x16, #168]
  4014c8:	add	x16, x16, #0xa8
  4014cc:	br	x17

00000000004014d0 <getopt@plt>:
  4014d0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4014d4:	ldr	x17, [x16, #176]
  4014d8:	add	x16, x16, #0xb0
  4014dc:	br	x17

00000000004014e0 <system@plt>:
  4014e0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4014e4:	ldr	x17, [x16, #184]
  4014e8:	add	x16, x16, #0xb8
  4014ec:	br	x17

00000000004014f0 <strdup@plt>:
  4014f0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4014f4:	ldr	x17, [x16, #192]
  4014f8:	add	x16, x16, #0xc0
  4014fc:	br	x17

0000000000401500 <strerror@plt>:
  401500:	adrp	x16, 414000 <ferror@plt+0x12950>
  401504:	ldr	x17, [x16, #200]
  401508:	add	x16, x16, #0xc8
  40150c:	br	x17

0000000000401510 <__gmon_start__@plt>:
  401510:	adrp	x16, 414000 <ferror@plt+0x12950>
  401514:	ldr	x17, [x16, #208]
  401518:	add	x16, x16, #0xd0
  40151c:	br	x17

0000000000401520 <abort@plt>:
  401520:	adrp	x16, 414000 <ferror@plt+0x12950>
  401524:	ldr	x17, [x16, #216]
  401528:	add	x16, x16, #0xd8
  40152c:	br	x17

0000000000401530 <feof@plt>:
  401530:	adrp	x16, 414000 <ferror@plt+0x12950>
  401534:	ldr	x17, [x16, #224]
  401538:	add	x16, x16, #0xe0
  40153c:	br	x17

0000000000401540 <puts@plt>:
  401540:	adrp	x16, 414000 <ferror@plt+0x12950>
  401544:	ldr	x17, [x16, #232]
  401548:	add	x16, x16, #0xe8
  40154c:	br	x17

0000000000401550 <fread_unlocked@plt>:
  401550:	adrp	x16, 414000 <ferror@plt+0x12950>
  401554:	ldr	x17, [x16, #240]
  401558:	add	x16, x16, #0xf0
  40155c:	br	x17

0000000000401560 <strcmp@plt>:
  401560:	adrp	x16, 414000 <ferror@plt+0x12950>
  401564:	ldr	x17, [x16, #248]
  401568:	add	x16, x16, #0xf8
  40156c:	br	x17

0000000000401570 <__ctype_b_loc@plt>:
  401570:	adrp	x16, 414000 <ferror@plt+0x12950>
  401574:	ldr	x17, [x16, #256]
  401578:	add	x16, x16, #0x100
  40157c:	br	x17

0000000000401580 <free@plt>:
  401580:	adrp	x16, 414000 <ferror@plt+0x12950>
  401584:	ldr	x17, [x16, #264]
  401588:	add	x16, x16, #0x108
  40158c:	br	x17

0000000000401590 <_nc_rootname@plt>:
  401590:	adrp	x16, 414000 <ferror@plt+0x12950>
  401594:	ldr	x17, [x16, #272]
  401598:	add	x16, x16, #0x110
  40159c:	br	x17

00000000004015a0 <strchr@plt>:
  4015a0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4015a4:	ldr	x17, [x16, #280]
  4015a8:	add	x16, x16, #0x118
  4015ac:	br	x17

00000000004015b0 <getttynam@plt>:
  4015b0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4015b4:	ldr	x17, [x16, #288]
  4015b8:	add	x16, x16, #0x120
  4015bc:	br	x17

00000000004015c0 <fwrite@plt>:
  4015c0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4015c4:	ldr	x17, [x16, #296]
  4015c8:	add	x16, x16, #0x128
  4015cc:	br	x17

00000000004015d0 <clearerr@plt>:
  4015d0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4015d4:	ldr	x17, [x16, #304]
  4015d8:	add	x16, x16, #0x130
  4015dc:	br	x17

00000000004015e0 <fflush@plt>:
  4015e0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4015e4:	ldr	x17, [x16, #312]
  4015e8:	add	x16, x16, #0x138
  4015ec:	br	x17

00000000004015f0 <_nc_basename@plt>:
  4015f0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4015f4:	ldr	x17, [x16, #320]
  4015f8:	add	x16, x16, #0x140
  4015fc:	br	x17

0000000000401600 <strcpy@plt>:
  401600:	adrp	x16, 414000 <ferror@plt+0x12950>
  401604:	ldr	x17, [x16, #328]
  401608:	add	x16, x16, #0x148
  40160c:	br	x17

0000000000401610 <strncat@plt>:
  401610:	adrp	x16, 414000 <ferror@plt+0x12950>
  401614:	ldr	x17, [x16, #336]
  401618:	add	x16, x16, #0x150
  40161c:	br	x17

0000000000401620 <tcsetattr@plt>:
  401620:	adrp	x16, 414000 <ferror@plt+0x12950>
  401624:	ldr	x17, [x16, #344]
  401628:	add	x16, x16, #0x158
  40162c:	br	x17

0000000000401630 <napms@plt>:
  401630:	adrp	x16, 414000 <ferror@plt+0x12950>
  401634:	ldr	x17, [x16, #352]
  401638:	add	x16, x16, #0x160
  40163c:	br	x17

0000000000401640 <vfprintf@plt>:
  401640:	adrp	x16, 414000 <ferror@plt+0x12950>
  401644:	ldr	x17, [x16, #360]
  401648:	add	x16, x16, #0x168
  40164c:	br	x17

0000000000401650 <printf@plt>:
  401650:	adrp	x16, 414000 <ferror@plt+0x12950>
  401654:	ldr	x17, [x16, #368]
  401658:	add	x16, x16, #0x170
  40165c:	br	x17

0000000000401660 <__errno_location@plt>:
  401660:	adrp	x16, 414000 <ferror@plt+0x12950>
  401664:	ldr	x17, [x16, #376]
  401668:	add	x16, x16, #0x178
  40166c:	br	x17

0000000000401670 <getenv@plt>:
  401670:	adrp	x16, 414000 <ferror@plt+0x12950>
  401674:	ldr	x17, [x16, #384]
  401678:	add	x16, x16, #0x180
  40167c:	br	x17

0000000000401680 <fprintf@plt>:
  401680:	adrp	x16, 414000 <ferror@plt+0x12950>
  401684:	ldr	x17, [x16, #392]
  401688:	add	x16, x16, #0x188
  40168c:	br	x17

0000000000401690 <fgets@plt>:
  401690:	adrp	x16, 414000 <ferror@plt+0x12950>
  401694:	ldr	x17, [x16, #400]
  401698:	add	x16, x16, #0x190
  40169c:	br	x17

00000000004016a0 <ioctl@plt>:
  4016a0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4016a4:	ldr	x17, [x16, #408]
  4016a8:	add	x16, x16, #0x198
  4016ac:	br	x17

00000000004016b0 <ferror@plt>:
  4016b0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4016b4:	ldr	x17, [x16, #416]
  4016b8:	add	x16, x16, #0x1a0
  4016bc:	br	x17

Disassembly of section .text:

00000000004016c0 <.text>:
  4016c0:	mov	x29, #0x0                   	// #0
  4016c4:	mov	x30, #0x0                   	// #0
  4016c8:	mov	x5, x0
  4016cc:	ldr	x1, [sp]
  4016d0:	add	x2, sp, #0x8
  4016d4:	mov	x6, sp
  4016d8:	movz	x0, #0x0, lsl #48
  4016dc:	movk	x0, #0x0, lsl #32
  4016e0:	movk	x0, #0x40, lsl #16
  4016e4:	movk	x0, #0x17cc
  4016e8:	movz	x3, #0x0, lsl #48
  4016ec:	movk	x3, #0x0, lsl #32
  4016f0:	movk	x3, #0x40, lsl #16
  4016f4:	movk	x3, #0x33c0
  4016f8:	movz	x4, #0x0, lsl #48
  4016fc:	movk	x4, #0x0, lsl #32
  401700:	movk	x4, #0x40, lsl #16
  401704:	movk	x4, #0x3440
  401708:	bl	4014b0 <__libc_start_main@plt>
  40170c:	bl	401520 <abort@plt>
  401710:	adrp	x0, 413000 <ferror@plt+0x11950>
  401714:	ldr	x0, [x0, #4040]
  401718:	cbz	x0, 401720 <ferror@plt+0x70>
  40171c:	b	401510 <__gmon_start__@plt>
  401720:	ret
  401724:	nop
  401728:	adrp	x0, 414000 <ferror@plt+0x12950>
  40172c:	add	x0, x0, #0x1c0
  401730:	adrp	x1, 414000 <ferror@plt+0x12950>
  401734:	add	x1, x1, #0x1c0
  401738:	cmp	x1, x0
  40173c:	b.eq	401754 <ferror@plt+0xa4>  // b.none
  401740:	adrp	x1, 403000 <ferror@plt+0x1950>
  401744:	ldr	x1, [x1, #1128]
  401748:	cbz	x1, 401754 <ferror@plt+0xa4>
  40174c:	mov	x16, x1
  401750:	br	x16
  401754:	ret
  401758:	adrp	x0, 414000 <ferror@plt+0x12950>
  40175c:	add	x0, x0, #0x1c0
  401760:	adrp	x1, 414000 <ferror@plt+0x12950>
  401764:	add	x1, x1, #0x1c0
  401768:	sub	x1, x1, x0
  40176c:	lsr	x2, x1, #63
  401770:	add	x1, x2, x1, asr #3
  401774:	cmp	xzr, x1, asr #1
  401778:	asr	x1, x1, #1
  40177c:	b.eq	401794 <ferror@plt+0xe4>  // b.none
  401780:	adrp	x2, 403000 <ferror@plt+0x1950>
  401784:	ldr	x2, [x2, #1136]
  401788:	cbz	x2, 401794 <ferror@plt+0xe4>
  40178c:	mov	x16, x2
  401790:	br	x16
  401794:	ret
  401798:	stp	x29, x30, [sp, #-32]!
  40179c:	mov	x29, sp
  4017a0:	str	x19, [sp, #16]
  4017a4:	adrp	x19, 414000 <ferror@plt+0x12950>
  4017a8:	ldrb	w0, [x19, #448]
  4017ac:	cbnz	w0, 4017bc <ferror@plt+0x10c>
  4017b0:	bl	401728 <ferror@plt+0x78>
  4017b4:	mov	w0, #0x1                   	// #1
  4017b8:	strb	w0, [x19, #448]
  4017bc:	ldr	x19, [sp, #16]
  4017c0:	ldp	x29, x30, [sp], #32
  4017c4:	ret
  4017c8:	b	401758 <ferror@plt+0xa8>
  4017cc:	sub	sp, sp, #0x120
  4017d0:	stp	x29, x30, [sp, #192]
  4017d4:	stp	x28, x27, [sp, #208]
  4017d8:	stp	x26, x25, [sp, #224]
  4017dc:	stp	x24, x23, [sp, #240]
  4017e0:	stp	x22, x21, [sp, #256]
  4017e4:	stp	x20, x19, [sp, #272]
  4017e8:	ldr	x8, [x1]
  4017ec:	mov	x22, x1
  4017f0:	mov	w23, w0
  4017f4:	add	x29, sp, #0xc0
  4017f8:	cbz	x8, 4018b8 <ferror@plt+0x208>
  4017fc:	adrp	x19, 403000 <ferror@plt+0x1950>
  401800:	adrp	x20, 403000 <ferror@plt+0x1950>
  401804:	adrp	x21, 403000 <ferror@plt+0x1950>
  401808:	adrp	x24, 403000 <ferror@plt+0x1950>
  40180c:	add	x19, x19, #0x93e
  401810:	mov	w25, #0x1                   	// #1
  401814:	mov	w26, #0x51                  	// #81
  401818:	add	x20, x20, #0x94b
  40181c:	add	x21, x21, #0x946
  401820:	add	x24, x24, #0x941
  401824:	mov	x27, x22
  401828:	b	401840 <ferror@plt+0x190>
  40182c:	mov	x0, x19
  401830:	bl	4014f0 <strdup@plt>
  401834:	str	x0, [x27]
  401838:	ldr	x8, [x27, #8]!
  40183c:	cbz	x8, 4018b8 <ferror@plt+0x208>
  401840:	ldrb	w9, [x8]
  401844:	cmp	w9, #0x2d
  401848:	b.ne	401838 <ferror@plt+0x188>  // b.any
  40184c:	ldrb	w9, [x8, #1]
  401850:	cbz	w9, 40182c <ferror@plt+0x17c>
  401854:	ldr	x10, [x27, #8]
  401858:	cbz	x10, 401868 <ferror@plt+0x1b8>
  40185c:	ldrb	w10, [x10]
  401860:	cmp	w10, #0x2d
  401864:	b.ne	401838 <ferror@plt+0x188>  // b.any
  401868:	sub	w10, w9, #0x65
  40186c:	cmp	w10, #0x6
  401870:	b.hi	401838 <ferror@plt+0x188>  // b.pmore
  401874:	lsl	w10, w25, w10
  401878:	tst	w10, w26
  40187c:	b.eq	401838 <ferror@plt+0x188>  // b.none
  401880:	ldrb	w8, [x8, #2]
  401884:	cbnz	w8, 401838 <ferror@plt+0x188>
  401888:	cmp	w9, #0x6b
  40188c:	b.eq	4018a8 <ferror@plt+0x1f8>  // b.none
  401890:	cmp	w9, #0x69
  401894:	b.eq	4018b0 <ferror@plt+0x200>  // b.none
  401898:	cmp	w9, #0x65
  40189c:	b.ne	401838 <ferror@plt+0x188>  // b.any
  4018a0:	mov	x0, x24
  4018a4:	b	401830 <ferror@plt+0x180>
  4018a8:	mov	x0, x20
  4018ac:	b	401830 <ferror@plt+0x180>
  4018b0:	mov	x0, x21
  4018b4:	b	401830 <ferror@plt+0x180>
  4018b8:	stp	xzr, xzr, [sp, #24]
  4018bc:	str	wzr, [sp, #20]
  4018c0:	str	xzr, [sp, #40]
  4018c4:	adrp	x26, 413000 <ferror@plt+0x11950>
  4018c8:	ldr	x26, [x26, #4008]
  4018cc:	adrp	x24, 403000 <ferror@plt+0x1950>
  4018d0:	adrp	x25, 403000 <ferror@plt+0x1950>
  4018d4:	adrp	x27, 403000 <ferror@plt+0x1950>
  4018d8:	mov	w8, wzr
  4018dc:	mov	w19, #0xffffffff            	// #-1
  4018e0:	add	x24, x24, #0x8c2
  4018e4:	add	x25, x25, #0x478
  4018e8:	add	x27, x27, #0x8e9
  4018ec:	mov	w20, #0xffffffff            	// #-1
  4018f0:	mov	w21, #0xffffffff            	// #-1
  4018f4:	b	401908 <ferror@plt+0x258>
  4018f8:	ldr	x1, [x26]
  4018fc:	mov	x0, xzr
  401900:	bl	401f18 <ferror@plt+0x868>
  401904:	mov	w8, w28
  401908:	mov	w0, w23
  40190c:	mov	x1, x22
  401910:	mov	x2, x24
  401914:	mov	w28, w8
  401918:	bl	4014d0 <getopt@plt>
  40191c:	add	w8, w0, #0x1
  401920:	cmp	w8, #0x78
  401924:	b.hi	401aac <ferror@plt+0x3fc>  // b.pmore
  401928:	adr	x9, 4018f8 <ferror@plt+0x248>
  40192c:	ldrb	w10, [x25, x8]
  401930:	add	x9, x9, x10, lsl #2
  401934:	mov	w8, #0x1                   	// #1
  401938:	br	x9
  40193c:	mov	w8, #0x1                   	// #1
  401940:	str	w8, [sp, #28]
  401944:	mov	w8, w28
  401948:	b	401908 <ferror@plt+0x258>
  40194c:	mov	w8, #0x1                   	// #1
  401950:	str	w8, [sp, #44]
  401954:	mov	w8, w28
  401958:	b	401908 <ferror@plt+0x258>
  40195c:	mov	w8, #0x1                   	// #1
  401960:	str	w8, [sp, #36]
  401964:	mov	w8, w28
  401968:	b	401908 <ferror@plt+0x258>
  40196c:	mov	w8, #0x1                   	// #1
  401970:	str	w8, [sp, #20]
  401974:	mov	w8, w28
  401978:	b	401908 <ferror@plt+0x258>
  40197c:	ldr	x1, [x26]
  401980:	adrp	x0, 403000 <ferror@plt+0x1950>
  401984:	add	x0, x0, #0x8e2
  401988:	b	401900 <ferror@plt+0x250>
  40198c:	mov	w8, #0x1                   	// #1
  401990:	str	w8, [sp, #24]
  401994:	mov	w8, w28
  401998:	b	401908 <ferror@plt+0x258>
  40199c:	ldr	x8, [x26]
  4019a0:	ldrb	w19, [x8]
  4019a4:	cmp	w19, #0x5e
  4019a8:	b.ne	401a60 <ferror@plt+0x3b0>  // b.any
  4019ac:	ldrb	w8, [x8, #1]
  4019b0:	cbz	w8, 401a60 <ferror@plt+0x3b0>
  4019b4:	cmp	w8, #0x3f
  4019b8:	b.ne	401a5c <ferror@plt+0x3ac>  // b.any
  4019bc:	mov	w19, #0x7f                  	// #127
  4019c0:	mov	w8, w28
  4019c4:	b	401908 <ferror@plt+0x258>
  4019c8:	mov	w8, #0x1                   	// #1
  4019cc:	str	w8, [sp, #40]
  4019d0:	mov	w8, w28
  4019d4:	b	401908 <ferror@plt+0x258>
  4019d8:	ldr	x1, [x26]
  4019dc:	adrp	x0, 403000 <ferror@plt+0x1950>
  4019e0:	add	x0, x0, #0x8da
  4019e4:	b	401900 <ferror@plt+0x250>
  4019e8:	ldr	x8, [x26]
  4019ec:	ldrb	w20, [x8]
  4019f0:	cmp	w20, #0x5e
  4019f4:	b.ne	401a6c <ferror@plt+0x3bc>  // b.any
  4019f8:	ldrb	w8, [x8, #1]
  4019fc:	cbz	w8, 401a6c <ferror@plt+0x3bc>
  401a00:	cmp	w8, #0x3f
  401a04:	b.ne	401a68 <ferror@plt+0x3b8>  // b.any
  401a08:	mov	w20, #0x7f                  	// #127
  401a0c:	mov	w8, w28
  401a10:	b	401908 <ferror@plt+0x258>
  401a14:	ldr	x8, [x26]
  401a18:	ldrb	w21, [x8]
  401a1c:	cmp	w21, #0x5e
  401a20:	b.ne	401a78 <ferror@plt+0x3c8>  // b.any
  401a24:	ldrb	w8, [x8, #1]
  401a28:	cbz	w8, 401a78 <ferror@plt+0x3c8>
  401a2c:	cmp	w8, #0x3f
  401a30:	b.ne	401a74 <ferror@plt+0x3c4>  // b.any
  401a34:	mov	w21, #0x7f                  	// #127
  401a38:	mov	w8, w28
  401a3c:	b	401908 <ferror@plt+0x258>
  401a40:	ldr	x1, [x26]
  401a44:	mov	x0, x27
  401a48:	b	401900 <ferror@plt+0x250>
  401a4c:	mov	w8, #0x1                   	// #1
  401a50:	str	w8, [sp, #32]
  401a54:	mov	w8, w28
  401a58:	b	401908 <ferror@plt+0x258>
  401a5c:	and	w19, w8, #0x1f
  401a60:	mov	w8, w28
  401a64:	b	401908 <ferror@plt+0x258>
  401a68:	and	w20, w8, #0x1f
  401a6c:	mov	w8, w28
  401a70:	b	401908 <ferror@plt+0x258>
  401a74:	and	w21, w8, #0x1f
  401a78:	mov	w8, w28
  401a7c:	b	401908 <ferror@plt+0x258>
  401a80:	ldr	x0, [x22]
  401a84:	bl	401590 <_nc_rootname@plt>
  401a88:	adrp	x8, 413000 <ferror@plt+0x11950>
  401a8c:	ldr	x8, [x8, #4016]
  401a90:	adrp	x27, 413000 <ferror@plt+0x11950>
  401a94:	ldrsw	x25, [x8]
  401a98:	ldr	x27, [x27, #4048]
  401a9c:	sub	w8, w23, w25
  401aa0:	cmp	w8, #0x2
  401aa4:	str	x0, [x27]
  401aa8:	b.lt	401ac0 <ferror@plt+0x410>  // b.tstop
  401aac:	bl	402220 <ferror@plt+0xb70>
  401ab0:	bl	401400 <curses_version@plt>
  401ab4:	bl	401540 <puts@plt>
  401ab8:	mov	w0, wzr
  401abc:	bl	401380 <exit@plt>
  401ac0:	sub	x0, x29, #0x48
  401ac4:	mov	w1, #0x1                   	// #1
  401ac8:	bl	4031b8 <ferror@plt+0x1b08>
  401acc:	ldur	q0, [x29, #-72]
  401ad0:	ldur	q1, [x29, #-56]
  401ad4:	ldur	q2, [x29, #-40]
  401ad8:	ldur	q3, [x29, #-28]
  401adc:	mov	w23, w0
  401ae0:	sub	x0, x29, #0x48
  401ae4:	stp	q0, q1, [sp, #48]
  401ae8:	str	q2, [sp, #80]
  401aec:	stur	q3, [sp, #92]
  401af0:	bl	4013b0 <cfgetospeed@plt>
  401af4:	adrp	x24, 413000 <ferror@plt+0x11950>
  401af8:	ldr	x8, [x27]
  401afc:	ldr	x24, [x24, #3992]
  401b00:	adrp	x1, 403000 <ferror@plt+0x1950>
  401b04:	add	x1, x1, #0x8f3
  401b08:	strh	w0, [x24]
  401b0c:	mov	x0, x8
  401b10:	bl	40314c <ferror@plt+0x1a9c>
  401b14:	adrp	x8, 413000 <ferror@plt+0x11950>
  401b18:	ldr	x8, [x8, #4000]
  401b1c:	ldr	x8, [x8]
  401b20:	tbz	w0, #0, 401b4c <ferror@plt+0x49c>
  401b24:	mov	w1, #0x1                   	// #1
  401b28:	mov	x0, x8
  401b2c:	mov	w2, wzr
  401b30:	bl	402e58 <ferror@plt+0x17a8>
  401b34:	sub	x1, x29, #0x48
  401b38:	mov	w0, w23
  401b3c:	bl	402540 <ferror@plt+0xe90>
  401b40:	ldr	x22, [x22, x25, lsl #3]
  401b44:	cbz	x22, 401b64 <ferror@plt+0x4b4>
  401b48:	b	401c5c <ferror@plt+0x5ac>
  401b4c:	mov	w2, #0x1                   	// #1
  401b50:	mov	x0, x8
  401b54:	mov	w1, wzr
  401b58:	bl	402e58 <ferror@plt+0x17a8>
  401b5c:	ldr	x22, [x22, x25, lsl #3]
  401b60:	cbnz	x22, 401c5c <ferror@plt+0x5ac>
  401b64:	adrp	x0, 403000 <ferror@plt+0x1950>
  401b68:	add	x0, x0, #0x9b7
  401b6c:	bl	401670 <getenv@plt>
  401b70:	mov	x22, x0
  401b74:	cbnz	x0, 401ba0 <ferror@plt+0x4f0>
  401b78:	mov	w0, w23
  401b7c:	bl	4013d0 <ttyname@plt>
  401b80:	cbz	x0, 401b90 <ferror@plt+0x4e0>
  401b84:	bl	4015f0 <_nc_basename@plt>
  401b88:	bl	4015b0 <getttynam@plt>
  401b8c:	cbnz	x0, 401b9c <ferror@plt+0x4ec>
  401b90:	adrp	x22, 403000 <ferror@plt+0x1950>
  401b94:	add	x22, x22, #0x9bc
  401b98:	b	401ba0 <ferror@plt+0x4f0>
  401b9c:	ldr	x22, [x0, #16]
  401ba0:	adrp	x8, 414000 <ferror@plt+0x12950>
  401ba4:	ldr	x25, [x8, #712]
  401ba8:	cbz	x25, 401c5c <ferror@plt+0x5ac>
  401bac:	ldrsh	w12, [x24]
  401bb0:	adrp	x26, 403000 <ferror@plt+0x1950>
  401bb4:	add	x26, x26, #0x4f1
  401bb8:	ldr	x0, [x25, #8]
  401bbc:	cbz	x0, 401be4 <ferror@plt+0x534>
  401bc0:	mov	x1, x22
  401bc4:	str	w23, [sp, #8]
  401bc8:	mov	x23, x27
  401bcc:	mov	w27, w12
  401bd0:	bl	401560 <strcmp@plt>
  401bd4:	mov	w12, w27
  401bd8:	mov	x27, x23
  401bdc:	ldr	w23, [sp, #8]
  401be0:	cbnz	w0, 401c4c <ferror@plt+0x59c>
  401be4:	ldr	w8, [x25, #24]
  401be8:	cmp	w8, #0x6
  401bec:	b.hi	401c4c <ferror@plt+0x59c>  // b.pmore
  401bf0:	adr	x9, 401c00 <ferror@plt+0x550>
  401bf4:	ldrb	w10, [x26, x8]
  401bf8:	add	x9, x9, x10, lsl #2
  401bfc:	br	x9
  401c00:	ldr	w8, [x25, #28]
  401c04:	cmp	w8, w12
  401c08:	b.ge	401c4c <ferror@plt+0x59c>  // b.tcont
  401c0c:	b	401c58 <ferror@plt+0x5a8>
  401c10:	ldr	w8, [x25, #28]
  401c14:	cmp	w8, w12
  401c18:	b.eq	401c58 <ferror@plt+0x5a8>  // b.none
  401c1c:	b	401c4c <ferror@plt+0x59c>
  401c20:	ldr	w8, [x25, #28]
  401c24:	cmp	w8, w12
  401c28:	b.le	401c58 <ferror@plt+0x5a8>
  401c2c:	b	401c4c <ferror@plt+0x59c>
  401c30:	ldr	w8, [x25, #28]
  401c34:	cmp	w8, w12
  401c38:	b.gt	401c58 <ferror@plt+0x5a8>
  401c3c:	b	401c4c <ferror@plt+0x59c>
  401c40:	ldr	w8, [x25, #28]
  401c44:	cmp	w8, w12
  401c48:	b.ge	401c58 <ferror@plt+0x5a8>  // b.tcont
  401c4c:	ldr	x25, [x25]
  401c50:	cbnz	x25, 401bb8 <ferror@plt+0x508>
  401c54:	b	401c5c <ferror@plt+0x5ac>
  401c58:	ldr	x22, [x25, #16]
  401c5c:	adrp	x0, 403000 <ferror@plt+0x1950>
  401c60:	add	x0, x0, #0x9c4
  401c64:	bl	401670 <getenv@plt>
  401c68:	cbz	x0, 401cfc <ferror@plt+0x64c>
  401c6c:	bl	401460 <_nc_is_abs_path@plt>
  401c70:	tbnz	w0, #0, 401cfc <ferror@plt+0x64c>
  401c74:	adrp	x8, 413000 <ferror@plt+0x11950>
  401c78:	ldr	x8, [x8, #4056]
  401c7c:	ldr	x24, [x8]
  401c80:	ldr	x1, [x24]
  401c84:	cbz	x1, 401cfc <ferror@plt+0x64c>
  401c88:	adrp	x0, 403000 <ferror@plt+0x1950>
  401c8c:	mov	x25, xzr
  401c90:	add	x8, x24, #0x8
  401c94:	add	x0, x0, #0x9cc
  401c98:	str	x8, [sp, #8]
  401c9c:	mov	w2, #0x8                   	// #8
  401ca0:	mov	x26, x0
  401ca4:	bl	4014a0 <strncmp@plt>
  401ca8:	cbz	w0, 401cc4 <ferror@plt+0x614>
  401cac:	ldr	x8, [sp, #8]
  401cb0:	mov	x0, x26
  401cb4:	ldr	x1, [x8, x25, lsl #3]
  401cb8:	add	x25, x25, #0x1
  401cbc:	cbnz	x1, 401c9c <ferror@plt+0x5ec>
  401cc0:	b	401cfc <ferror@plt+0x64c>
  401cc4:	add	x8, x24, w25, uxtw #3
  401cc8:	ldr	x9, [x8, #8]
  401ccc:	str	x9, [x8]
  401cd0:	cbz	x9, 401cfc <ferror@plt+0x64c>
  401cd4:	and	x8, x25, #0xffffffff
  401cd8:	lsl	x8, x8, #3
  401cdc:	adrp	x9, 413000 <ferror@plt+0x11950>
  401ce0:	ldr	x9, [x9, #4056]
  401ce4:	ldr	x9, [x9]
  401ce8:	add	x9, x9, x8
  401cec:	ldr	x10, [x9, #16]
  401cf0:	add	x8, x8, #0x8
  401cf4:	str	x10, [x9, #8]
  401cf8:	cbnz	x10, 401cdc <ferror@plt+0x62c>
  401cfc:	ldrb	w8, [x22]
  401d00:	cmp	w8, #0x3f
  401d04:	b.ne	401d24 <ferror@plt+0x674>  // b.any
  401d08:	ldrb	w8, [x22, #1]!
  401d0c:	cbnz	w8, 401d18 <ferror@plt+0x668>
  401d10:	mov	x0, xzr
  401d14:	b	401d1c <ferror@plt+0x66c>
  401d18:	mov	x0, x22
  401d1c:	bl	4023e8 <ferror@plt+0xd38>
  401d20:	mov	x22, x0
  401d24:	sub	x2, x29, #0xc
  401d28:	mov	x0, x22
  401d2c:	mov	w1, w23
  401d30:	bl	401390 <setupterm@plt>
  401d34:	cbz	w0, 401d98 <ferror@plt+0x6e8>
  401d38:	adrp	x24, 403000 <ferror@plt+0x1950>
  401d3c:	adrp	x25, 403000 <ferror@plt+0x1950>
  401d40:	add	x24, x24, #0x9d5
  401d44:	add	x25, x25, #0x9f3
  401d48:	adrp	x8, 413000 <ferror@plt+0x11950>
  401d4c:	ldur	w4, [x29, #-12]
  401d50:	ldr	x8, [x8, #4000]
  401d54:	ldr	x2, [x27]
  401d58:	ldr	x0, [x8]
  401d5c:	cbnz	w4, 401d70 <ferror@plt+0x6c0>
  401d60:	mov	x1, x24
  401d64:	mov	x3, x22
  401d68:	bl	401680 <fprintf@plt>
  401d6c:	b	401d7c <ferror@plt+0x6cc>
  401d70:	mov	x1, x25
  401d74:	mov	x3, x22
  401d78:	bl	401680 <fprintf@plt>
  401d7c:	mov	x0, xzr
  401d80:	bl	4023e8 <ferror@plt+0xd38>
  401d84:	sub	x2, x29, #0xc
  401d88:	mov	w1, w23
  401d8c:	mov	x22, x0
  401d90:	bl	401390 <setupterm@plt>
  401d94:	cbnz	w0, 401d48 <ferror@plt+0x698>
  401d98:	ldr	w8, [sp, #20]
  401d9c:	cbnz	w8, 401dfc <ferror@plt+0x74c>
  401da0:	ldr	w10, [sp, #24]
  401da4:	eor	w9, w28, #0x1
  401da8:	eor	w8, w10, #0x1
  401dac:	orr	w9, w10, w9
  401db0:	orr	w24, w28, w8
  401db4:	tbz	w9, #0, 401e18 <ferror@plt+0x768>
  401db8:	adrp	x8, 413000 <ferror@plt+0x11950>
  401dbc:	ldr	x8, [x8, #4064]
  401dc0:	mov	w0, w23
  401dc4:	ldr	x8, [x8]
  401dc8:	ldr	x2, [x8, #24]
  401dcc:	add	x1, x2, #0x4
  401dd0:	bl	40303c <ferror@plt+0x198c>
  401dd4:	tbnz	w24, #0, 401e1c <ferror@plt+0x76c>
  401dd8:	ldr	w8, [sp, #32]
  401ddc:	cbnz	w8, 401e88 <ferror@plt+0x7d8>
  401de0:	ldp	w8, w19, [sp, #36]
  401de4:	cbnz	w8, 401eac <ferror@plt+0x7fc>
  401de8:	add	x0, sp, #0x30
  401dec:	sub	x1, x29, #0x48
  401df0:	bl	402e8c <ferror@plt+0x17dc>
  401df4:	cbz	w19, 401eb0 <ferror@plt+0x800>
  401df8:	b	401e0c <ferror@plt+0x75c>
  401dfc:	mov	x0, x22
  401e00:	bl	401540 <puts@plt>
  401e04:	ldr	w19, [sp, #40]
  401e08:	cbz	w19, 401eb0 <ferror@plt+0x800>
  401e0c:	adrp	x0, 403000 <ferror@plt+0x1950>
  401e10:	add	x0, x0, #0x90f
  401e14:	bl	402270 <ferror@plt+0xbc0>
  401e18:	tbz	w24, #0, 401dd8 <ferror@plt+0x728>
  401e1c:	sub	x0, x29, #0x48
  401e20:	mov	w1, w19
  401e24:	mov	w2, w20
  401e28:	mov	w3, w21
  401e2c:	bl	402680 <ferror@plt+0xfd0>
  401e30:	sub	x0, x29, #0x48
  401e34:	bl	402750 <ferror@plt+0x10a0>
  401e38:	ldr	w8, [sp, #28]
  401e3c:	cbnz	w8, 401e74 <ferror@plt+0x7c4>
  401e40:	add	x1, sp, #0x30
  401e44:	mov	w0, w23
  401e48:	bl	4027c4 <ferror@plt+0x1114>
  401e4c:	tbz	w0, #0, 401e74 <ferror@plt+0x7c4>
  401e50:	adrp	x19, 413000 <ferror@plt+0x11950>
  401e54:	ldr	x19, [x19, #4000]
  401e58:	mov	w0, #0xd                   	// #13
  401e5c:	ldr	x1, [x19]
  401e60:	bl	4013e0 <putc@plt>
  401e64:	ldr	x0, [x19]
  401e68:	bl	4015e0 <fflush@plt>
  401e6c:	mov	w0, #0x3e8                 	// #1000
  401e70:	bl	401630 <napms@plt>
  401e74:	add	x0, sp, #0x30
  401e78:	sub	x1, x29, #0x48
  401e7c:	bl	403340 <ferror@plt+0x1c90>
  401e80:	ldr	w8, [sp, #32]
  401e84:	cbz	w8, 401de0 <ferror@plt+0x730>
  401e88:	adrp	x8, 413000 <ferror@plt+0x11950>
  401e8c:	ldr	x8, [x8, #4000]
  401e90:	adrp	x1, 403000 <ferror@plt+0x1950>
  401e94:	add	x1, x1, #0x8f9
  401e98:	mov	x2, x22
  401e9c:	ldr	x0, [x8]
  401ea0:	bl	401680 <fprintf@plt>
  401ea4:	ldp	w8, w19, [sp, #36]
  401ea8:	cbz	w8, 401de8 <ferror@plt+0x738>
  401eac:	cbnz	w19, 401e0c <ferror@plt+0x75c>
  401eb0:	ldr	w8, [sp, #44]
  401eb4:	cbz	w8, 401f10 <ferror@plt+0x860>
  401eb8:	adrp	x0, 403000 <ferror@plt+0x1950>
  401ebc:	add	x0, x0, #0xa4f
  401ec0:	bl	401670 <getenv@plt>
  401ec4:	cbz	x0, 401f00 <ferror@plt+0x850>
  401ec8:	bl	4015f0 <_nc_basename@plt>
  401ecc:	mov	x19, x0
  401ed0:	bl	401370 <strlen@plt>
  401ed4:	cmp	w0, #0x3
  401ed8:	b.lt	401f00 <ferror@plt+0x850>  // b.tstop
  401edc:	add	x8, x19, w0, sxtw
  401ee0:	adrp	x1, 403000 <ferror@plt+0x1950>
  401ee4:	sub	x0, x8, #0x3
  401ee8:	add	x1, x1, #0xa55
  401eec:	bl	401560 <strcmp@plt>
  401ef0:	cbnz	w0, 401f00 <ferror@plt+0x850>
  401ef4:	adrp	x0, 403000 <ferror@plt+0x1950>
  401ef8:	add	x0, x0, #0xa59
  401efc:	b	401f08 <ferror@plt+0x858>
  401f00:	adrp	x0, 403000 <ferror@plt+0x1950>
  401f04:	add	x0, x0, #0xa84
  401f08:	mov	x1, x22
  401f0c:	bl	401650 <printf@plt>
  401f10:	mov	w0, wzr
  401f14:	bl	401380 <exit@plt>
  401f18:	sub	sp, sp, #0x80
  401f1c:	stp	x20, x19, [sp, #112]
  401f20:	mov	x20, x0
  401f24:	mov	x0, x1
  401f28:	stp	x29, x30, [sp, #32]
  401f2c:	stp	x28, x27, [sp, #48]
  401f30:	stp	x26, x25, [sp, #64]
  401f34:	stp	x24, x23, [sp, #80]
  401f38:	stp	x22, x21, [sp, #96]
  401f3c:	add	x29, sp, #0x20
  401f40:	mov	x22, x1
  401f44:	bl	4014f0 <strdup@plt>
  401f48:	mov	x19, x0
  401f4c:	mov	w0, #0x20                  	// #32
  401f50:	bl	401470 <malloc@plt>
  401f54:	cbz	x19, 40221c <ferror@plt+0xb6c>
  401f58:	mov	x21, x0
  401f5c:	cbz	x0, 40221c <ferror@plt+0xb6c>
  401f60:	adrp	x8, 414000 <ferror@plt+0x12950>
  401f64:	add	x8, x8, #0x2c8
  401f68:	ldp	x9, x10, [x8]
  401f6c:	adrp	x1, 403000 <ferror@plt+0x1950>
  401f70:	add	x1, x1, #0x957
  401f74:	mov	x0, x22
  401f78:	cmp	x9, #0x0
  401f7c:	csel	x9, x8, x10, eq  // eq = none
  401f80:	str	xzr, [x21]
  401f84:	str	x21, [x9]
  401f88:	str	x21, [x8, #8]
  401f8c:	str	x22, [x21, #8]
  401f90:	str	wzr, [x21, #24]
  401f94:	bl	4014c0 <strpbrk@plt>
  401f98:	cbz	x0, 402010 <ferror@plt+0x960>
  401f9c:	mov	x23, x0
  401fa0:	cmp	x0, x22
  401fa4:	mov	x22, x0
  401fa8:	b.ne	401fb4 <ferror@plt+0x904>  // b.any
  401fac:	mov	x22, xzr
  401fb0:	str	xzr, [x21, #8]
  401fb4:	adrp	x9, 403000 <ferror@plt+0x1950>
  401fb8:	mov	w8, wzr
  401fbc:	add	x9, x9, #0x4f8
  401fc0:	b	401fd4 <ferror@plt+0x924>
  401fc4:	mov	w10, #0x8                   	// #8
  401fc8:	orr	w8, w8, w10
  401fcc:	str	w8, [x21, #24]
  401fd0:	add	x23, x23, #0x1
  401fd4:	ldrb	w10, [x23]
  401fd8:	sub	w10, w10, #0x21
  401fdc:	cmp	w10, #0x1f
  401fe0:	b.hi	402018 <ferror@plt+0x968>  // b.pmore
  401fe4:	adr	x11, 401fc4 <ferror@plt+0x914>
  401fe8:	ldrb	w12, [x9, x10]
  401fec:	add	x11, x11, x12, lsl #2
  401ff0:	mov	w10, #0x2                   	// #2
  401ff4:	br	x11
  401ff8:	tbnz	w8, #0, 40220c <ferror@plt+0xb5c>
  401ffc:	mov	w10, #0x4                   	// #4
  402000:	b	401fc8 <ferror@plt+0x918>
  402004:	tbnz	w8, #2, 40220c <ferror@plt+0xb5c>
  402008:	mov	w10, #0x1                   	// #1
  40200c:	b	401fc8 <ferror@plt+0x918>
  402010:	stp	xzr, x22, [x21, #8]
  402014:	b	4021a4 <ferror@plt+0xaf4>
  402018:	mov	w1, #0x3a                  	// #58
  40201c:	mov	x0, x23
  402020:	bl	4015a0 <strchr@plt>
  402024:	cbz	x0, 40220c <ferror@plt+0xb5c>
  402028:	stp	x22, x20, [sp, #8]
  40202c:	stur	x19, [x29, #-8]
  402030:	str	x0, [sp]
  402034:	strb	wzr, [x0]
  402038:	mov	x8, x23
  40203c:	ldrb	w9, [x8], #1
  402040:	mov	x25, xzr
  402044:	mov	w28, #0x500                 	// #1280
  402048:	cmp	w9, #0x42
  40204c:	csel	x20, x8, x23, eq  // eq = none
  402050:	cbz	x25, 402074 <ferror@plt+0x9c4>
  402054:	adrp	x8, 403000 <ferror@plt+0x1950>
  402058:	add	x8, x8, #0x518
  40205c:	mov	w9, #0xc                   	// #12
  402060:	madd	x8, x25, x9, x8
  402064:	ldr	w9, [x8, #8]
  402068:	ldur	w8, [x8, #-4]
  40206c:	cmp	w9, w8
  402070:	b.le	40216c <ferror@plt+0xabc>
  402074:	adrp	x8, 403000 <ferror@plt+0x1950>
  402078:	add	x8, x8, #0x518
  40207c:	mov	w9, #0xc                   	// #12
  402080:	madd	x8, x25, x9, x8
  402084:	mov	x23, x20
  402088:	b	40209c <ferror@plt+0x9ec>
  40208c:	add	x23, x23, #0x1
  402090:	cmp	w27, w19
  402094:	add	x8, x24, #0x1
  402098:	b.ne	402100 <ferror@plt+0xa50>  // b.any
  40209c:	ldrb	w22, [x23]
  4020a0:	mov	x24, x8
  4020a4:	cbz	x22, 402100 <ferror@plt+0xa50>
  4020a8:	ldrb	w19, [x24]
  4020ac:	cbz	x19, 402100 <ferror@plt+0xa50>
  4020b0:	bl	401570 <__ctype_b_loc@plt>
  4020b4:	ldr	x26, [x0]
  4020b8:	ldrh	w8, [x26, x22, lsl #1]
  4020bc:	bics	wzr, w28, w8
  4020c0:	b.ne	4020e0 <ferror@plt+0xa30>  // b.any
  4020c4:	bl	401410 <__ctype_tolower_loc@plt>
  4020c8:	ldr	x8, [x0]
  4020cc:	ldr	w27, [x8, x22, lsl #2]
  4020d0:	ldrh	w8, [x26, x19, lsl #1]
  4020d4:	bics	wzr, w28, w8
  4020d8:	b.ne	40208c <ferror@plt+0x9dc>  // b.any
  4020dc:	b	4020f0 <ferror@plt+0xa40>
  4020e0:	mov	w27, w22
  4020e4:	ldrh	w8, [x26, x19, lsl #1]
  4020e8:	bics	wzr, w28, w8
  4020ec:	b.ne	40208c <ferror@plt+0x9dc>  // b.any
  4020f0:	bl	401410 <__ctype_tolower_loc@plt>
  4020f4:	ldr	x8, [x0]
  4020f8:	ldr	w19, [x8, x19, lsl #2]
  4020fc:	b	40208c <ferror@plt+0x9dc>
  402100:	bl	401570 <__ctype_b_loc@plt>
  402104:	ldr	x19, [x0]
  402108:	ldrh	w8, [x19, w22, uxtw #1]
  40210c:	bics	wzr, w28, w8
  402110:	b.eq	402130 <ferror@plt+0xa80>  // b.none
  402114:	ldrb	w23, [x24]
  402118:	ldrh	w8, [x19, x23, lsl #1]
  40211c:	bics	wzr, w28, w8
  402120:	b.eq	40214c <ferror@plt+0xa9c>  // b.none
  402124:	cmp	w22, w23
  402128:	b.ne	402160 <ferror@plt+0xab0>  // b.any
  40212c:	b	4021d8 <ferror@plt+0xb28>
  402130:	bl	401410 <__ctype_tolower_loc@plt>
  402134:	ldr	x8, [x0]
  402138:	ldr	w22, [x8, x22, lsl #2]
  40213c:	ldrb	w23, [x24]
  402140:	ldrh	w8, [x19, x23, lsl #1]
  402144:	bics	wzr, w28, w8
  402148:	b.ne	402124 <ferror@plt+0xa74>  // b.any
  40214c:	bl	401410 <__ctype_tolower_loc@plt>
  402150:	ldr	x8, [x0]
  402154:	ldr	w23, [x8, x23, lsl #2]
  402158:	cmp	w22, w23
  40215c:	b.eq	4021d8 <ferror@plt+0xb28>  // b.none
  402160:	add	x25, x25, #0x1
  402164:	cmp	x25, #0x24
  402168:	b.ne	402050 <ferror@plt+0x9a0>  // b.any
  40216c:	adrp	x0, 403000 <ferror@plt+0x1950>
  402170:	add	x0, x0, #0x982
  402174:	mov	x1, x20
  402178:	bl	402270 <ferror@plt+0xbc0>
  40217c:	cbnz	w8, 40220c <ferror@plt+0xb5c>
  402180:	add	x8, x23, #0x1
  402184:	str	x8, [x21, #16]
  402188:	cbz	x22, 402190 <ferror@plt+0xae0>
  40218c:	strb	wzr, [x22]
  402190:	ldr	w8, [x21, #24]
  402194:	tbz	w8, #3, 4021a4 <ferror@plt+0xaf4>
  402198:	mvn	w8, w8
  40219c:	and	w8, w8, #0x7
  4021a0:	str	w8, [x21, #24]
  4021a4:	cbz	x20, 4021b4 <ferror@plt+0xb04>
  4021a8:	ldr	x8, [x21, #8]
  4021ac:	cbnz	x8, 40220c <ferror@plt+0xb5c>
  4021b0:	str	x20, [x21, #8]
  4021b4:	mov	x0, x19
  4021b8:	ldp	x20, x19, [sp, #112]
  4021bc:	ldp	x22, x21, [sp, #96]
  4021c0:	ldp	x24, x23, [sp, #80]
  4021c4:	ldp	x26, x25, [sp, #64]
  4021c8:	ldp	x28, x27, [sp, #48]
  4021cc:	ldp	x29, x30, [sp, #32]
  4021d0:	add	sp, sp, #0x80
  4021d4:	b	401580 <free@plt>
  4021d8:	adrp	x9, 403000 <ferror@plt+0x1950>
  4021dc:	mov	w8, #0xc                   	// #12
  4021e0:	add	x9, x9, #0x518
  4021e4:	madd	x8, x25, x8, x9
  4021e8:	ldr	w8, [x8, #8]
  4021ec:	ldur	x19, [x29, #-8]
  4021f0:	ldr	x20, [sp, #16]
  4021f4:	str	w8, [x21, #28]
  4021f8:	ldp	x23, x22, [sp]
  4021fc:	add	x8, x23, #0x1
  402200:	str	x8, [x21, #16]
  402204:	cbnz	x22, 40218c <ferror@plt+0xadc>
  402208:	b	402190 <ferror@plt+0xae0>
  40220c:	adrp	x0, 403000 <ferror@plt+0x1950>
  402210:	add	x0, x0, #0x95e
  402214:	mov	x1, x19
  402218:	bl	402270 <ferror@plt+0xbc0>
  40221c:	bl	40230c <ferror@plt+0xc5c>
  402220:	stp	x29, x30, [sp, #-32]!
  402224:	str	x19, [sp, #16]
  402228:	adrp	x19, 413000 <ferror@plt+0x11950>
  40222c:	adrp	x8, 413000 <ferror@plt+0x11950>
  402230:	ldr	x19, [x19, #4000]
  402234:	ldr	x8, [x8, #4048]
  402238:	adrp	x1, 403000 <ferror@plt+0x1950>
  40223c:	add	x1, x1, #0x997
  402240:	ldr	x0, [x19]
  402244:	ldr	x2, [x8]
  402248:	mov	x29, sp
  40224c:	bl	401680 <fprintf@plt>
  402250:	ldr	x3, [x19]
  402254:	adrp	x0, 403000 <ferror@plt+0x1950>
  402258:	add	x0, x0, #0x6c8
  40225c:	mov	w1, #0x1f4                 	// #500
  402260:	mov	w2, #0x1                   	// #1
  402264:	bl	4015c0 <fwrite@plt>
  402268:	mov	w0, #0x1                   	// #1
  40226c:	bl	401380 <exit@plt>
  402270:	sub	sp, sp, #0x130
  402274:	stp	x29, x30, [sp, #256]
  402278:	add	x29, sp, #0x100
  40227c:	str	x28, [sp, #272]
  402280:	stp	x20, x19, [sp, #288]
  402284:	stp	x1, x2, [x29, #-120]
  402288:	stp	x3, x4, [x29, #-104]
  40228c:	stp	x5, x6, [x29, #-88]
  402290:	stur	x7, [x29, #-72]
  402294:	stp	q0, q1, [sp]
  402298:	stp	q2, q3, [sp, #32]
  40229c:	stp	q4, q5, [sp, #64]
  4022a0:	stp	q6, q7, [sp, #96]
  4022a4:	adrp	x20, 413000 <ferror@plt+0x11950>
  4022a8:	adrp	x11, 413000 <ferror@plt+0x11950>
  4022ac:	ldr	x20, [x20, #4000]
  4022b0:	ldr	x11, [x11, #4048]
  4022b4:	mov	x19, x0
  4022b8:	mov	x8, #0xffffffffffffffc8    	// #-56
  4022bc:	ldr	x0, [x20]
  4022c0:	ldr	x2, [x11]
  4022c4:	mov	x9, sp
  4022c8:	movk	x8, #0xff80, lsl #32
  4022cc:	sub	x10, x29, #0x78
  4022d0:	add	x9, x9, #0x80
  4022d4:	adrp	x1, 403000 <ferror@plt+0x1950>
  4022d8:	add	x10, x10, #0x38
  4022dc:	stp	x9, x8, [x29, #-16]
  4022e0:	add	x8, x29, #0x30
  4022e4:	add	x1, x1, #0xa4a
  4022e8:	stp	x8, x10, [x29, #-32]
  4022ec:	bl	401680 <fprintf@plt>
  4022f0:	ldp	q0, q1, [x29, #-32]
  4022f4:	ldr	x0, [x20]
  4022f8:	sub	x2, x29, #0x40
  4022fc:	mov	x1, x19
  402300:	stp	q0, q1, [x29, #-64]
  402304:	bl	401640 <vfprintf@plt>
  402308:	bl	4023b4 <ferror@plt+0xd04>
  40230c:	stp	x29, x30, [sp, #-48]!
  402310:	str	x28, [sp, #16]
  402314:	stp	x20, x19, [sp, #32]
  402318:	mov	x29, sp
  40231c:	sub	sp, sp, #0x2, lsl #12
  402320:	adrp	x8, 413000 <ferror@plt+0x11950>
  402324:	ldr	x8, [x8, #4048]
  402328:	ldr	x19, [x8]
  40232c:	mov	x0, x19
  402330:	bl	401370 <strlen@plt>
  402334:	add	w8, w0, #0x2
  402338:	mov	w9, #0x1ff3                	// #8179
  40233c:	cmp	w8, w9
  402340:	b.gt	402370 <ferror@plt+0xcc0>
  402344:	mov	x0, sp
  402348:	mov	x1, x19
  40234c:	mov	x20, sp
  402350:	bl	401600 <strcpy@plt>
  402354:	mov	x0, sp
  402358:	bl	401370 <strlen@plt>
  40235c:	add	x8, x20, x0
  402360:	mov	w9, #0x203a                	// #8250
  402364:	strh	w9, [x8]
  402368:	strb	wzr, [x8, #2]
  40236c:	b	402388 <ferror@plt+0xcd8>
  402370:	mov	w8, #0x3a74                	// #14964
  402374:	mov	w9, #0x7374                	// #29556
  402378:	movk	w8, #0x20, lsl #16
  40237c:	movk	w9, #0x7465, lsl #16
  402380:	stur	w8, [sp, #3]
  402384:	str	w9, [sp]
  402388:	mov	x0, sp
  40238c:	bl	401370 <strlen@plt>
  402390:	mov	w8, #0x1ffe                	// #8190
  402394:	adrp	x1, 403000 <ferror@plt+0x1950>
  402398:	sub	x2, x8, x0
  40239c:	add	x1, x1, #0x950
  4023a0:	mov	x0, sp
  4023a4:	bl	401610 <strncat@plt>
  4023a8:	mov	x0, sp
  4023ac:	bl	4013a0 <perror@plt>
  4023b0:	bl	4023b4 <ferror@plt+0xd04>
  4023b4:	stp	x29, x30, [sp, #-32]!
  4023b8:	str	x19, [sp, #16]
  4023bc:	mov	x29, sp
  4023c0:	bl	403318 <ferror@plt+0x1c68>
  4023c4:	adrp	x19, 413000 <ferror@plt+0x11950>
  4023c8:	ldr	x19, [x19, #4000]
  4023cc:	mov	w0, #0xa                   	// #10
  4023d0:	ldr	x1, [x19]
  4023d4:	bl	4013f0 <fputc@plt>
  4023d8:	ldr	x0, [x19]
  4023dc:	bl	4015e0 <fflush@plt>
  4023e0:	mov	w0, #0x1                   	// #1
  4023e4:	bl	401380 <exit@plt>
  4023e8:	stp	x29, x30, [sp, #-64]!
  4023ec:	str	x23, [sp, #16]
  4023f0:	stp	x22, x21, [sp, #32]
  4023f4:	stp	x20, x19, [sp, #48]
  4023f8:	adrp	x22, 413000 <ferror@plt+0x11950>
  4023fc:	ldr	x22, [x22, #4032]
  402400:	mov	x19, x0
  402404:	mov	x29, sp
  402408:	ldr	x8, [x22]
  40240c:	mov	x0, x8
  402410:	bl	4015d0 <clearerr@plt>
  402414:	ldr	x0, [x22]
  402418:	bl	401530 <feof@plt>
  40241c:	cbnz	w0, 402528 <ferror@plt+0xe78>
  402420:	ldr	x0, [x22]
  402424:	bl	4016b0 <ferror@plt>
  402428:	cbnz	w0, 402528 <ferror@plt+0xe78>
  40242c:	cbnz	x19, 402498 <ferror@plt+0xde8>
  402430:	adrp	x23, 413000 <ferror@plt+0x11950>
  402434:	ldr	x23, [x23, #4000]
  402438:	adrp	x21, 403000 <ferror@plt+0x1950>
  40243c:	adrp	x20, 414000 <ferror@plt+0x12950>
  402440:	add	x21, x21, #0xa3a
  402444:	add	x20, x20, #0x1c8
  402448:	ldr	x3, [x23]
  40244c:	mov	w1, #0xf                   	// #15
  402450:	mov	w2, #0x1                   	// #1
  402454:	mov	x0, x21
  402458:	bl	4015c0 <fwrite@plt>
  40245c:	ldr	x0, [x23]
  402460:	bl	4015e0 <fflush@plt>
  402464:	ldr	x2, [x22]
  402468:	mov	w1, #0x100                 	// #256
  40246c:	mov	x0, x20
  402470:	bl	401690 <fgets@plt>
  402474:	cbz	x0, 40251c <ferror@plt+0xe6c>
  402478:	mov	w1, #0xa                   	// #10
  40247c:	mov	x0, x20
  402480:	bl	4015a0 <strchr@plt>
  402484:	cbz	x0, 40248c <ferror@plt+0xddc>
  402488:	strb	wzr, [x0]
  40248c:	ldrb	w8, [x20]
  402490:	cbnz	w8, 402504 <ferror@plt+0xe54>
  402494:	b	402448 <ferror@plt+0xd98>
  402498:	adrp	x20, 413000 <ferror@plt+0x11950>
  40249c:	ldr	x20, [x20, #4000]
  4024a0:	adrp	x1, 403000 <ferror@plt+0x1950>
  4024a4:	add	x1, x1, #0xa25
  4024a8:	mov	x2, x19
  4024ac:	ldr	x0, [x20]
  4024b0:	bl	401680 <fprintf@plt>
  4024b4:	ldr	x0, [x20]
  4024b8:	bl	4015e0 <fflush@plt>
  4024bc:	ldr	x2, [x22]
  4024c0:	adrp	x0, 414000 <ferror@plt+0x12950>
  4024c4:	add	x0, x0, #0x1c8
  4024c8:	mov	w1, #0x100                 	// #256
  4024cc:	bl	401690 <fgets@plt>
  4024d0:	cbz	x0, 402500 <ferror@plt+0xe50>
  4024d4:	adrp	x20, 414000 <ferror@plt+0x12950>
  4024d8:	add	x20, x20, #0x1c8
  4024dc:	mov	w1, #0xa                   	// #10
  4024e0:	mov	x0, x20
  4024e4:	bl	4015a0 <strchr@plt>
  4024e8:	cbz	x0, 4024f0 <ferror@plt+0xe40>
  4024ec:	strb	wzr, [x0]
  4024f0:	ldrb	w8, [x20]
  4024f4:	cmp	w8, #0x0
  4024f8:	csel	x20, x19, x20, eq  // eq = none
  4024fc:	b	402504 <ferror@plt+0xe54>
  402500:	mov	x20, x19
  402504:	mov	x0, x20
  402508:	ldp	x20, x19, [sp, #48]
  40250c:	ldp	x22, x21, [sp, #32]
  402510:	ldr	x23, [sp, #16]
  402514:	ldp	x29, x30, [sp], #64
  402518:	ret
  40251c:	mov	x20, x19
  402520:	cbnz	x19, 402504 <ferror@plt+0xe54>
  402524:	bl	4023b4 <ferror@plt+0xd04>
  402528:	adrp	x8, 413000 <ferror@plt+0x11950>
  40252c:	ldr	x8, [x8, #4000]
  402530:	mov	w0, #0xa                   	// #10
  402534:	ldr	x1, [x8]
  402538:	bl	4013f0 <fputc@plt>
  40253c:	bl	4023b4 <ferror@plt+0xd04>
  402540:	stp	x29, x30, [sp, #-32]!
  402544:	stp	x20, x19, [sp, #16]
  402548:	mov	x29, sp
  40254c:	mov	x19, x1
  402550:	mov	w20, w0
  402554:	bl	401420 <tcgetattr@plt>
  402558:	adrp	x8, 403000 <ferror@plt+0x1950>
  40255c:	ldr	q0, [x19]
  402560:	ldr	q1, [x8, #2704]
  402564:	ldrb	w8, [x19, #30]
  402568:	adrp	x10, 403000 <ferror@plt+0x1950>
  40256c:	mov	w9, #0xf                   	// #15
  402570:	and	v0.16b, v0.16b, v1.16b
  402574:	ldr	q1, [x10, #2720]
  402578:	ldrb	w10, [x19, #21]
  40257c:	cmp	w8, #0x0
  402580:	csel	w8, w9, w8, eq  // eq = none
  402584:	strb	w8, [x19, #30]
  402588:	ldrb	w8, [x19, #19]
  40258c:	mov	w9, #0x4                   	// #4
  402590:	cmp	w10, #0x0
  402594:	csel	w9, w9, w10, eq  // eq = none
  402598:	mov	w10, #0x7f                  	// #127
  40259c:	strb	w9, [x19, #21]
  4025a0:	ldrb	w9, [x19, #17]
  4025a4:	cmp	w8, #0x0
  4025a8:	csel	w8, w10, w8, eq  // eq = none
  4025ac:	strb	w8, [x19, #19]
  4025b0:	ldrb	w8, [x19, #20]
  4025b4:	mov	w10, #0x3                   	// #3
  4025b8:	cmp	w9, #0x0
  4025bc:	csel	w9, w10, w9, eq  // eq = none
  4025c0:	mov	w10, #0x15                  	// #21
  4025c4:	strb	w9, [x19, #17]
  4025c8:	ldrb	w9, [x19, #32]
  4025cc:	cmp	w8, #0x0
  4025d0:	csel	w8, w10, w8, eq  // eq = none
  4025d4:	strb	w8, [x19, #20]
  4025d8:	ldrb	w8, [x19, #18]
  4025dc:	mov	w10, #0x16                  	// #22
  4025e0:	cmp	w9, #0x0
  4025e4:	csel	w9, w10, w9, eq  // eq = none
  4025e8:	mov	w10, #0x1c                  	// #28
  4025ec:	strb	w9, [x19, #32]
  4025f0:	ldrb	w9, [x19, #29]
  4025f4:	cmp	w8, #0x0
  4025f8:	csel	w8, w10, w8, eq  // eq = none
  4025fc:	strb	w8, [x19, #18]
  402600:	ldrb	w8, [x19, #25]
  402604:	mov	w10, #0x12                  	// #18
  402608:	cmp	w9, #0x0
  40260c:	csel	w9, w10, w9, eq  // eq = none
  402610:	mov	w10, #0x11                  	// #17
  402614:	strb	w9, [x19, #29]
  402618:	ldrb	w9, [x19, #26]
  40261c:	cmp	w8, #0x0
  402620:	csel	w8, w10, w8, eq  // eq = none
  402624:	strb	w8, [x19, #25]
  402628:	ldrb	w8, [x19, #27]
  40262c:	mov	w10, #0x13                  	// #19
  402630:	cmp	w9, #0x0
  402634:	csel	w9, w10, w9, eq  // eq = none
  402638:	strb	w9, [x19, #26]
  40263c:	mov	w9, #0x1a                  	// #26
  402640:	cmp	w8, #0x0
  402644:	csel	w8, w9, w8, eq  // eq = none
  402648:	ldrb	w9, [x19, #31]
  40264c:	strb	w8, [x19, #27]
  402650:	mov	w8, #0x17                  	// #23
  402654:	orr	v0.16b, v0.16b, v1.16b
  402658:	cmp	w9, #0x0
  40265c:	csel	w8, w8, w9, eq  // eq = none
  402660:	strb	w8, [x19, #31]
  402664:	str	q0, [x19]
  402668:	mov	w0, w20
  40266c:	mov	x2, x19
  402670:	ldp	x20, x19, [sp, #16]
  402674:	mov	w1, #0x1                   	// #1
  402678:	ldp	x29, x30, [sp], #32
  40267c:	b	401620 <tcsetattr@plt>
  402680:	stp	x29, x30, [sp, #-48]!
  402684:	stp	x22, x21, [sp, #16]
  402688:	stp	x20, x19, [sp, #32]
  40268c:	mov	w19, w3
  402690:	mov	w21, w2
  402694:	mov	x20, x0
  402698:	mov	x29, sp
  40269c:	tbz	w1, #31, 4026a8 <ferror@plt+0xff8>
  4026a0:	ldrb	w8, [x20, #19]
  4026a4:	cbnz	w8, 4026e0 <ferror@plt+0x1030>
  4026a8:	tbz	w1, #31, 4026dc <ferror@plt+0x102c>
  4026ac:	adrp	x8, 413000 <ferror@plt+0x11950>
  4026b0:	ldr	x8, [x8, #4064]
  4026b4:	ldr	x8, [x8]
  4026b8:	ldr	x9, [x8, #16]
  4026bc:	ldrb	w9, [x9, #15]
  4026c0:	cbz	w9, 4026d8 <ferror@plt+0x1028>
  4026c4:	ldr	x8, [x8, #32]
  4026c8:	ldr	x22, [x8, #440]
  4026cc:	add	x8, x22, #0x1
  4026d0:	cmp	x8, #0x2
  4026d4:	b.cs	402738 <ferror@plt+0x1088>  // b.hs, b.nlast
  4026d8:	mov	w1, #0x7f                  	// #127
  4026dc:	strb	w1, [x20, #19]
  4026e0:	tbz	w21, #31, 4026ec <ferror@plt+0x103c>
  4026e4:	ldrb	w8, [x20, #17]
  4026e8:	cbnz	w8, 4026fc <ferror@plt+0x104c>
  4026ec:	cmp	w21, #0x0
  4026f0:	mov	w8, #0x3                   	// #3
  4026f4:	csel	w8, w21, w8, ge  // ge = tcont
  4026f8:	strb	w8, [x20, #17]
  4026fc:	tbz	w19, #31, 402718 <ferror@plt+0x1068>
  402700:	ldrb	w8, [x20, #20]
  402704:	cbz	w8, 402718 <ferror@plt+0x1068>
  402708:	ldp	x20, x19, [sp, #32]
  40270c:	ldp	x22, x21, [sp, #16]
  402710:	ldp	x29, x30, [sp], #48
  402714:	ret
  402718:	cmp	w19, #0x0
  40271c:	mov	w8, #0x15                  	// #21
  402720:	csel	w8, w19, w8, ge  // ge = tcont
  402724:	strb	w8, [x20, #20]
  402728:	ldp	x20, x19, [sp, #32]
  40272c:	ldp	x22, x21, [sp, #16]
  402730:	ldp	x29, x30, [sp], #48
  402734:	ret
  402738:	mov	x0, x22
  40273c:	bl	401370 <strlen@plt>
  402740:	cmp	x0, #0x1
  402744:	b.ne	4026d8 <ferror@plt+0x1028>  // b.any
  402748:	ldrb	w1, [x22]
  40274c:	b	4026dc <ferror@plt+0x102c>
  402750:	ldp	w9, w8, [x0]
  402754:	ldr	w10, [x0, #12]
  402758:	orr	w11, w8, #0x4
  40275c:	orr	w12, w9, #0x100
  402760:	stp	w12, w11, [x0]
  402764:	orr	w11, w10, #0x8
  402768:	str	w11, [x0, #12]
  40276c:	adrp	x11, 413000 <ferror@plt+0x11950>
  402770:	ldr	x11, [x11, #4064]
  402774:	ldr	x11, [x11]
  402778:	ldr	x11, [x11, #32]
  40277c:	ldr	x11, [x11, #824]
  402780:	add	x12, x11, #0x1
  402784:	cmp	x12, #0x2
  402788:	b.cs	402798 <ferror@plt+0x10e8>  // b.hs, b.nlast
  40278c:	orr	w8, w10, #0x38
  402790:	str	w8, [x0, #12]
  402794:	ret
  402798:	ldrb	w12, [x11]
  40279c:	cmp	w12, #0xa
  4027a0:	b.ne	40278c <ferror@plt+0x10dc>  // b.any
  4027a4:	ldrb	w11, [x11, #1]
  4027a8:	cbnz	w11, 40278c <ferror@plt+0x10dc>
  4027ac:	and	w8, w8, #0xfffffffb
  4027b0:	and	w9, w9, #0xfffffeff
  4027b4:	stp	w9, w8, [x0]
  4027b8:	orr	w8, w10, #0x38
  4027bc:	str	w8, [x0, #12]
  4027c0:	ret
  4027c4:	stp	x29, x30, [sp, #-96]!
  4027c8:	stp	x28, x27, [sp, #16]
  4027cc:	stp	x26, x25, [sp, #32]
  4027d0:	stp	x24, x23, [sp, #48]
  4027d4:	stp	x22, x21, [sp, #64]
  4027d8:	stp	x20, x19, [sp, #80]
  4027dc:	mov	x29, sp
  4027e0:	sub	sp, sp, #0x2, lsl #12
  4027e4:	sub	sp, sp, #0x10
  4027e8:	cbz	x1, 40280c <ferror@plt+0x115c>
  4027ec:	ldr	w8, [x1, #4]
  4027f0:	mov	w9, #0x182c                	// #6188
  4027f4:	mov	x2, x1
  4027f8:	ands	w8, w8, w9
  4027fc:	b.eq	40280c <ferror@plt+0x115c>  // b.none
  402800:	mov	w1, #0x1                   	// #1
  402804:	str	w8, [x2, #4]
  402808:	bl	401620 <tcsetattr@plt>
  40280c:	adrp	x9, 414000 <ferror@plt+0x12950>
  402810:	add	x9, x9, #0x2d8
  402814:	ldrb	w8, [x9]
  402818:	ldrb	w9, [x9, #4]
  40281c:	orr	w9, w9, w8
  402820:	tst	w9, #0xff
  402824:	b.eq	40285c <ferror@plt+0x11ac>  // b.none
  402828:	adrp	x23, 413000 <ferror@plt+0x11950>
  40282c:	ldr	x23, [x23, #4064]
  402830:	adrp	x24, 414000 <ferror@plt+0x12950>
  402834:	ldr	x9, [x23]
  402838:	ldr	x9, [x9, #32]
  40283c:	ldr	x0, [x9, #1104]
  402840:	add	x9, x0, #0x1
  402844:	cmp	x9, #0x2
  402848:	b.cs	402864 <ferror@plt+0x11b4>  // b.hs, b.nlast
  40284c:	ldr	x9, [x23]
  402850:	ldr	x9, [x9, #32]
  402854:	cbnz	w8, 402878 <ferror@plt+0x11c8>
  402858:	b	402880 <ferror@plt+0x11d0>
  40285c:	mov	w0, wzr
  402860:	b	402ce8 <ferror@plt+0x1638>
  402864:	bl	4014e0 <system@plt>
  402868:	ldrb	w8, [x24, #728]
  40286c:	ldr	x9, [x23]
  402870:	ldr	x9, [x9, #32]
  402874:	cbz	w8, 402880 <ferror@plt+0x11d0>
  402878:	ldr	x0, [x9, #976]
  40287c:	cbnz	x0, 402884 <ferror@plt+0x11d4>
  402880:	ldr	x0, [x9, #384]
  402884:	add	x9, x0, #0x1
  402888:	cmp	x9, #0x2
  40288c:	b.cs	4028a4 <ferror@plt+0x11f4>  // b.hs, b.nlast
  402890:	mov	w19, wzr
  402894:	ldr	x9, [x23]
  402898:	ldr	x10, [x9, #32]
  40289c:	cbnz	w8, 4028c8 <ferror@plt+0x1218>
  4028a0:	b	4028d0 <ferror@plt+0x1220>
  4028a4:	adrp	x2, 402000 <ferror@plt+0x950>
  4028a8:	add	x2, x2, #0xe4c
  4028ac:	mov	w1, wzr
  4028b0:	bl	4013c0 <tputs@plt>
  4028b4:	ldrb	w8, [x24, #728]
  4028b8:	mov	w19, #0x1                   	// #1
  4028bc:	ldr	x9, [x23]
  4028c0:	ldr	x10, [x9, #32]
  4028c4:	cbz	w8, 4028d0 <ferror@plt+0x1220>
  4028c8:	ldr	x0, [x10, #984]
  4028cc:	cbnz	x0, 4028d4 <ferror@plt+0x1224>
  4028d0:	ldr	x0, [x10, #392]
  4028d4:	add	x8, x0, #0x1
  4028d8:	cmp	x8, #0x2
  4028dc:	b.cs	4028e8 <ferror@plt+0x1238>  // b.hs, b.nlast
  4028e0:	mov	w10, wzr
  4028e4:	b	402900 <ferror@plt+0x1250>
  4028e8:	adrp	x2, 402000 <ferror@plt+0x950>
  4028ec:	add	x2, x2, #0xe4c
  4028f0:	mov	w1, wzr
  4028f4:	bl	4013c0 <tputs@plt>
  4028f8:	ldr	x9, [x23]
  4028fc:	mov	w10, #0x1                   	// #1
  402900:	ldr	x8, [x9, #32]
  402904:	ldr	x0, [x8, #2160]
  402908:	add	x11, x0, #0x1
  40290c:	cmp	x11, #0x2
  402910:	b.cs	402b68 <ferror@plt+0x14b8>  // b.hs, b.nlast
  402914:	ldr	x0, [x8, #2944]
  402918:	orr	w25, w19, w10
  40291c:	add	x11, x0, #0x1
  402920:	cmp	x11, #0x2
  402924:	b.cs	40298c <ferror@plt+0x12dc>  // b.hs, b.nlast
  402928:	ldr	x0, [x8, #2736]
  40292c:	add	x9, x0, #0x1
  402930:	cmp	x9, #0x2
  402934:	b.cc	402948 <ferror@plt+0x1298>  // b.lo, b.ul, b.last
  402938:	ldr	x9, [x8, #2744]
  40293c:	add	x9, x9, #0x1
  402940:	cmp	x9, #0x2
  402944:	b.cs	4029d4 <ferror@plt+0x1324>  // b.hs, b.nlast
  402948:	ldr	x9, [x8, #2168]
  40294c:	add	x9, x9, #0x1
  402950:	cmp	x9, #0x2
  402954:	b.cc	402b7c <ferror@plt+0x14cc>  // b.lo, b.ul, b.last
  402958:	ldr	x9, [x8, #2176]
  40295c:	add	x9, x9, #0x1
  402960:	cmp	x9, #0x2
  402964:	b.cc	402b7c <ferror@plt+0x14cc>  // b.lo, b.ul, b.last
  402968:	ldr	x0, [x8, #16]
  40296c:	add	x8, x0, #0x1
  402970:	cmp	x8, #0x2
  402974:	b.cs	402a54 <ferror@plt+0x13a4>  // b.hs, b.nlast
  402978:	adrp	x8, 414000 <ferror@plt+0x12950>
  40297c:	ldr	x1, [x8, #736]
  402980:	mov	w0, #0xd                   	// #13
  402984:	bl	4013e0 <putc@plt>
  402988:	b	402a64 <ferror@plt+0x13b4>
  40298c:	ldr	x8, [x9, #24]
  402990:	mov	x1, xzr
  402994:	ldrsh	x8, [x8]
  402998:	sub	x2, x8, #0x1
  40299c:	bl	401490 <tparm@plt>
  4029a0:	add	x8, x0, #0x1
  4029a4:	cmp	x8, #0x2
  4029a8:	b.cs	4029b8 <ferror@plt+0x1308>  // b.hs, b.nlast
  4029ac:	mov	w8, wzr
  4029b0:	orr	w25, w25, wzr
  4029b4:	b	402b7c <ferror@plt+0x14cc>
  4029b8:	adrp	x2, 402000 <ferror@plt+0x950>
  4029bc:	add	x2, x2, #0xe4c
  4029c0:	mov	w1, wzr
  4029c4:	bl	4013c0 <tputs@plt>
  4029c8:	mov	w8, #0x1                   	// #1
  4029cc:	orr	w25, w25, w8
  4029d0:	b	402b7c <ferror@plt+0x14cc>
  4029d4:	mov	x1, xzr
  4029d8:	bl	401490 <tparm@plt>
  4029dc:	add	x8, x0, #0x1
  4029e0:	cmp	x8, #0x2
  4029e4:	b.cs	4029f0 <ferror@plt+0x1340>  // b.hs, b.nlast
  4029e8:	mov	w8, wzr
  4029ec:	b	402a04 <ferror@plt+0x1354>
  4029f0:	adrp	x2, 402000 <ferror@plt+0x950>
  4029f4:	add	x2, x2, #0xe4c
  4029f8:	mov	w1, wzr
  4029fc:	bl	4013c0 <tputs@plt>
  402a00:	mov	w8, #0x1                   	// #1
  402a04:	ldr	x9, [x23]
  402a08:	orr	w19, w25, w8
  402a0c:	ldp	x10, x9, [x9, #24]
  402a10:	ldrsh	x10, [x10]
  402a14:	ldr	x0, [x9, #2744]
  402a18:	sub	x1, x10, #0x1
  402a1c:	bl	401490 <tparm@plt>
  402a20:	add	x8, x0, #0x1
  402a24:	cmp	x8, #0x2
  402a28:	b.cs	402a38 <ferror@plt+0x1388>  // b.hs, b.nlast
  402a2c:	mov	w8, wzr
  402a30:	orr	w25, w19, wzr
  402a34:	b	402b7c <ferror@plt+0x14cc>
  402a38:	adrp	x2, 402000 <ferror@plt+0x950>
  402a3c:	add	x2, x2, #0xe4c
  402a40:	mov	w1, wzr
  402a44:	bl	4013c0 <tputs@plt>
  402a48:	mov	w8, #0x1                   	// #1
  402a4c:	orr	w25, w19, w8
  402a50:	b	402b7c <ferror@plt+0x14cc>
  402a54:	adrp	x2, 402000 <ferror@plt+0x950>
  402a58:	add	x2, x2, #0xe4c
  402a5c:	mov	w1, wzr
  402a60:	bl	4013c0 <tputs@plt>
  402a64:	ldr	x8, [x23]
  402a68:	ldr	x9, [x8, #32]
  402a6c:	ldr	x0, [x9, #2168]
  402a70:	add	x10, x0, #0x1
  402a74:	cmp	x10, #0x2
  402a78:	b.cc	402a94 <ferror@plt+0x13e4>  // b.lo, b.ul, b.last
  402a7c:	adrp	x2, 402000 <ferror@plt+0x950>
  402a80:	add	x2, x2, #0xe4c
  402a84:	mov	w1, wzr
  402a88:	bl	4013c0 <tputs@plt>
  402a8c:	ldr	x8, [x23]
  402a90:	ldr	x9, [x8, #32]
  402a94:	ldr	x0, [x9, #896]
  402a98:	add	x9, x0, #0x1
  402a9c:	cmp	x9, #0x2
  402aa0:	b.cs	402ae8 <ferror@plt+0x1438>  // b.hs, b.nlast
  402aa4:	ldr	x8, [x8, #24]
  402aa8:	ldrsh	w8, [x8]
  402aac:	cmp	w8, #0x2
  402ab0:	b.lt	402b14 <ferror@plt+0x1464>  // b.tstop
  402ab4:	mov	w19, wzr
  402ab8:	adrp	x20, 414000 <ferror@plt+0x12950>
  402abc:	ldr	x1, [x20, #736]
  402ac0:	mov	w0, #0x20                  	// #32
  402ac4:	bl	4013e0 <putc@plt>
  402ac8:	ldr	x8, [x23]
  402acc:	add	w19, w19, #0x1
  402ad0:	ldr	x8, [x8, #24]
  402ad4:	ldrsh	w8, [x8]
  402ad8:	sub	w8, w8, #0x1
  402adc:	cmp	w19, w8
  402ae0:	b.lt	402abc <ferror@plt+0x140c>  // b.tstop
  402ae4:	b	402b14 <ferror@plt+0x1464>
  402ae8:	ldr	x8, [x8, #24]
  402aec:	ldrsh	x8, [x8]
  402af0:	sub	x1, x8, #0x1
  402af4:	bl	401490 <tparm@plt>
  402af8:	add	x8, x0, #0x1
  402afc:	cmp	x8, #0x2
  402b00:	b.cc	402b14 <ferror@plt+0x1464>  // b.lo, b.ul, b.last
  402b04:	adrp	x2, 402000 <ferror@plt+0x950>
  402b08:	add	x2, x2, #0xe4c
  402b0c:	mov	w1, wzr
  402b10:	bl	4013c0 <tputs@plt>
  402b14:	ldr	x8, [x23]
  402b18:	ldr	x8, [x8, #32]
  402b1c:	ldr	x0, [x8, #2176]
  402b20:	add	x9, x0, #0x1
  402b24:	cmp	x9, #0x2
  402b28:	b.cc	402b44 <ferror@plt+0x1494>  // b.lo, b.ul, b.last
  402b2c:	adrp	x2, 402000 <ferror@plt+0x950>
  402b30:	add	x2, x2, #0xe4c
  402b34:	mov	w1, wzr
  402b38:	bl	4013c0 <tputs@plt>
  402b3c:	ldr	x8, [x23]
  402b40:	ldr	x8, [x8, #32]
  402b44:	ldr	x0, [x8, #16]
  402b48:	add	x8, x0, #0x1
  402b4c:	cmp	x8, #0x2
  402b50:	b.cs	402b68 <ferror@plt+0x14b8>  // b.hs, b.nlast
  402b54:	adrp	x8, 414000 <ferror@plt+0x12950>
  402b58:	ldr	x1, [x8, #736]
  402b5c:	mov	w0, #0xd                   	// #13
  402b60:	bl	4013e0 <putc@plt>
  402b64:	b	402b78 <ferror@plt+0x14c8>
  402b68:	adrp	x2, 402000 <ferror@plt+0x950>
  402b6c:	add	x2, x2, #0xe4c
  402b70:	mov	w1, wzr
  402b74:	bl	4013c0 <tputs@plt>
  402b78:	mov	w25, #0x1                   	// #1
  402b7c:	ldr	x9, [x23]
  402b80:	mov	w26, wzr
  402b84:	ldr	x8, [x9, #24]
  402b88:	ldrsh	w10, [x8, #2]
  402b8c:	cmp	w10, #0x8
  402b90:	b.eq	402bd8 <ferror@plt+0x1528>  // b.none
  402b94:	tbnz	w10, #31, 402bd8 <ferror@plt+0x1528>
  402b98:	ldr	x9, [x9, #32]
  402b9c:	ldr	x10, [x9, #1056]
  402ba0:	add	x10, x10, #0x1
  402ba4:	cmp	x10, #0x2
  402ba8:	b.cs	402bc4 <ferror@plt+0x1514>  // b.hs, b.nlast
  402bac:	mov	w26, wzr
  402bb0:	ldr	x9, [x23]
  402bb4:	ldrb	w8, [x24, #728]
  402bb8:	ldr	x9, [x9, #32]
  402bbc:	cbnz	w8, 402be8 <ferror@plt+0x1538>
  402bc0:	b	402bf0 <ferror@plt+0x1540>
  402bc4:	ldr	x10, [x9, #32]
  402bc8:	add	x10, x10, #0x1
  402bcc:	cmp	x10, #0x2
  402bd0:	b.cs	402d0c <ferror@plt+0x165c>  // b.hs, b.nlast
  402bd4:	mov	w26, wzr
  402bd8:	ldr	x9, [x23]
  402bdc:	ldrb	w8, [x24, #728]
  402be0:	ldr	x9, [x9, #32]
  402be4:	cbz	w8, 402bf0 <ferror@plt+0x1540>
  402be8:	ldr	x19, [x9, #1000]
  402bec:	cbnz	x19, 402bf8 <ferror@plt+0x1548>
  402bf0:	ldr	x19, [x9, #408]
  402bf4:	cbz	x19, 402c98 <ferror@plt+0x15e8>
  402bf8:	adrp	x1, 403000 <ferror@plt+0x1950>
  402bfc:	add	x1, x1, #0xac9
  402c00:	mov	x0, x19
  402c04:	add	x20, sp, #0x8
  402c08:	bl	401450 <fopen@plt>
  402c0c:	cbz	x0, 402e44 <ferror@plt+0x1794>
  402c10:	mov	x21, x0
  402c14:	mov	w1, #0x1                   	// #1
  402c18:	mov	w2, #0x2000                	// #8192
  402c1c:	mov	x0, x20
  402c20:	mov	x3, x21
  402c24:	bl	401550 <fread_unlocked@plt>
  402c28:	cbz	x0, 402c74 <ferror@plt+0x15c4>
  402c2c:	mov	x22, x0
  402c30:	adrp	x28, 414000 <ferror@plt+0x12950>
  402c34:	ldr	x3, [x28, #736]
  402c38:	mov	w1, #0x1                   	// #1
  402c3c:	mov	x0, x20
  402c40:	mov	x2, x22
  402c44:	bl	4015c0 <fwrite@plt>
  402c48:	cmp	x0, x22
  402c4c:	b.ne	402e44 <ferror@plt+0x1794>  // b.any
  402c50:	mov	w1, #0x1                   	// #1
  402c54:	mov	w2, #0x2000                	// #8192
  402c58:	mov	x0, x20
  402c5c:	mov	x3, x21
  402c60:	mov	w27, #0x1                   	// #1
  402c64:	bl	401550 <fread_unlocked@plt>
  402c68:	mov	x22, x0
  402c6c:	cbnz	x0, 402c34 <ferror@plt+0x1584>
  402c70:	b	402c78 <ferror@plt+0x15c8>
  402c74:	mov	w27, wzr
  402c78:	mov	x0, x21
  402c7c:	bl	401440 <fclose@plt>
  402c80:	ldrb	w8, [x24, #728]
  402c84:	ldr	x9, [x23]
  402c88:	ldr	x10, [x9, #32]
  402c8c:	orr	w9, w25, w26
  402c90:	cbnz	w8, 402cac <ferror@plt+0x15fc>
  402c94:	b	402cb4 <ferror@plt+0x1604>
  402c98:	mov	w27, wzr
  402c9c:	ldr	x9, [x23]
  402ca0:	ldr	x10, [x9, #32]
  402ca4:	orr	w9, w25, w26
  402ca8:	cbz	w8, 402cb4 <ferror@plt+0x1604>
  402cac:	ldr	x0, [x10, #992]
  402cb0:	cbnz	x0, 402cb8 <ferror@plt+0x1608>
  402cb4:	ldr	x0, [x10, #400]
  402cb8:	add	x8, x0, #0x1
  402cbc:	cmp	x8, #0x2
  402cc0:	orr	w19, w9, w27
  402cc4:	b.cs	402cd0 <ferror@plt+0x1620>  // b.hs, b.nlast
  402cc8:	mov	w8, wzr
  402ccc:	b	402ce4 <ferror@plt+0x1634>
  402cd0:	adrp	x2, 402000 <ferror@plt+0x950>
  402cd4:	add	x2, x2, #0xe4c
  402cd8:	mov	w1, wzr
  402cdc:	bl	4013c0 <tputs@plt>
  402ce0:	mov	w8, #0x1                   	// #1
  402ce4:	orr	w0, w19, w8
  402ce8:	add	sp, sp, #0x2, lsl #12
  402cec:	add	sp, sp, #0x10
  402cf0:	ldp	x20, x19, [sp, #80]
  402cf4:	ldp	x22, x21, [sp, #64]
  402cf8:	ldp	x24, x23, [sp, #48]
  402cfc:	ldp	x26, x25, [sp, #32]
  402d00:	ldp	x28, x27, [sp, #16]
  402d04:	ldp	x29, x30, [sp], #96
  402d08:	ret
  402d0c:	ldr	x0, [x9, #16]
  402d10:	ldrsh	w22, [x8]
  402d14:	add	x8, x0, #0x1
  402d18:	cmp	x8, #0x2
  402d1c:	b.cs	402d34 <ferror@plt+0x1684>  // b.hs, b.nlast
  402d20:	adrp	x8, 414000 <ferror@plt+0x12950>
  402d24:	ldr	x1, [x8, #736]
  402d28:	mov	w0, #0xd                   	// #13
  402d2c:	bl	4013e0 <putc@plt>
  402d30:	b	402d44 <ferror@plt+0x1694>
  402d34:	adrp	x2, 402000 <ferror@plt+0x950>
  402d38:	add	x2, x2, #0xe4c
  402d3c:	mov	w1, wzr
  402d40:	bl	4013c0 <tputs@plt>
  402d44:	ldr	x8, [x23]
  402d48:	adrp	x2, 402000 <ferror@plt+0x950>
  402d4c:	add	x2, x2, #0xe4c
  402d50:	mov	w1, wzr
  402d54:	ldr	x8, [x8, #32]
  402d58:	ldr	x0, [x8, #32]
  402d5c:	bl	4013c0 <tputs@plt>
  402d60:	ldr	x8, [x23]
  402d64:	ldr	x10, [x8, #24]
  402d68:	ldrsh	w9, [x10, #2]
  402d6c:	cmp	w9, #0x2
  402d70:	b.lt	402e2c <ferror@plt+0x177c>  // b.tstop
  402d74:	and	w26, w9, #0xffff
  402d78:	cmp	w26, w22
  402d7c:	b.le	402d88 <ferror@plt+0x16d8>
  402d80:	strh	w22, [x10, #2]
  402d84:	b	402df4 <ferror@plt+0x1744>
  402d88:	cmp	w9, w22
  402d8c:	b.ge	402df4 <ferror@plt+0x1744>  // b.tcont
  402d90:	adrp	x19, 403000 <ferror@plt+0x1950>
  402d94:	adrp	x20, 403000 <ferror@plt+0x1950>
  402d98:	adrp	x21, 402000 <ferror@plt+0x950>
  402d9c:	adrp	x27, 414000 <ferror@plt+0x12950>
  402da0:	add	x19, x19, #0xac5
  402da4:	add	x20, x20, #0xa4d
  402da8:	add	x21, x21, #0xe4c
  402dac:	ldr	x0, [x27, #736]
  402db0:	sxth	w2, w9
  402db4:	mov	x1, x19
  402db8:	mov	x3, x20
  402dbc:	bl	401680 <fprintf@plt>
  402dc0:	ldr	x8, [x23]
  402dc4:	mov	w1, wzr
  402dc8:	mov	x2, x21
  402dcc:	ldr	x8, [x8, #32]
  402dd0:	ldr	x0, [x8, #1056]
  402dd4:	bl	4013c0 <tputs@plt>
  402dd8:	ldr	x8, [x23]
  402ddc:	ldr	x9, [x8, #24]
  402de0:	ldrsh	w9, [x9, #2]
  402de4:	add	w26, w26, w9
  402de8:	cmp	w26, w22
  402dec:	and	w9, w9, #0xffff
  402df0:	b.lt	402dac <ferror@plt+0x16fc>  // b.tstop
  402df4:	ldr	x8, [x8, #32]
  402df8:	ldr	x0, [x8, #16]
  402dfc:	add	x8, x0, #0x1
  402e00:	cmp	x8, #0x2
  402e04:	b.cs	402e1c <ferror@plt+0x176c>  // b.hs, b.nlast
  402e08:	adrp	x8, 414000 <ferror@plt+0x12950>
  402e0c:	ldr	x1, [x8, #736]
  402e10:	mov	w0, #0xd                   	// #13
  402e14:	bl	4013e0 <putc@plt>
  402e18:	b	402e2c <ferror@plt+0x177c>
  402e1c:	adrp	x2, 402000 <ferror@plt+0x950>
  402e20:	add	x2, x2, #0xe4c
  402e24:	mov	w1, wzr
  402e28:	bl	4013c0 <tputs@plt>
  402e2c:	mov	w26, #0x1                   	// #1
  402e30:	ldr	x9, [x23]
  402e34:	ldrb	w8, [x24, #728]
  402e38:	ldr	x9, [x9, #32]
  402e3c:	cbnz	w8, 402be8 <ferror@plt+0x1538>
  402e40:	b	402bf0 <ferror@plt+0x1540>
  402e44:	mov	x0, x19
  402e48:	bl	4030d0 <ferror@plt+0x1a20>
  402e4c:	adrp	x8, 414000 <ferror@plt+0x12950>
  402e50:	ldr	x1, [x8, #736]
  402e54:	b	4013e0 <putc@plt>
  402e58:	adrp	x10, 414000 <ferror@plt+0x12950>
  402e5c:	and	w8, w1, #0x1
  402e60:	and	w9, w2, #0x1
  402e64:	add	x10, x10, #0x2d8
  402e68:	str	x0, [x10, #8]
  402e6c:	strb	w8, [x10]
  402e70:	strb	w9, [x10, #4]
  402e74:	ret
  402e78:	adrp	x8, 414000 <ferror@plt+0x12950>
  402e7c:	ldr	x0, [x8, #736]
  402e80:	cbz	x0, 402e88 <ferror@plt+0x17d8>
  402e84:	b	4015e0 <fflush@plt>
  402e88:	ret
  402e8c:	stp	x29, x30, [sp, #-32]!
  402e90:	adrp	x2, 403000 <ferror@plt+0x1950>
  402e94:	add	x2, x2, #0xab0
  402e98:	mov	w3, #0x2                   	// #2
  402e9c:	mov	w4, #0x7f                  	// #127
  402ea0:	stp	x20, x19, [sp, #16]
  402ea4:	mov	x29, sp
  402ea8:	mov	x19, x1
  402eac:	mov	x20, x0
  402eb0:	bl	402ef4 <ferror@plt+0x1844>
  402eb4:	adrp	x2, 403000 <ferror@plt+0x1950>
  402eb8:	add	x2, x2, #0xab6
  402ebc:	mov	w3, #0x3                   	// #3
  402ec0:	mov	w4, #0x15                  	// #21
  402ec4:	mov	x0, x20
  402ec8:	mov	x1, x19
  402ecc:	bl	402ef4 <ferror@plt+0x1844>
  402ed0:	mov	x0, x20
  402ed4:	mov	x1, x19
  402ed8:	ldp	x20, x19, [sp, #16]
  402edc:	adrp	x2, 403000 <ferror@plt+0x1950>
  402ee0:	add	x2, x2, #0xabb
  402ee4:	mov	w4, #0x3                   	// #3
  402ee8:	mov	w3, wzr
  402eec:	ldp	x29, x30, [sp], #32
  402ef0:	b	402ef4 <ferror@plt+0x1844>
  402ef4:	stp	x29, x30, [sp, #-32]!
  402ef8:	sxtw	x8, w3
  402efc:	stp	x20, x19, [sp, #16]
  402f00:	add	x9, x1, x8
  402f04:	add	x8, x0, x8
  402f08:	ldrb	w19, [x9, #17]
  402f0c:	ldrb	w8, [x8, #17]
  402f10:	mov	x29, sp
  402f14:	cmp	w8, w19
  402f18:	b.ne	402f30 <ferror@plt+0x1880>  // b.any
  402f1c:	cmp	w8, w4
  402f20:	b.ne	402f30 <ferror@plt+0x1880>  // b.any
  402f24:	ldp	x20, x19, [sp, #16]
  402f28:	ldp	x29, x30, [sp], #32
  402f2c:	ret
  402f30:	adrp	x20, 413000 <ferror@plt+0x11950>
  402f34:	ldr	x20, [x20, #4000]
  402f38:	adrp	x9, 403000 <ferror@plt+0x1950>
  402f3c:	adrp	x10, 403000 <ferror@plt+0x1950>
  402f40:	add	x9, x9, #0xae1
  402f44:	ldr	x0, [x20]
  402f48:	add	x10, x10, #0xade
  402f4c:	cmp	w8, w19
  402f50:	adrp	x1, 403000 <ferror@plt+0x1950>
  402f54:	csel	x3, x10, x9, eq  // eq = none
  402f58:	add	x1, x1, #0xad7
  402f5c:	bl	401680 <fprintf@plt>
  402f60:	cmp	w19, #0x7f
  402f64:	b.eq	402f8c <ferror@plt+0x18dc>  // b.none
  402f68:	cbnz	w19, 402fac <ferror@plt+0x18fc>
  402f6c:	ldr	x3, [x20]
  402f70:	adrp	x0, 403000 <ferror@plt+0x1950>
  402f74:	add	x0, x0, #0xae8
  402f78:	mov	w1, #0x7                   	// #7
  402f7c:	ldp	x20, x19, [sp, #16]
  402f80:	mov	w2, #0x1                   	// #1
  402f84:	ldp	x29, x30, [sp], #32
  402f88:	b	4015c0 <fwrite@plt>
  402f8c:	ldr	x3, [x20]
  402f90:	adrp	x0, 403000 <ferror@plt+0x1950>
  402f94:	add	x0, x0, #0xaf0
  402f98:	mov	w1, #0x8                   	// #8
  402f9c:	ldp	x20, x19, [sp, #16]
  402fa0:	mov	w2, #0x1                   	// #1
  402fa4:	ldp	x29, x30, [sp], #32
  402fa8:	b	4015c0 <fwrite@plt>
  402fac:	adrp	x8, 413000 <ferror@plt+0x11950>
  402fb0:	ldr	x8, [x8, #4064]
  402fb4:	ldr	x8, [x8]
  402fb8:	ldr	x8, [x8, #32]
  402fbc:	ldr	x8, [x8, #440]
  402fc0:	cbz	x8, 402ff8 <ferror@plt+0x1948>
  402fc4:	ldrb	w9, [x8]
  402fc8:	cmp	w19, w9
  402fcc:	b.ne	402ff8 <ferror@plt+0x1948>  // b.any
  402fd0:	ldrb	w8, [x8, #1]
  402fd4:	cbnz	w8, 402ff8 <ferror@plt+0x1948>
  402fd8:	ldr	x3, [x20]
  402fdc:	adrp	x0, 403000 <ferror@plt+0x1950>
  402fe0:	add	x0, x0, #0xaf9
  402fe4:	mov	w1, #0xb                   	// #11
  402fe8:	ldp	x20, x19, [sp, #16]
  402fec:	mov	w2, #0x1                   	// #1
  402ff0:	ldp	x29, x30, [sp], #32
  402ff4:	b	4015c0 <fwrite@plt>
  402ff8:	cmp	w19, #0x1f
  402ffc:	b.hi	403020 <ferror@plt+0x1970>  // b.pmore
  403000:	ldr	x0, [x20]
  403004:	eor	w2, w19, #0x40
  403008:	ldp	x20, x19, [sp, #16]
  40300c:	adrp	x1, 403000 <ferror@plt+0x1950>
  403010:	add	x1, x1, #0xb05
  403014:	mov	w3, w2
  403018:	ldp	x29, x30, [sp], #32
  40301c:	b	401680 <fprintf@plt>
  403020:	ldr	x0, [x20]
  403024:	mov	w2, w19
  403028:	ldp	x20, x19, [sp, #16]
  40302c:	adrp	x1, 403000 <ferror@plt+0x1950>
  403030:	add	x1, x1, #0xb18
  403034:	ldp	x29, x30, [sp], #32
  403038:	b	401680 <fprintf@plt>
  40303c:	stp	x29, x30, [sp, #-48]!
  403040:	mov	x29, sp
  403044:	str	x21, [sp, #16]
  403048:	stp	x20, x19, [sp, #32]
  40304c:	mov	x20, x2
  403050:	mov	x21, x1
  403054:	add	x2, x29, #0x18
  403058:	mov	w1, #0x5413                	// #21523
  40305c:	mov	w19, w0
  403060:	bl	4016a0 <ioctl@plt>
  403064:	ldrh	w9, [x29, #24]
  403068:	ldrh	w8, [x29, #26]
  40306c:	cbz	w9, 40308c <ferror@plt+0x19dc>
  403070:	cbz	w8, 40307c <ferror@plt+0x19cc>
  403074:	strh	w9, [x21]
  403078:	strh	w8, [x20]
  40307c:	ldp	x20, x19, [sp, #32]
  403080:	ldr	x21, [sp, #16]
  403084:	ldp	x29, x30, [sp], #48
  403088:	ret
  40308c:	cbnz	w8, 40307c <ferror@plt+0x19cc>
  403090:	ldrsh	w8, [x21]
  403094:	cmp	w8, #0x1
  403098:	b.lt	40307c <ferror@plt+0x19cc>  // b.tstop
  40309c:	ldrsh	w9, [x20]
  4030a0:	cmp	w9, #0x1
  4030a4:	b.lt	40307c <ferror@plt+0x19cc>  // b.tstop
  4030a8:	add	x2, x29, #0x18
  4030ac:	mov	w1, #0x5414                	// #21524
  4030b0:	mov	w0, w19
  4030b4:	strh	w8, [x29, #24]
  4030b8:	strh	w9, [x29, #26]
  4030bc:	bl	4016a0 <ioctl@plt>
  4030c0:	ldp	x20, x19, [sp, #32]
  4030c4:	ldr	x21, [sp, #16]
  4030c8:	ldp	x29, x30, [sp], #48
  4030cc:	ret
  4030d0:	stp	x29, x30, [sp, #-48]!
  4030d4:	stp	x22, x21, [sp, #16]
  4030d8:	stp	x20, x19, [sp, #32]
  4030dc:	mov	x29, sp
  4030e0:	mov	x19, x0
  4030e4:	bl	401660 <__errno_location@plt>
  4030e8:	adrp	x8, 413000 <ferror@plt+0x11950>
  4030ec:	adrp	x9, 413000 <ferror@plt+0x11950>
  4030f0:	ldr	w20, [x0]
  4030f4:	ldr	x8, [x8, #4000]
  4030f8:	ldr	x9, [x9, #4048]
  4030fc:	mov	w0, w20
  403100:	ldr	x21, [x8]
  403104:	ldr	x22, [x9]
  403108:	bl	401500 <strerror@plt>
  40310c:	adrp	x1, 403000 <ferror@plt+0x1950>
  403110:	mov	x4, x0
  403114:	add	x1, x1, #0xacb
  403118:	mov	x0, x21
  40311c:	mov	x2, x22
  403120:	mov	x3, x19
  403124:	bl	401680 <fprintf@plt>
  403128:	bl	403318 <ferror@plt+0x1c68>
  40312c:	adrp	x19, 414000 <ferror@plt+0x12950>
  403130:	ldr	x1, [x19, #736]
  403134:	mov	w0, #0xa                   	// #10
  403138:	bl	4013f0 <fputc@plt>
  40313c:	ldr	x0, [x19, #736]
  403140:	bl	4015e0 <fflush@plt>
  403144:	add	w0, w20, #0x4
  403148:	bl	401380 <exit@plt>
  40314c:	stp	x29, x30, [sp, #-48]!
  403150:	str	x21, [sp, #16]
  403154:	stp	x20, x19, [sp, #32]
  403158:	mov	x29, sp
  40315c:	mov	x19, x1
  403160:	mov	x20, x0
  403164:	bl	401370 <strlen@plt>
  403168:	mov	x21, x0
  40316c:	mov	x0, x19
  403170:	bl	401370 <strlen@plt>
  403174:	cmp	x21, x0
  403178:	b.ne	4031a4 <ferror@plt+0x1af4>  // b.any
  40317c:	mov	x0, x20
  403180:	mov	x1, x19
  403184:	mov	x2, x21
  403188:	bl	4014a0 <strncmp@plt>
  40318c:	cmp	w0, #0x0
  403190:	cset	w0, eq  // eq = none
  403194:	ldp	x20, x19, [sp, #32]
  403198:	ldr	x21, [sp, #16]
  40319c:	ldp	x29, x30, [sp], #48
  4031a0:	ret
  4031a4:	mov	w0, wzr
  4031a8:	ldp	x20, x19, [sp, #32]
  4031ac:	ldr	x21, [sp, #16]
  4031b0:	ldp	x29, x30, [sp], #48
  4031b4:	ret
  4031b8:	stp	x29, x30, [sp, #-48]!
  4031bc:	stp	x20, x19, [sp, #32]
  4031c0:	mov	x19, x0
  4031c4:	str	x21, [sp, #16]
  4031c8:	mov	w20, w1
  4031cc:	adrp	x21, 414000 <ferror@plt+0x12950>
  4031d0:	mov	w8, #0x2                   	// #2
  4031d4:	mov	w0, #0x2                   	// #2
  4031d8:	mov	x1, x19
  4031dc:	mov	x29, sp
  4031e0:	str	w8, [x21, #748]
  4031e4:	bl	401420 <tcgetattr@plt>
  4031e8:	tbz	w0, #31, 403218 <ferror@plt+0x1b68>
  4031ec:	mov	w8, #0x1                   	// #1
  4031f0:	mov	w0, #0x1                   	// #1
  4031f4:	mov	x1, x19
  4031f8:	str	w8, [x21, #748]
  4031fc:	bl	401420 <tcgetattr@plt>
  403200:	tbz	w0, #31, 403218 <ferror@plt+0x1b68>
  403204:	mov	w0, wzr
  403208:	mov	x1, x19
  40320c:	str	wzr, [x21, #748]
  403210:	bl	401420 <tcgetattr@plt>
  403214:	tbnz	w0, #31, 403258 <ferror@plt+0x1ba8>
  403218:	adrp	x8, 414000 <ferror@plt+0x12950>
  40321c:	add	x8, x8, #0x2e8
  403220:	mov	w9, #0x1                   	// #1
  403224:	strb	w9, [x8]
  403228:	ldp	q3, q0, [x19, #16]
  40322c:	ldur	q1, [x19, #44]
  403230:	ldr	q2, [x19]
  403234:	ldr	w0, [x8, #4]
  403238:	stur	q3, [x8, #24]
  40323c:	stur	q1, [x8, #52]
  403240:	stur	q0, [x8, #40]
  403244:	stur	q2, [x8, #8]
  403248:	ldp	x20, x19, [sp, #32]
  40324c:	ldr	x21, [sp, #16]
  403250:	ldp	x29, x30, [sp], #48
  403254:	ret
  403258:	adrp	x0, 403000 <ferror@plt+0x1950>
  40325c:	add	x0, x0, #0xb1d
  403260:	mov	w1, #0x2                   	// #2
  403264:	bl	401480 <open@plt>
  403268:	str	w0, [x21, #748]
  40326c:	tbnz	w0, #31, 40327c <ferror@plt+0x1bcc>
  403270:	mov	x1, x19
  403274:	bl	401420 <tcgetattr@plt>
  403278:	tbz	w0, #31, 403218 <ferror@plt+0x1b68>
  40327c:	tbnz	w20, #0, 4032a4 <ferror@plt+0x1bf4>
  403280:	adrp	x8, 413000 <ferror@plt+0x11950>
  403284:	ldr	x8, [x8, #4024]
  403288:	ldr	x0, [x8]
  40328c:	bl	401430 <fileno@plt>
  403290:	str	w0, [x21, #748]
  403294:	ldp	x20, x19, [sp, #32]
  403298:	ldr	x21, [sp, #16]
  40329c:	ldp	x29, x30, [sp], #48
  4032a0:	ret
  4032a4:	bl	4032a8 <ferror@plt+0x1bf8>
  4032a8:	stp	x29, x30, [sp, #-48]!
  4032ac:	stp	x22, x21, [sp, #16]
  4032b0:	stp	x20, x19, [sp, #32]
  4032b4:	mov	x29, sp
  4032b8:	bl	401660 <__errno_location@plt>
  4032bc:	adrp	x22, 413000 <ferror@plt+0x11950>
  4032c0:	adrp	x8, 413000 <ferror@plt+0x11950>
  4032c4:	ldr	w19, [x0]
  4032c8:	ldr	x22, [x22, #4000]
  4032cc:	ldr	x8, [x8, #4048]
  4032d0:	mov	w0, w19
  4032d4:	ldr	x20, [x22]
  4032d8:	ldr	x21, [x8]
  4032dc:	bl	401500 <strerror@plt>
  4032e0:	adrp	x1, 403000 <ferror@plt+0x1950>
  4032e4:	adrp	x3, 403000 <ferror@plt+0x1950>
  4032e8:	mov	x4, x0
  4032ec:	add	x1, x1, #0xacb
  4032f0:	add	x3, x3, #0xb26
  4032f4:	mov	x0, x20
  4032f8:	mov	x2, x21
  4032fc:	bl	401680 <fprintf@plt>
  403300:	bl	403318 <ferror@plt+0x1c68>
  403304:	ldr	x1, [x22]
  403308:	mov	w0, #0xa                   	// #10
  40330c:	bl	4013f0 <fputc@plt>
  403310:	add	w0, w19, #0x4
  403314:	bl	401380 <exit@plt>
  403318:	adrp	x8, 414000 <ferror@plt+0x12950>
  40331c:	ldrb	w8, [x8, #744]
  403320:	cmp	w8, #0x1
  403324:	b.ne	40333c <ferror@plt+0x1c8c>  // b.any
  403328:	adrp	x2, 414000 <ferror@plt+0x12950>
  40332c:	add	x2, x2, #0x2ec
  403330:	ldr	w0, [x2], #4
  403334:	mov	w1, #0x1                   	// #1
  403338:	b	401620 <tcsetattr@plt>
  40333c:	ret
  403340:	ldp	x8, x9, [x1]
  403344:	ldp	x10, x11, [x0]
  403348:	ldp	x12, x13, [x1, #16]
  40334c:	ldp	x14, x15, [x0, #16]
  403350:	ldp	x16, x17, [x1, #32]
  403354:	eor	x8, x8, x10
  403358:	ldp	x10, x18, [x0, #32]
  40335c:	eor	x9, x9, x11
  403360:	ldr	x11, [x1, #48]
  403364:	eor	x12, x12, x14
  403368:	ldr	x14, [x0, #48]
  40336c:	eor	x13, x13, x15
  403370:	ldr	w15, [x1, #56]
  403374:	ldr	w0, [x0, #56]
  403378:	eor	x10, x16, x10
  40337c:	eor	x16, x17, x18
  403380:	eor	x11, x11, x14
  403384:	eor	w14, w15, w0
  403388:	orr	x8, x8, x9
  40338c:	orr	x9, x12, x13
  403390:	orr	x10, x10, x16
  403394:	orr	x11, x11, x14
  403398:	orr	x8, x8, x9
  40339c:	orr	x9, x10, x11
  4033a0:	orr	x8, x8, x9
  4033a4:	cbz	x8, 4033bc <ferror@plt+0x1d0c>
  4033a8:	adrp	x8, 414000 <ferror@plt+0x12950>
  4033ac:	ldr	w0, [x8, #748]
  4033b0:	mov	x2, x1
  4033b4:	mov	w1, #0x1                   	// #1
  4033b8:	b	401620 <tcsetattr@plt>
  4033bc:	ret
  4033c0:	stp	x29, x30, [sp, #-64]!
  4033c4:	mov	x29, sp
  4033c8:	stp	x19, x20, [sp, #16]
  4033cc:	adrp	x20, 413000 <ferror@plt+0x11950>
  4033d0:	add	x20, x20, #0xd98
  4033d4:	stp	x21, x22, [sp, #32]
  4033d8:	adrp	x21, 413000 <ferror@plt+0x11950>
  4033dc:	add	x21, x21, #0xd90
  4033e0:	sub	x20, x20, x21
  4033e4:	mov	w22, w0
  4033e8:	stp	x23, x24, [sp, #48]
  4033ec:	mov	x23, x1
  4033f0:	mov	x24, x2
  4033f4:	bl	401330 <strlen@plt-0x40>
  4033f8:	cmp	xzr, x20, asr #3
  4033fc:	b.eq	403428 <ferror@plt+0x1d78>  // b.none
  403400:	asr	x20, x20, #3
  403404:	mov	x19, #0x0                   	// #0
  403408:	ldr	x3, [x21, x19, lsl #3]
  40340c:	mov	x2, x24
  403410:	add	x19, x19, #0x1
  403414:	mov	x1, x23
  403418:	mov	w0, w22
  40341c:	blr	x3
  403420:	cmp	x20, x19
  403424:	b.ne	403408 <ferror@plt+0x1d58>  // b.any
  403428:	ldp	x19, x20, [sp, #16]
  40342c:	ldp	x21, x22, [sp, #32]
  403430:	ldp	x23, x24, [sp, #48]
  403434:	ldp	x29, x30, [sp], #64
  403438:	ret
  40343c:	nop
  403440:	ret

Disassembly of section .fini:

0000000000403444 <.fini>:
  403444:	stp	x29, x30, [sp, #-16]!
  403448:	mov	x29, sp
  40344c:	ldp	x29, x30, [sp], #16
  403450:	ret
