--- arch/arm/boot/dts/imx6dl-colibri-eval-v3.dts.bak	2017-11-24 11:13:39.513287375 +0800
+++ arch/arm/boot/dts/imx6dl-colibri-eval-v3.dts	2017-11-24 11:43:30.028052061 +0800
@@ -222,10 +222,13 @@
 
 &lcd {
 	status = "okay";
+        default_ifmt = "RGB24";
 };
 
 &mxcfb1 {
 	status = "okay";
+        interface_pix_fmt = "RGB24";
+	mode_str ="800x480M@60";
 };
 
 &mxcfb2 {
@@ -286,7 +289,7 @@
 };
 
 &weim {
-	status = "okay";
+	status = "disabled";
 	fsl,weim-cs-gpr = <&gpr>;
 	/* weim memory map: 32MB on CS0, 32MB on CS1, 32MB on CS2, 32MB on CS3 */
 	ranges = <0 0 0x08000000 0x02000000
@@ -314,3 +317,54 @@
 				0x00000000 0x04000040 0x00000000>;
 	};
 };
+
+&pinctrl_weim_gpio_1 {
+                        fsl,pins = <
+                                MX6QDL_PAD_KEY_ROW4__GPIO4_IO15    PAD_CTRL_HYS_PU
+                                MX6QDL_PAD_KEY_ROW2__GPIO4_IO11    PAD_CTRL_HYS_PU
+                                MX6QDL_PAD_KEY_COL2__GPIO4_IO10    PAD_CTRL_HYS_PU
+                                MX6QDL_PAD_NANDF_D1__GPIO2_IO01    PAD_CTRL_HYS_PU
+                        >;
+};
+
+&pinctrl_weim_gpio_2 {
+	fsl,pins = <
+		MX6QDL_PAD_KEY_ROW2__GPIO4_IO11    PAD_CTRL_HYS_PU
+		MX6QDL_PAD_KEY_COL2__GPIO4_IO10    PAD_CTRL_HYS_PU
+		MX6QDL_PAD_NANDF_D1__GPIO2_IO01    PAD_CTRL_HYS_PU
+	>;
+};
+
+/* Redefine DISP0 to have 24bpp */
+&pinctrl_ipu1_lcd {
+	fsl,pins = <
+		MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0xa1
+		MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0xa1
+		MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0xa1
+		MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0xa1
+		MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0xa1
+		MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0xa1
+		MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0xa1
+		MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0xa1
+		MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0xa1
+		MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0xa1
+		MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0xa1
+		MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0xa1
+		MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0xa1
+		MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0xa1
+		MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0xa1
+		MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0xa1
+		MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0xa1
+		MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0xa1
+		MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0xa1
+		MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0xa1
+		MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0xa1
+		MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0xa1
+		MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0xa1
+		MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0xa1
+		MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0xa1
+		MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0xa1
+		MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0xa1
+		MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0xa1
+	>;
+};
