decoupled
decoupling
latency
ep
multithreading
threads
miss
multithreaded
ap
instructions
perceived
instruction
stalls
lockup
bus
cache
hiding
latencies
cycles
ipc
thread
architecture
slots
slippage
load
superscalar
misses
cycle
operand
forwd
apsi
fetch
loads
units
applu
smt
fpppp
mgrid
fp
register
issue
ilp
hazard
tolerance
wasted
hide
microprocessor
contexts
parallelism
processors
memory
processor
throughput
architectures
execute
chip
issuing
clock
configurations
simultaneous
degraded
tomcatv
forwarding
wait
hardware
external
functional
ratios
prefetch
pending
dispatch
reg
saq
addres
bandwidth
bottleneck
effectiveness
powerpc
tfp
disabled
branch
registers
scheduling
fu
mips
stream
store
compiling
slot
lod
multicluster
labelled
operands
widths
files
iq
misc
caused
compiler
epic
synergistic
compete
exploiting
atom
bytes
multiscalar
hardly
queues
synergy
partitioning
saturate
swim
idle
bars
tolerate
queue
enabled
renaming
dependences
wm
benchmarks
impact
access
sustain
kb
utilization
rename
spec
mechanisms
scheduled
dispatched
ld
busy
issued
ahead
proportionally
saturated
bandwidths
alpha
pipelined
pipelines
dec
prediction
analized
tocycle
mulithreading
nondecoupled
totalling
empy
interrupts
exploit
stage
speculation
traces
stall
window
stores
degradation
mechanism
integer
percent
trace
reveals
disordered
pews
tomasulo
maf
tomcat
progressively
prefetching
fetched
modelled
floating
breakdown
duplication
synchronize
decoupled architecture
multithreaded decoupled
non decoupled
memory latency
load miss
miss latency
decoupled processor
issue slots
access execute
wait operand
latency tolerance
latency hiding
hiding effectiveness
decoupled access
lockup free
latency cycles
decoupled architectures
functional units
memory latencies
multithreaded architecture
mgrid applu
external l2
free cache
fp load
simultaneous multithreading
external bus
load forwarding
maximum performance
average perceived
perceived load
l free
decoupled multithreaded
decoupled configurations
applu turb3d
miss ratios
store load
load misses
processing unit
individual thread
integer execution
bytes cycle
integer load
stalls caused
dynamic scheduling
instructions per
hide memory
issue logic
bus utilization
ap stalls
loss relative
latency perceived
performance degraded
decoupled non
fu wait
perceived miss
execute architecture
labelled wait
wasted issue
perceived latency
reduced issue
cycle l2
bus bandwidth
superscalar processors
high memory
spec fp95
powerpc 620
hardware context
processor throughput
useful work
per cycle
performance loss
integer loads
issue slot
issue widths
mips r10000
exploit ilp
logic complexity
instruction stream
order processors
independent instructions
miss latencies
data cache
branch prediction
issue width
thread level
key factor
clock speed
physical register
clock cycle
superscalar microprocessor
negative impact
level parallelism
kb l1
multithreading provides
units busy
proposed multithreaded
memory hazard
store addres
future increases
free forwd
issue mechanisms
latency case
slippage reduction
none forwd
ep stalls
decoupling reduces
since decoupling
techniques complement
wasted cycles
ep respectively
bus bandwidths
multithreaded decoupled architecture
load miss latency
latency hiding effectiveness
decoupled access execute
lockup free cache
operand from fu
memory latency tolerance
store load forwarding
number of threads
effectiveness of decoupling
external l2 bus
caused by misses
perceived load miss
decoupled multithreaded architecture
mgrid applu turb3d
operand from memory
applu turb3d apsi
decoupled non decoupled
decoupling is disabled
non decoupled architecture
wasted issue slots
amount of slippage
fu wait operand
miss latency perceived
multithreaded decoupled processor
latency of fp
non decoupled configurations
latency of 256
access execute architecture
latency of integer
decoupling and multithreading
labelled wait operand
number of threads1357ipc
issue logic complexity
cycle l2 latency
instructions per cycle
high memory latencies
hide memory latency
thread level parallelism
ep stalls caused
compiling and optimizing
forwd l free
either the ap
threads are needed
idle wait operand
hardly performance degraded
fp load miss
combined working set
memory subsystem store
access execute computer
latency hiding potential
load forwarding mechanism
elementary processor architecture
latency cycles tomcatv
execution in superscalar
load misses measures
memory other useful
miss latency cycles
architecture with simultaneous
ap and 4
functional units busy
external bus bandwidth
optimizing for decoupled
exploiting thread level
fp load misses
threads the non
ep functional units
tomcatv su2cor hydro2d
l free l
non decoupled multithreaded
excellent memory latency
effects in decoupled
average perceived load
reduced issue logic
free l free
microarchitecture which combines
proposed multithreaded decoupled
