[Files List]
C:\Aldec\Active-HDL 9.3\vlib\std/src/standard.vhd=S
C:\Users\blueb\OneDrive\STUDY\DSF_HOME\LAB08\TRANSMITTER_RECEIVER/src/HDL_Source/Verilog/DATA_PATH_TR.v=S
C:\Users\blueb\OneDrive\STUDY\DSF_HOME\LAB08\TRANSMITTER_RECEIVER/src/HDL_Source/Verilog/FSM_TR.v=S
C:\Users\blueb\OneDrive\STUDY\DSF_HOME\LAB08\TRANSMITTER_RECEIVER/src/HDL_Source/Verilog/TOP_TR.v=S
C:\Users\blueb\OneDrive\STUDY\DSF_HOME\LAB08\TRANSMITTER_RECEIVER/src/TestBench/TOP_TR_TB.v=S
