| instruction | frequency | category |
|:---|:---:|:---|
| blt | 1 | Branch instruction |
| ret | 1 | return |
| sltiu | 2 | set less than immediate (unsigned) |
| srai | 2 | arithmetic right shift |
| xor | 2 | xor |
| bltu | 3 | Branch instruction |
| bgeu | 3 | Branch instruction |
| srli | 3 | Right shift |
| beq | 3 | Branch instruction |
| and | 5 | and |
| slli | 5 | left shift |
| andi | 6 | and |
| lhu | 6 | load (16bit) |
| j | 7 | jump |
| sh | 7 | store high bits |
| lui | 8 | load upper immediate |
| jal | 16 | jump |
| sb | 16 | store |
| bne | 18 | Branch instruction |
| li | 25 | load  |
| add | 30 | add |
| lbu | 31 | load (8bit) |
| sw | 31 | store |
| lw | 34 | load |
| addi | 59 | add |


`6f387b0dd24e07fd6b6fb9b660eec0981850e9fb`

| instruction | frequency | category |
|:---|:---:|:---|
| blt | 1 | |
| ret | 2 | |
| sltiu | 2 | |
| xor | 2 | |
| bltu | 3 | |
| bgeu | 3 | |
| srli | 3 | |
| beq | 3 | |
| slli | 4 | |
| and | 5 | |
| lhu | 6 | |
| j | 7 | |
| sh | 7 | |
| andi | 8 | |
| lui | 8 | |
| jal | 16 | |
| sb | 16 | |
| bne | 18 | |
| li | 23 | |
| lbu | 31 | |
| add | 32 | |
| sw | 32 | |
| lw | 35 | |
| addi | 61 | |

8b300c2

| instruction | frequency | category |
|:---|:---:|:---|
| blt | 1 | |
| bgeu | 1 | |
| ret | 2 | |
| sltiu | 2 | |
| xor | 2 | |
| srli | 3 | |
| beq | 3 | |
| slli | 4 | |
| and | 5 | |
| bltu | 5 | |
| j | 6 | |
| lhu | 6 | |
| sh | 7 | |
| andi | 8 | |
| lui | 8 | |
| jal | 16 | |
| sb | 16 | |
| bne | 18 | |
| li | 23 | |
| lbu | 31 | |
| add | 32 | |
| sw | 32 | |
| lw | 35 | |
| addi | 60 | |

| instruction | frequency | category |
|:---|:---:|:---|
| bge | 1 | |
| and | 2 | |
| xor | 2 | |
| sub | 2 | |
| sltiu | 2 | |
| srli | 2 | |
| srai | 2 | |
| ret | 2 | |
| bltu | 2 | |
| blt | 4 | |
| j | 6 | |
| beq | 6 | |
| lui | 8 | |
| li | 9 | |
| slli | 10 | |
| bne | 18 | |
| add | 19 | |
| addi | 44 | |
| sw | 51 | |
| lw | 74 | |
