{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513108842352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513108842362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 21:00:42 2017 " "Processing started: Tue Dec 12 21:00:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513108842362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108842362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Zaehler -c Zaehler " "Command: quartus_map --read_settings_files=on --write_settings_files=off Zaehler -c Zaehler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108842363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513108843359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513108843359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zaehler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zaehler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zaehler-behave " "Found design unit 1: Zaehler-behave" {  } { { "Zaehler.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Zaehler.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869644 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zaehler " "Found entity 1: Zaehler" {  } { { "Zaehler.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Zaehler.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108869644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-behave " "Found design unit 1: Decoder-behave" {  } { { "Decoder.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Decoder.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Decoder.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108869745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-behave " "Found design unit 1: Main-behave" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869749 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108869749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertintbcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convertintbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvertIntBcd-behave " "Found design unit 1: ConvertIntBcd-behave" {  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869754 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConvertIntBcd " "Found entity 1: ConvertIntBcd" {  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108869754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-behave " "Found design unit 1: ClockDivider-behave" {  } { { "ClockDivider.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ClockDivider.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869758 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ClockDivider.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108869758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMAchine-behave " "Found design unit 1: StateMAchine-behave" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869763 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108869763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buzzer-behave " "Found design unit 1: Buzzer-behave" {  } { { "Buzzer.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Buzzer.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buzzer " "Found entity 1: Buzzer" {  } { { "Buzzer.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Buzzer.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108869768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fallingedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fallingedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FallingEdge-behave " "Found design unit 1: FallingEdge-behave" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/FallingEdge.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869772 ""} { "Info" "ISGN_ENTITY_NAME" "1 FallingEdge " "Found entity 1: FallingEdge" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/FallingEdge.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108869772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-behave " "Found design unit 1: Counter-behave" {  } { { "output_files/Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/output_files/Counter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869804 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "output_files/Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/output_files/Counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108869804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "submain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file submain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubMain-behave " "Found design unit 1: SubMain-behave" {  } { { "SubMain.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/SubMain.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869822 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubMain " "Found entity 1: SubMain" {  } { { "SubMain.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/SubMain.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108869822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108869822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513108870420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:StateMachine_1 " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:StateMachine_1\"" {  } { { "Main.vhd" "StateMachine_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108870443 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nxt_mode StateMachine.vhd(65) " "VHDL Process Statement warning at StateMachine.vhd(65): inferring latch(es) for signal or variable \"nxt_mode\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513108870466 "|Main|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CountValue StateMachine.vhd(163) " "VHDL Process Statement warning at StateMachine.vhd(163): inferring latch(es) for signal or variable \"CountValue\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 163 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513108870466 "|Main|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CountValueSaved StateMachine.vhd(163) " "VHDL Process Statement warning at StateMachine.vhd(163): inferring latch(es) for signal or variable \"CountValueSaved\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 163 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513108870466 "|Main|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DebugLED StateMachine.vhd(163) " "VHDL Process Statement warning at StateMachine.vhd(163): inferring latch(es) for signal or variable \"DebugLED\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 163 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513108870467 "|Main|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CountValueBuzzer StateMachine.vhd(163) " "VHDL Process Statement warning at StateMachine.vhd(163): inferring latch(es) for signal or variable \"CountValueBuzzer\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 163 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513108870467 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED\[0\] StateMachine.vhd(163) " "Inferred latch for \"DebugLED\[0\]\" at StateMachine.vhd(163)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870467 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED\[1\] StateMachine.vhd(163) " "Inferred latch for \"DebugLED\[1\]\" at StateMachine.vhd(163)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870467 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED\[2\] StateMachine.vhd(163) " "Inferred latch for \"DebugLED\[2\]\" at StateMachine.vhd(163)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870467 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED\[3\] StateMachine.vhd(163) " "Inferred latch for \"DebugLED\[3\]\" at StateMachine.vhd(163)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870467 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED\[4\] StateMachine.vhd(163) " "Inferred latch for \"DebugLED\[4\]\" at StateMachine.vhd(163)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870468 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED\[5\] StateMachine.vhd(163) " "Inferred latch for \"DebugLED\[5\]\" at StateMachine.vhd(163)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870468 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED\[6\] StateMachine.vhd(163) " "Inferred latch for \"DebugLED\[6\]\" at StateMachine.vhd(163)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870468 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED\[7\] StateMachine.vhd(163) " "Inferred latch for \"DebugLED\[7\]\" at StateMachine.vhd(163)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870468 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[0\] StateMachine.vhd(166) " "Inferred latch for \"CountValueSaved\[0\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870468 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[1\] StateMachine.vhd(166) " "Inferred latch for \"CountValueSaved\[1\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870468 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[2\] StateMachine.vhd(166) " "Inferred latch for \"CountValueSaved\[2\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870468 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[3\] StateMachine.vhd(166) " "Inferred latch for \"CountValueSaved\[3\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870468 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[4\] StateMachine.vhd(166) " "Inferred latch for \"CountValueSaved\[4\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870468 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[5\] StateMachine.vhd(166) " "Inferred latch for \"CountValueSaved\[5\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870468 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[6\] StateMachine.vhd(166) " "Inferred latch for \"CountValueSaved\[6\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870469 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[7\] StateMachine.vhd(166) " "Inferred latch for \"CountValueSaved\[7\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870469 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[8\] StateMachine.vhd(166) " "Inferred latch for \"CountValueSaved\[8\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870469 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[9\] StateMachine.vhd(166) " "Inferred latch for \"CountValueSaved\[9\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870469 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[10\] StateMachine.vhd(166) " "Inferred latch for \"CountValueSaved\[10\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870469 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[11\] StateMachine.vhd(166) " "Inferred latch for \"CountValueSaved\[11\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870469 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[12\] StateMachine.vhd(166) " "Inferred latch for \"CountValueSaved\[12\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870469 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[0\] StateMachine.vhd(166) " "Inferred latch for \"CountValue\[0\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870469 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[1\] StateMachine.vhd(166) " "Inferred latch for \"CountValue\[1\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870469 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[2\] StateMachine.vhd(166) " "Inferred latch for \"CountValue\[2\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870470 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[3\] StateMachine.vhd(166) " "Inferred latch for \"CountValue\[3\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870470 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[4\] StateMachine.vhd(166) " "Inferred latch for \"CountValue\[4\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870470 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[5\] StateMachine.vhd(166) " "Inferred latch for \"CountValue\[5\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870470 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[6\] StateMachine.vhd(166) " "Inferred latch for \"CountValue\[6\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870470 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[7\] StateMachine.vhd(166) " "Inferred latch for \"CountValue\[7\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870470 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[8\] StateMachine.vhd(166) " "Inferred latch for \"CountValue\[8\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870470 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[9\] StateMachine.vhd(166) " "Inferred latch for \"CountValue\[9\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870470 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[10\] StateMachine.vhd(166) " "Inferred latch for \"CountValue\[10\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870470 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[11\] StateMachine.vhd(166) " "Inferred latch for \"CountValue\[11\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870471 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[12\] StateMachine.vhd(166) " "Inferred latch for \"CountValue\[12\]\" at StateMachine.vhd(166)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870471 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_330 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_330\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870471 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_321 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_321\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870471 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_320 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_320\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870471 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_310 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_310\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870471 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_300 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_300\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870471 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_290 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_290\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870471 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_221 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_221\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870471 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_220 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_220\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870472 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_210 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_210\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870472 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_200 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_200\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870472 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_190 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_190\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870472 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_120 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_120\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870472 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_111 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_111\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870472 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_110 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_110\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870472 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_100 StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_100\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870473 "|Main|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_reset StateMachine.vhd(65) " "Inferred latch for \"nxt_mode.st_reset\" at StateMachine.vhd(65)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108870473 "|Main|StateMachine:StateMachine_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FallingEdge FallingEdge:FallingEdge_Min " "Elaborating entity \"FallingEdge\" for hierarchy \"FallingEdge:FallingEdge_Min\"" {  } { { "Main.vhd" "FallingEdge_Min" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108870474 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Button FallingEdge.vhd(51) " "VHDL Process Statement warning at FallingEdge.vhd(51): signal \"Button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/FallingEdge.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513108870476 "|Main|FallingEdge:FallingEdge_Min"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SavedValue FallingEdge.vhd(51) " "VHDL Process Statement warning at FallingEdge.vhd(51): signal \"SavedValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/FallingEdge.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513108870476 "|Main|FallingEdge:FallingEdge_Min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:ClockDivider_1 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:ClockDivider_1\"" {  } { { "Main.vhd" "ClockDivider_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108870489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConvertIntBcd ConvertIntBcd:ConvertIntBcd_1 " "Elaborating entity \"ConvertIntBcd\" for hierarchy \"ConvertIntBcd:ConvertIntBcd_1\"" {  } { { "Main.vhd" "ConvertIntBcd_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108870516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder ConvertIntBcd:ConvertIntBcd_1\|Decoder:Decoder_Min " "Elaborating entity \"Decoder\" for hierarchy \"ConvertIntBcd:ConvertIntBcd_1\|Decoder:Decoder_Min\"" {  } { { "ConvertIntBcd.vhd" "Decoder_Min" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108870542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer Buzzer:Buzzer_1 " "Elaborating entity \"Buzzer\" for hierarchy \"Buzzer:Buzzer_1\"" {  } { { "Main.vhd" "Buzzer_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108870570 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountedValue2nd Buzzer.vhd(100) " "VHDL Process Statement warning at Buzzer.vhd(100): signal \"CountedValue2nd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buzzer.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Buzzer.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513108870614 "|Main|Buzzer:Buzzer_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountedValue Buzzer.vhd(100) " "VHDL Process Statement warning at Buzzer.vhd(100): signal \"CountedValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buzzer.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Buzzer.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513108870614 "|Main|Buzzer:Buzzer_1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ConvertIntBcd:ConvertIntBcd_1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ConvertIntBcd:ConvertIntBcd_1\|Div4\"" {  } { { "ConvertIntBcd.vhd" "Div4" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108871626 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ConvertIntBcd:ConvertIntBcd_1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ConvertIntBcd:ConvertIntBcd_1\|Mod2\"" {  } { { "ConvertIntBcd.vhd" "Mod2" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108871626 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ConvertIntBcd:ConvertIntBcd_1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ConvertIntBcd:ConvertIntBcd_1\|Div1\"" {  } { { "ConvertIntBcd.vhd" "Div1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108871626 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ConvertIntBcd:ConvertIntBcd_1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ConvertIntBcd:ConvertIntBcd_1\|Mod1\"" {  } { { "ConvertIntBcd.vhd" "Mod1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108871626 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ConvertIntBcd:ConvertIntBcd_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ConvertIntBcd:ConvertIntBcd_1\|Div0\"" {  } { { "ConvertIntBcd.vhd" "Div0" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108871626 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ConvertIntBcd:ConvertIntBcd_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ConvertIntBcd:ConvertIntBcd_1\|Mod0\"" {  } { { "ConvertIntBcd.vhd" "Mod0" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108871626 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ConvertIntBcd:ConvertIntBcd_1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ConvertIntBcd:ConvertIntBcd_1\|Div3\"" {  } { { "ConvertIntBcd.vhd" "Div3" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108871626 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ConvertIntBcd:ConvertIntBcd_1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ConvertIntBcd:ConvertIntBcd_1\|Mod3\"" {  } { { "ConvertIntBcd.vhd" "Mod3" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108871626 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513108871626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div4\"" {  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108872313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div4 " "Instantiated megafunction \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108872318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108872318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108872318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108872318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108872318 ""}  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513108872318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s0p " "Found entity 1: lpm_divide_s0p" {  } { { "db/lpm_divide_s0p.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_divide_s0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108872420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108872420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108872630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108872630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_c7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108873191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108873191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108873318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108873318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108873428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108873428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4v9 " "Found entity 1: lpm_abs_4v9" {  } { { "db/lpm_abs_4v9.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_abs_4v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108873466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108873466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_j0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_j0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_j0a " "Found entity 1: lpm_abs_j0a" {  } { { "db/lpm_abs_j0a.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_abs_j0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108873532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108873532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\"" {  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108873622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2 " "Instantiated megafunction \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108873622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108873622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108873622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108873622 ""}  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513108873622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108873722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108873722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108873776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108873776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108873863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108873863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div1\"" {  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108873932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div1 " "Instantiated megafunction \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108873933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108873933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108873933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108873933 ""}  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513108873933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108874055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108874055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108874117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108874117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108874178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108874178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\"" {  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108874261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1 " "Instantiated megafunction \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874261 ""}  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513108874261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div0\"" {  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108874302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div0 " "Instantiated megafunction \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874303 ""}  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513108874303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108874409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108874409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108874465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108874465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513108874526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108874526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod0\"" {  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108874596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod0 " "Instantiated megafunction \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874597 ""}  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513108874597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div3\"" {  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108874645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div3 " "Instantiated megafunction \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874645 ""}  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513108874645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\"" {  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108874680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3 " "Instantiated megafunction \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513108874681 ""}  } { { "ConvertIntBcd.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/ConvertIntBcd.vhd" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513108874681 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "13 " "Ignored 13 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "13 " "Ignored 13 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1513108875468 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1513108875468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|CountValue\[3\] " "Latch StateMachine:StateMachine_1\|CountValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_110 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_110" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875482 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|CountValue\[2\] " "Latch StateMachine:StateMachine_1\|CountValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875482 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|CountValue\[1\] " "Latch StateMachine:StateMachine_1\|CountValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875482 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|CountValue\[0\] " "Latch StateMachine:StateMachine_1\|CountValue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_210 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_210" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875482 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|CountValue\[4\] " "Latch StateMachine:StateMachine_1\|CountValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_110 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_110" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875483 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|CountValue\[5\] " "Latch StateMachine:StateMachine_1\|CountValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_110 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_110" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875483 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|CountValue\[6\] " "Latch StateMachine:StateMachine_1\|CountValue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_110 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_110" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875483 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|CountValue\[7\] " "Latch StateMachine:StateMachine_1\|CountValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_110 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_110" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875483 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|CountValue\[8\] " "Latch StateMachine:StateMachine_1\|CountValue\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_110 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_110" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875484 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|CountValue\[9\] " "Latch StateMachine:StateMachine_1\|CountValue\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_110 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_110" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875484 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|CountValue\[10\] " "Latch StateMachine:StateMachine_1\|CountValue\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_110 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_110" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875484 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|CountValue\[11\] " "Latch StateMachine:StateMachine_1\|CountValue\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_110 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_110" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875484 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|CountValue\[12\] " "Latch StateMachine:StateMachine_1\|CountValue\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_110 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_110" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875484 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|DebugLED\[4\] " "Latch StateMachine:StateMachine_1\|DebugLED\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_300" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875485 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 163 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_110_2041 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_110_2041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_100 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_100" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875485 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_210_1891 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_210_1891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_200 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_200" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875485 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_111_2011 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_111_2011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_100 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_100" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875486 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_100_2071 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_100_2071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_120 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_120" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875486 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_330_1651 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_330_1651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_321 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_321" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875486 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_190_1951 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_190_1951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FallingEdge:FallingEdge_Clear\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal FallingEdge:FallingEdge_Clear\|FallingOutput" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/FallingEdge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875486 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_200_1921 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_200_1921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_220 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_220" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875487 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_reset_2101 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_reset_2101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FallingEdge:FallingEdge_Clear\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal FallingEdge:FallingEdge_Clear\|FallingOutput" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/FallingEdge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875487 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_300_1771 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_300_1771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_320 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_320" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875487 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_310_1741 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_310_1741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_300" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875488 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_290_1801 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_290_1801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_200 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_200" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875488 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_321_1681 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_321_1681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_300" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875488 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMachine:StateMachine_1\|nxt_mode.st_221_1831 " "Latch StateMachine:StateMachine_1\|nxt_mode.st_221_1831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:StateMachine_1\|mode.st_200 " "Ports D and ENA on the latch are fed by the same signal StateMachine:StateMachine_1\|mode.st_200" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513108875488 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/StateMachine.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513108875488 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513108878403 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[1\]~16 " "Logic cell \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[1\]~16\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_8_result_int\[1\]~16" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108880263 ""} { "Info" "ISCL_SCL_CELL_NAME" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108880263 ""} { "Info" "ISCL_SCL_CELL_NAME" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108880263 ""} { "Info" "ISCL_SCL_CELL_NAME" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108880263 ""} { "Info" "ISCL_SCL_CELL_NAME" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108880263 ""} { "Info" "ISCL_SCL_CELL_NAME" "ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"ConvertIntBcd:ConvertIntBcd_1\|lpm_divide:Mod3\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/db/alt_u_div_2af.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108880263 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1513108880263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513108880845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513108880845 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BuzzerEnableAlternate " "No output dependent on input pin \"BuzzerEnableAlternate\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|BuzzerEnableAlternate"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NumberControlAlternate\[0\] " "No output dependent on input pin \"NumberControlAlternate\[0\]\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|NumberControlAlternate[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NumberControlAlternate\[1\] " "No output dependent on input pin \"NumberControlAlternate\[1\]\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|NumberControlAlternate[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NumberControlAlternate\[2\] " "No output dependent on input pin \"NumberControlAlternate\[2\]\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|NumberControlAlternate[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NumberControlAlternate\[3\] " "No output dependent on input pin \"NumberControlAlternate\[3\]\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|NumberControlAlternate[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NumberControlAlternate\[4\] " "No output dependent on input pin \"NumberControlAlternate\[4\]\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|NumberControlAlternate[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NumberControlAlternate\[5\] " "No output dependent on input pin \"NumberControlAlternate\[5\]\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|NumberControlAlternate[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NumberControlAlternate\[6\] " "No output dependent on input pin \"NumberControlAlternate\[6\]\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|NumberControlAlternate[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NumberControlAlternate\[7\] " "No output dependent on input pin \"NumberControlAlternate\[7\]\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|NumberControlAlternate[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NumberControlAlternate\[8\] " "No output dependent on input pin \"NumberControlAlternate\[8\]\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|NumberControlAlternate[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NumberControlAlternate\[9\] " "No output dependent on input pin \"NumberControlAlternate\[9\]\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|NumberControlAlternate[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NumberControlAlternate\[10\] " "No output dependent on input pin \"NumberControlAlternate\[10\]\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|NumberControlAlternate[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NumberControlAlternate\[11\] " "No output dependent on input pin \"NumberControlAlternate\[11\]\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|NumberControlAlternate[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NumberControlAlternate\[12\] " "No output dependent on input pin \"NumberControlAlternate\[12\]\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code_old/Main.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513108881115 "|Main|NumberControlAlternate[12]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513108881115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1743 " "Implemented 1743 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513108881116 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513108881116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1673 " "Implemented 1673 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513108881116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513108881116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513108881170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 21:01:21 2017 " "Processing ended: Tue Dec 12 21:01:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513108881170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513108881170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513108881170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513108881170 ""}
