// Seed: 1909808878
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_3 = 0;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = id_4;
endprogram
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input wire id_2,
    input supply1 id_3
);
  genvar id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = id_1;
  wire  id_6;
  wire  id_7;
  logic id_8;
endmodule
module module_2 (
    output supply1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    output wire id_4
);
  logic [1 : -1] id_6;
  ;
  wire id_7;
  assign module_3.id_0 = 0;
endmodule
module module_3 (
    output supply1 id_0,
    inout supply0 id_1,
    output wand id_2
);
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_2
  );
  wire id_4;
  assign id_4 = -1;
  assign id_2 = 1 > -1;
endmodule
