{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 18:44:24 2024 " "Info: Processing started: Sat Apr 06 18:44:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off laba -c laba --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off laba -c laba --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } { 88 584 624 104 "clk" "" } { -16 584 624 0 "clk" "" } } } } { "s:/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "s:/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|result\[4\] register lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|pipeline_dffe\[7\] 428.08 MHz 2.336 ns Internal " "Info: Clock \"clk\" has Internal fmax of 428.08 MHz between source register \"lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|result\[4\]\" and destination register \"lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|pipeline_dffe\[7\]\" (period= 2.336 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.118 ns + Longest register register " "Info: + Longest register to register delay is 2.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.580 ns) 0.580 ns lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|result\[4\] 1 REG DSPOUT_X12_Y18_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.580 ns) = 0.580 ns; Loc. = DSPOUT_X12_Y18_N3; Fanout = 3; REG Node = 'lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|result\[4\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[4] } "NODE_NAME" } } { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.350 ns) 1.791 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|result_int\[3\]~14 2 COMB LCCOMB_X11_Y17_N6 2 " "Info: 2: + IC(0.861 ns) + CELL(0.350 ns) = 1.791 ns; Loc. = LCCOMB_X11_Y17_N6; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|result_int\[3\]~14'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[4] lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[3]~14 } "NODE_NAME" } } { "db/add_sub_4dj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_4dj.tdf" 34 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.826 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|result_int\[4\]~18 3 COMB LCCOMB_X11_Y17_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.826 ns; Loc. = LCCOMB_X11_Y17_N8; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|result_int\[4\]~18'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[3]~14 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[4]~18 } "NODE_NAME" } } { "db/add_sub_4dj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_4dj.tdf" 34 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.861 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|result_int\[5\]~22 4 COMB LCCOMB_X11_Y17_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.861 ns; Loc. = LCCOMB_X11_Y17_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|result_int\[5\]~22'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[4]~18 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[5]~22 } "NODE_NAME" } } { "db/add_sub_4dj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_4dj.tdf" 34 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.896 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|result_int\[6\]~26 5 COMB LCCOMB_X11_Y17_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.896 ns; Loc. = LCCOMB_X11_Y17_N12; Fanout = 1; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|result_int\[6\]~26'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[5]~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[6]~26 } "NODE_NAME" } } { "db/add_sub_4dj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_4dj.tdf" 34 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.021 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|result_int\[7\]~29 6 COMB LCCOMB_X11_Y17_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.021 ns; Loc. = LCCOMB_X11_Y17_N14; Fanout = 1; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|result_int\[7\]~29'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[6]~26 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[7]~29 } "NODE_NAME" } } { "db/add_sub_4dj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_4dj.tdf" 34 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 2.118 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|pipeline_dffe\[7\] 7 REG LCFF_X11_Y17_N15 2 " "Info: 7: + IC(0.000 ns) + CELL(0.097 ns) = 2.118 ns; Loc. = LCFF_X11_Y17_N15; Fanout = 2; REG Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|pipeline_dffe\[7\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[7]~29 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_4dj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_4dj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 59.35 % ) " "Info: Total cell delay = 1.257 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.861 ns ( 40.65 % ) " "Info: Total interconnect delay = 0.861 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[4] lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[3]~14 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[4]~18 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[5]~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[6]~26 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[7]~29 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.118 ns" { lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[4] {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[3]~14 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[4]~18 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[5]~22 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[6]~26 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[7]~29 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.861ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.580ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.128 ns - Smallest " "Info: - Smallest clock skew is -0.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.480 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } { 88 584 624 104 "clk" "" } { -16 584 624 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 288 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 288; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } { 88 584 624 104 "clk" "" } { -16 584 624 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|pipeline_dffe\[7\] 3 REG LCFF_X11_Y17_N15 2 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X11_Y17_N15; Fanout = 2; REG Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|pipeline_dffe\[7\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_4dj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_4dj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.608 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } { 88 584 624 104 "clk" "" } { -16 584 624 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 288 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 288; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } { 88 584 624 104 "clk" "" } { -16 584 624 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.780 ns) 2.608 ns lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|result\[4\] 3 REG DSPOUT_X12_Y18_N3 3 " "Info: 3: + IC(0.631 ns) + CELL(0.780 ns) = 2.608 ns; Loc. = DSPOUT_X12_Y18_N3; Fanout = 3; REG Node = 'lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|result\[4\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { clk~clkctrl lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[4] } "NODE_NAME" } } { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 62.65 % ) " "Info: Total cell delay = 1.634 ns ( 62.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 37.35 % ) " "Info: Total interconnect delay = 0.974 ns ( 37.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[4] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[4] {} } { 0.000ns 0.000ns 0.343ns 0.631ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[4] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[4] {} } { 0.000ns 0.000ns 0.343ns 0.631ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/add_sub_4dj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_4dj.tdf" 30 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[4] lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[3]~14 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[4]~18 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[5]~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[6]~26 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[7]~29 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.118 ns" { lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[4] {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[3]~14 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[4]~18 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[5]~22 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[6]~26 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|result_int[7]~29 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.861ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.580ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[4] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_30p:auto_generated|result[4] {} } { 0.000ns 0.000ns 0.343ns 0.631ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT3 B_Re\[3\] clk 3.715 ns register " "Info: tsu for register \"lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT3\" (data pin = \"B_Re\[3\]\", clock pin = \"clk\") is 3.715 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.273 ns + Longest pin register " "Info: + Longest pin to register delay is 6.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns B_Re\[3\] 1 PIN PIN_Y15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y15; Fanout = 2; PIN Node = 'B_Re\[3\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_Re[3] } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 152 56 224 168 "B_Re\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.866 ns) + CELL(0.560 ns) 6.273 ns lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT3 2 REG DSPMULT_X12_Y18_N0 13 " "Info: 2: + IC(4.866 ns) + CELL(0.560 ns) = 6.273 ns; Loc. = DSPMULT_X12_Y18_N0; Fanout = 13; REG Node = 'lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT3'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { B_Re[3] lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 22.43 % ) " "Info: Total cell delay = 1.407 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.866 ns ( 77.57 % ) " "Info: Total interconnect delay = 4.866 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { B_Re[3] lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { B_Re[3] {} B_Re[3]~combout {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3 {} } { 0.000ns 0.000ns 4.866ns } { 0.000ns 0.847ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.050 ns + " "Info: + Micro setup delay of destination is 0.050 ns" {  } { { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.608 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } { 88 584 624 104 "clk" "" } { -16 584 624 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 288 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 288; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } { 88 584 624 104 "clk" "" } { -16 584 624 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.780 ns) 2.608 ns lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT3 3 REG DSPMULT_X12_Y18_N0 13 " "Info: 3: + IC(0.631 ns) + CELL(0.780 ns) = 2.608 ns; Loc. = DSPMULT_X12_Y18_N0; Fanout = 13; REG Node = 'lpm_mult0:inst10\|lpm_mult:lpm_mult_component\|mult_30p:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT3'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "db/mult_30p.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/mult_30p.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 62.65 % ) " "Info: Total cell delay = 1.634 ns ( 62.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 37.35 % ) " "Info: Total interconnect delay = 0.974 ns ( 37.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3 {} } { 0.000ns 0.000ns 0.343ns 0.631ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.273 ns" { B_Re[3] lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "6.273 ns" { B_Re[3] {} B_Re[3]~combout {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3 {} } { 0.000ns 0.000ns 4.866ns } { 0.000ns 0.847ns 0.560ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk clk~clkctrl lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3 } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_mult0:inst10|lpm_mult:lpm_mult_component|mult_30p:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT3 {} } { 0.000ns 0.000ns 0.343ns 0.631ns } { 0.000ns 0.854ns 0.000ns 0.780ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk O_B_Im\[0\] lpm_add_sub1:inst14\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|pipeline_dffe\[0\] 6.817 ns register " "Info: tco from clock \"clk\" to destination pin \"O_B_Im\[0\]\" through register \"lpm_add_sub1:inst14\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|pipeline_dffe\[0\]\" is 6.817 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.451 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } { 88 584 624 104 "clk" "" } { -16 584 624 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 288 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 288; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } { 88 584 624 104 "clk" "" } { -16 584 624 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 2.451 ns lpm_add_sub1:inst14\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|pipeline_dffe\[0\] 3 REG LCFF_X13_Y17_N17 1 " "Info: 3: + IC(0.636 ns) + CELL(0.618 ns) = 2.451 ns; Loc. = LCFF_X13_Y17_N17; Fanout = 1; REG Node = 'lpm_add_sub1:inst14\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|pipeline_dffe\[0\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk~clkctrl lpm_add_sub1:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[0] } "NODE_NAME" } } { "db/add_sub_4dj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_4dj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.06 % ) " "Info: Total cell delay = 1.472 ns ( 60.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 39.94 % ) " "Info: Total interconnect delay = 0.979 ns ( 39.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { clk clk~clkctrl lpm_add_sub1:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[0] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub1:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[0] {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/add_sub_4dj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_4dj.tdf" 30 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.272 ns + Longest register pin " "Info: + Longest register to pin delay is 4.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_add_sub1:inst14\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|pipeline_dffe\[0\] 1 REG LCFF_X13_Y17_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y17_N17; Fanout = 1; REG Node = 'lpm_add_sub1:inst14\|lpm_add_sub:lpm_add_sub_component\|add_sub_4dj:auto_generated\|pipeline_dffe\[0\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_add_sub1:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[0] } "NODE_NAME" } } { "db/add_sub_4dj.tdf" "" { Text "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/db/add_sub_4dj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(2.144 ns) 4.272 ns O_B_Im\[0\] 2 PIN PIN_L2 0 " "Info: 2: + IC(2.128 ns) + CELL(2.144 ns) = 4.272 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'O_B_Im\[0\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.272 ns" { lpm_add_sub1:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[0] O_B_Im[0] } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 96 816 992 112 "O_B_Im\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 50.19 % ) " "Info: Total cell delay = 2.144 ns ( 50.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns ( 49.81 % ) " "Info: Total interconnect delay = 2.128 ns ( 49.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.272 ns" { lpm_add_sub1:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[0] O_B_Im[0] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "4.272 ns" { lpm_add_sub1:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[0] {} O_B_Im[0] {} } { 0.000ns 2.128ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { clk clk~clkctrl lpm_add_sub1:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[0] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub1:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[0] {} } { 0.000ns 0.000ns 0.343ns 0.636ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.272 ns" { lpm_add_sub1:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[0] O_B_Im[0] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "4.272 ns" { lpm_add_sub1:inst14|lpm_add_sub:lpm_add_sub_component|add_sub_4dj:auto_generated|pipeline_dffe[0] {} O_B_Im[0] {} } { 0.000ns 2.128ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] A_Im\[4\] clk -2.335 ns register " "Info: th for register \"lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"A_Im\[4\]\", clock pin = \"clk\") is -2.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.452 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } { 88 584 624 104 "clk" "" } { -16 584 624 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 288 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 288; COMB Node = 'clk~clkctrl'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 288 56 224 304 "clk" "" } { 280 224 264 296 "clk" "" } { 152 344 384 168 "clk" "" } { 264 344 384 280 "clk" "" } { 376 344 384 392 "clk" "" } { 488 344 384 504 "clk" "" } { 432 632 672 448 "clk" "" } { 208 632 672 224 "clk" "" } { 88 1112 1152 104 "clk" "" } { -16 1112 1152 0 "clk" "" } { -176 200 240 -160 "clk" "" } { -160 392 432 -144 "clk" "" } { -144 584 624 -128 "clk" "" } { -128 776 816 -112 "clk" "" } { -256 200 240 -240 "clk" "" } { -240 392 432 -224 "clk" "" } { -224 584 624 -208 "clk" "" } { -208 776 816 -192 "clk" "" } { 88 584 624 104 "clk" "" } { -16 584 624 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 2.452 ns lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X17_Y18_N23 1 " "Info: 3: + IC(0.637 ns) + CELL(0.618 ns) = 2.452 ns; Loc. = LCFF_X17_Y18_N23; Fanout = 1; REG Node = 'lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { clk~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "s:/quartus91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.03 % ) " "Info: Total cell delay = 1.472 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 39.97 % ) " "Info: Total interconnect delay = 0.980 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "s:/quartus91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.936 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns A_Im\[4\] 1 PIN PIN_K20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 1; PIN Node = 'A_Im\[4\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_Im[4] } "NODE_NAME" } } { "babl.bdf" "" { Schematic "C:/Users/Rabogi/Desktop/signal labs/lb3/signal_labs/lab3/babl.bdf" { { 120 56 224 136 "A_Im\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.918 ns) + CELL(0.053 ns) 4.781 ns lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]~feeder 2 COMB LCCOMB_X17_Y18_N22 1 " "Info: 2: + IC(3.918 ns) + CELL(0.053 ns) = 4.781 ns; Loc. = LCCOMB_X17_Y18_N22; Fanout = 1; COMB Node = 'lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]~feeder'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.971 ns" { A_Im[4] lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "s:/quartus91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.936 ns lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X17_Y18_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.936 ns; Loc. = LCFF_X17_Y18_N23; Fanout = 1; REG Node = 'lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]~feeder lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "s:/quartus91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 20.62 % ) " "Info: Total cell delay = 1.018 ns ( 20.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.918 ns ( 79.38 % ) " "Info: Total interconnect delay = 3.918 ns ( 79.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.936 ns" { A_Im[4] lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]~feeder lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "4.936 ns" { A_Im[4] {} A_Im[4]~combout {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]~feeder {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 3.918ns 0.000ns } { 0.000ns 0.810ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "s:/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.936 ns" { A_Im[4] lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]~feeder lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "s:/quartus91/quartus/bin/Technology_Viewer.qrui" "4.936 ns" { A_Im[4] {} A_Im[4]~combout {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]~feeder {} lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 3.918ns 0.000ns } { 0.000ns 0.810ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 06 18:44:24 2024 " "Info: Processing ended: Sat Apr 06 18:44:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
