;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB @121, 103
	MOV -1, <-20
	SLT #12, @0
	DJN @12, #0
	JMN 0, <-902
	SUB 65, @210
	SUB -1, <0
	MOV -1, <-20
	SUB #12, 0
	SUB 62, @10
	SUB @127, 100
	ADD 12, @11
	MOV 12, @11
	SUB @121, 106
	SUB 12, @11
	ADD 210, 60
	SUB @121, 106
	SLT #12, @0
	ADD -130, 9
	JMZ @12, @0
	SLT -130, 9
	MOV -1, <-20
	DJN @12, #0
	ADD #0, @-90
	SUB @127, 100
	DJN @12, #0
	ADD -130, 9
	MOV -1, <-20
	ADD -130, 9
	CMP 12, @11
	SPL 0, <-902
	SUB 12, @11
	ADD -7, <-420
	ADD 210, 60
	ADD 210, 60
	MOV -7, <-20
	SPL 0, <-902
	CMP -7, <-420
	SUB 62, @10
	CMP -7, <-420
	SUB @127, 100
	SUB 21, 100
	DJN -1, @-20
	SPL 0, <-902
	MOV -1, <-20
