# Reading X:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Decoder3to8_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying X:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied X:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Decoder3to8_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneiv_atom_pack
# -- Loading package cycloneiv_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity Decoder3to8
# -- Compiling architecture structure of Decoder3to8
# 
# vlog -vlog01compat -work work +incdir+X:/altera/13.1/quartus/Project/Term_project/Decoder3to8 {X:/altera/13.1/quartus/Project/Term_project/Decoder3to8/Decoder3to8_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder3to8_tb
# 
# Top level modules:
# 	Decoder3to8_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=Decoder3to8_6_1200mv_85c_vhd_slow.sdo -L altera_mf -L altera -L lpm -L sgate -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L gate_work -L work -voptargs="+acc"  Decoder3to8_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf -L altera -L lpm -L sgate -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L gate_work -L work -voptargs=\"+acc\" -sdftyp /NA=Decoder3to8_6_1200mv_85c_vhd_slow.sdo -t 1ps Decoder3to8_tb 
# Loading work.Decoder3to8_tb
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# ALTERA version supports only a single HDL
# ** Fatal: (vsim-3039) X:/altera/13.1/quartus/Project/Term_project/Decoder3to8/Decoder3to8_tb.v(6): Instantiation of 'Decoder3to8' failed.
#    Time: 0 ps  Iteration: 0  Instance: /Decoder3to8_tb File: X:/altera/13.1/quartus/Project/Term_project/Decoder3to8/Decoder3to8_tb.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./Decoder3to8_run_msim_gate_vhdl.do PAUSED at line 12
