// Seed: 2994172675
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri0 id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
  assign id_2 = id_4;
  assign id_4 = 1'h0 == id_3;
endmodule
module module_1 #(
    parameter id_24 = 32'd2,
    parameter id_3  = 32'd81,
    parameter id_5  = 32'd60,
    parameter id_6  = 32'd88,
    parameter id_7  = 32'd79
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  input wire id_30;
  output wire id_29;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_16,
      id_8
  );
  input wire id_28;
  output wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire _id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input logic [7:0] id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wand id_9;
  inout wire id_8;
  inout wire _id_7;
  input wire _id_6;
  input wire _id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  logic id_31;
  ;
  wire id_32;
  ;
  assign id_9 = !id_21 == id_31[id_5#(.id_6(-1))-id_24 : id_3<1'b0];
endmodule
