// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgPatternCheckerBoard (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        y,
        x,
        width,
        height,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] y;
input  [15:0] x;
input  [13:0] width;
input  [13:0] height;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg   [7:0] vBarSel_2;
reg   [9:0] yCount_V_3;
reg   [2:0] hBarSel_0_3;
reg   [9:0] xCount_V_2;
wire   [4:0] tpgCheckerBoardArray_address0;
reg    tpgCheckerBoardArray_ce0;
wire   [1:0] tpgCheckerBoardArray_q0;
wire   [4:0] tpgCheckerBoardArray_address1;
reg    tpgCheckerBoardArray_ce1;
wire   [1:0] tpgCheckerBoardArray_q1;
wire   [2:0] tpgBarSelYuv_y20_address0;
reg    tpgBarSelYuv_y20_ce0;
wire   [7:0] tpgBarSelYuv_y20_q0;
wire   [2:0] tpgBarSelYuv_y20_address1;
reg    tpgBarSelYuv_y20_ce1;
wire   [7:0] tpgBarSelYuv_y20_q1;
wire   [2:0] tpgBarSelYuv_u16_address0;
reg    tpgBarSelYuv_u16_ce0;
wire   [7:0] tpgBarSelYuv_u16_q0;
wire   [2:0] tpgBarSelYuv_u16_address1;
reg    tpgBarSelYuv_u16_ce1;
wire   [7:0] tpgBarSelYuv_u16_q1;
wire   [2:0] tpgBarSelYuv_v18_address0;
reg    tpgBarSelYuv_v18_ce0;
wire   [7:0] tpgBarSelYuv_v18_q0;
wire   [2:0] tpgBarSelYuv_v18_address1;
reg    tpgBarSelYuv_v18_ce1;
wire   [7:0] tpgBarSelYuv_v18_q1;
reg   [2:0] hBarSel_1_3;
reg   [9:0] xCount_V_1;
wire   [9:0] trunc_ln_fu_241_p4;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln1518_fu_257_p2;
reg   [0:0] icmp_ln1518_reg_598;
wire   [0:0] icmp_ln1518_1_fu_269_p2;
reg   [0:0] icmp_ln1518_1_reg_603;
wire   [10:0] ret_fu_289_p2;
reg   [0:0] ap_phi_mux_vBarSel_2_loc_2_phi_fu_198_p8;
wire   [0:0] ap_phi_reg_pp0_iter0_vBarSel_2_loc_2_reg_194;
reg   [0:0] ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_194;
wire   [0:0] trunc_ln1072_fu_304_p1;
wire   [0:0] and_ln1523_fu_323_p2;
wire   [0:0] xor_ln1530_fu_340_p2;
reg   [2:0] ap_phi_mux_hBarSel_0_3_loc_1_phi_fu_213_p6;
wire   [2:0] ap_phi_reg_pp0_iter0_hBarSel_0_3_loc_1_reg_209;
reg   [2:0] ap_phi_reg_pp0_iter1_hBarSel_0_3_loc_1_reg_209;
wire   [0:0] icmp_ln1072_6_fu_386_p2;
wire   [2:0] add_ln1548_fu_404_p2;
reg   [2:0] ap_phi_mux_hBarSel_1_3_loc_1_phi_fu_226_p6;
wire   [2:0] ap_phi_reg_pp0_iter0_hBarSel_1_3_loc_1_reg_222;
reg   [2:0] ap_phi_reg_pp0_iter1_hBarSel_1_3_loc_1_reg_222;
wire   [0:0] icmp_ln1072_7_fu_465_p2;
wire   [2:0] add_ln1548_1_fu_483_p2;
wire   [63:0] zext_ln1556_fu_451_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1556_2_fu_530_p1;
wire   [63:0] zext_ln1556_1_fu_539_p1;
wire   [63:0] zext_ln1556_3_fu_550_p1;
wire   [7:0] add_ln1530_fu_334_p2;
wire   [9:0] add_ln885_fu_353_p2;
wire   [9:0] sub_ln886_fu_392_p2;
wire   [9:0] add_ln885_7_fu_417_p2;
wire   [9:0] sub_ln886_3_fu_471_p2;
wire   [9:0] add_ln885_8_fu_496_p2;
wire   [13:0] add_ln1510_fu_235_p2;
wire   [15:0] or_ln1518_fu_263_p2;
wire   [13:0] add_ln1511_fu_251_p2;
wire   [9:0] tmp_fu_275_p4;
wire   [10:0] zext_ln1541_fu_285_p1;
wire   [10:0] zext_ln1072_fu_314_p1;
wire   [0:0] icmp_ln1072_fu_318_p2;
wire   [9:0] barWidthMinSamples_fu_295_p2;
wire   [4:0] tBarSel_fu_441_p4;
wire   [4:0] tBarSel_1_fu_520_p4;
wire  signed [2:0] sext_ln1556_fu_535_p1;
wire  signed [2:0] sext_ln1556_1_fu_546_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_157;
reg    ap_condition_164;
reg    ap_condition_175;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 vBarSel_2 = 8'd0;
#0 yCount_V_3 = 10'd0;
#0 hBarSel_0_3 = 3'd0;
#0 xCount_V_2 = 10'd0;
#0 hBarSel_1_3 = 3'd0;
#0 xCount_V_1 = 10'd0;
end

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0),
    .q0(tpgCheckerBoardArray_q0),
    .address1(tpgCheckerBoardArray_address1),
    .ce1(tpgCheckerBoardArray_ce1),
    .q1(tpgCheckerBoardArray_q1)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y20_address0),
    .ce0(tpgBarSelYuv_y20_ce0),
    .q0(tpgBarSelYuv_y20_q0),
    .address1(tpgBarSelYuv_y20_address1),
    .ce1(tpgBarSelYuv_y20_ce1),
    .q1(tpgBarSelYuv_y20_q1)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u16_address0),
    .ce0(tpgBarSelYuv_u16_ce0),
    .q0(tpgBarSelYuv_u16_q0),
    .address1(tpgBarSelYuv_u16_address1),
    .ce1(tpgBarSelYuv_u16_ce1),
    .q1(tpgBarSelYuv_u16_q1)
);

design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v18_address0),
    .ce0(tpgBarSelYuv_v18_ce0),
    .q0(tpgBarSelYuv_v18_q0),
    .address1(tpgBarSelYuv_v18_address1),
    .ce1(tpgBarSelYuv_v18_ce1),
    .q1(tpgBarSelYuv_v18_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_157)) begin
        if ((icmp_ln1518_fu_257_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_hBarSel_0_3_loc_1_reg_209 <= 3'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_hBarSel_0_3_loc_1_reg_209 <= ap_phi_reg_pp0_iter0_hBarSel_0_3_loc_1_reg_209;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_157)) begin
        if ((icmp_ln1518_fu_257_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_hBarSel_1_3_loc_1_reg_222 <= 3'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_hBarSel_1_3_loc_1_reg_222 <= ap_phi_reg_pp0_iter0_hBarSel_1_3_loc_1_reg_222;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_157)) begin
        if ((icmp_ln1518_1_fu_269_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_194 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_194 <= ap_phi_reg_pp0_iter0_vBarSel_2_loc_2_reg_194;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_164)) begin
        if ((icmp_ln1518_reg_598 == 1'd1)) begin
            hBarSel_0_3 <= 3'd0;
        end else if (((icmp_ln1072_6_fu_386_p2 == 1'd0) & (icmp_ln1518_reg_598 == 1'd0))) begin
            hBarSel_0_3 <= add_ln1548_fu_404_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_164)) begin
        if ((icmp_ln1518_reg_598 == 1'd1)) begin
            hBarSel_1_3 <= 3'd0;
        end else if (((icmp_ln1072_7_fu_465_p2 == 1'd0) & (icmp_ln1518_reg_598 == 1'd0))) begin
            hBarSel_1_3 <= add_ln1548_1_fu_483_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_164)) begin
        if ((icmp_ln1518_1_reg_603 == 1'd1)) begin
            vBarSel_2 <= 8'd0;
        end else if ((1'b1 == ap_condition_175)) begin
            vBarSel_2 <= add_ln1530_fu_334_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_164)) begin
        if ((icmp_ln1518_reg_598 == 1'd1)) begin
            xCount_V_1 <= 10'd1;
        end else if (((icmp_ln1072_7_fu_465_p2 == 1'd1) & (icmp_ln1518_reg_598 == 1'd0))) begin
            xCount_V_1 <= add_ln885_8_fu_496_p2;
        end else if (((icmp_ln1072_7_fu_465_p2 == 1'd0) & (icmp_ln1518_reg_598 == 1'd0))) begin
            xCount_V_1 <= sub_ln886_3_fu_471_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_164)) begin
        if ((icmp_ln1518_reg_598 == 1'd1)) begin
            xCount_V_2 <= 10'd0;
        end else if (((icmp_ln1072_6_fu_386_p2 == 1'd1) & (icmp_ln1518_reg_598 == 1'd0))) begin
            xCount_V_2 <= add_ln885_7_fu_417_p2;
        end else if (((icmp_ln1072_6_fu_386_p2 == 1'd0) & (icmp_ln1518_reg_598 == 1'd0))) begin
            xCount_V_2 <= sub_ln886_fu_392_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_164)) begin
        if ((icmp_ln1518_1_reg_603 == 1'd1)) begin
            yCount_V_3 <= 10'd0;
        end else if (((1'd1 == and_ln1523_fu_323_p2) & (icmp_ln1518_1_reg_603 == 1'd0))) begin
            yCount_V_3 <= add_ln885_fu_353_p2;
        end else if ((1'b1 == ap_condition_175)) begin
            yCount_V_3 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1518_1_reg_603 <= icmp_ln1518_1_fu_269_p2;
        icmp_ln1518_reg_598 <= icmp_ln1518_fu_257_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1518_reg_598 == 1'd0)) begin
        if ((icmp_ln1072_6_fu_386_p2 == 1'd0)) begin
            ap_phi_mux_hBarSel_0_3_loc_1_phi_fu_213_p6 = add_ln1548_fu_404_p2;
        end else if ((icmp_ln1072_6_fu_386_p2 == 1'd1)) begin
            ap_phi_mux_hBarSel_0_3_loc_1_phi_fu_213_p6 = hBarSel_0_3;
        end else begin
            ap_phi_mux_hBarSel_0_3_loc_1_phi_fu_213_p6 = ap_phi_reg_pp0_iter1_hBarSel_0_3_loc_1_reg_209;
        end
    end else begin
        ap_phi_mux_hBarSel_0_3_loc_1_phi_fu_213_p6 = ap_phi_reg_pp0_iter1_hBarSel_0_3_loc_1_reg_209;
    end
end

always @ (*) begin
    if ((icmp_ln1518_reg_598 == 1'd0)) begin
        if ((icmp_ln1072_7_fu_465_p2 == 1'd0)) begin
            ap_phi_mux_hBarSel_1_3_loc_1_phi_fu_226_p6 = add_ln1548_1_fu_483_p2;
        end else if ((icmp_ln1072_7_fu_465_p2 == 1'd1)) begin
            ap_phi_mux_hBarSel_1_3_loc_1_phi_fu_226_p6 = hBarSel_1_3;
        end else begin
            ap_phi_mux_hBarSel_1_3_loc_1_phi_fu_226_p6 = ap_phi_reg_pp0_iter1_hBarSel_1_3_loc_1_reg_222;
        end
    end else begin
        ap_phi_mux_hBarSel_1_3_loc_1_phi_fu_226_p6 = ap_phi_reg_pp0_iter1_hBarSel_1_3_loc_1_reg_222;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln1523_fu_323_p2) & (icmp_ln1518_1_reg_603 == 1'd0) & (icmp_ln1518_reg_598 == 1'd1))) begin
        ap_phi_mux_vBarSel_2_loc_2_phi_fu_198_p8 = xor_ln1530_fu_340_p2;
    end else if ((((1'd0 == and_ln1523_fu_323_p2) & (icmp_ln1518_1_reg_603 == 1'd0) & (icmp_ln1518_reg_598 == 1'd0)) | ((1'd1 == and_ln1523_fu_323_p2) & (icmp_ln1518_1_reg_603 == 1'd0)))) begin
        ap_phi_mux_vBarSel_2_loc_2_phi_fu_198_p8 = trunc_ln1072_fu_304_p1;
    end else begin
        ap_phi_mux_vBarSel_2_loc_2_phi_fu_198_p8 = ap_phi_reg_pp0_iter1_vBarSel_2_loc_2_reg_194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        tpgBarSelYuv_u16_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        tpgBarSelYuv_u16_ce1 = 1'b1;
    end else begin
        tpgBarSelYuv_u16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        tpgBarSelYuv_v18_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        tpgBarSelYuv_v18_ce1 = 1'b1;
    end else begin
        tpgBarSelYuv_v18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        tpgBarSelYuv_y20_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        tpgBarSelYuv_y20_ce1 = 1'b1;
    end else begin
        tpgBarSelYuv_y20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgCheckerBoardArray_ce0 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgCheckerBoardArray_ce1 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1510_fu_235_p2 = (width + 14'd15);

assign add_ln1511_fu_251_p2 = (height + 14'd15);

assign add_ln1530_fu_334_p2 = (vBarSel_2 + 8'd1);

assign add_ln1548_1_fu_483_p2 = (hBarSel_1_3 + 3'd1);

assign add_ln1548_fu_404_p2 = (hBarSel_0_3 + 3'd1);

assign add_ln885_7_fu_417_p2 = (xCount_V_2 + 10'd2);

assign add_ln885_8_fu_496_p2 = (xCount_V_1 + 10'd2);

assign add_ln885_fu_353_p2 = (yCount_V_3 + 10'd1);

assign and_ln1523_fu_323_p2 = (icmp_ln1518_reg_598 & icmp_ln1072_fu_318_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_157 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_164 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_175 = ((1'd0 == and_ln1523_fu_323_p2) & (icmp_ln1518_1_reg_603 == 1'd0) & (icmp_ln1518_reg_598 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_hBarSel_0_3_loc_1_reg_209 = 'bx;

assign ap_phi_reg_pp0_iter0_hBarSel_1_3_loc_1_reg_222 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_2_loc_2_reg_194 = 'bx;

assign ap_return_0 = tpgBarSelYuv_y20_q1;

assign ap_return_1 = tpgBarSelYuv_u16_q1;

assign ap_return_2 = tpgBarSelYuv_v18_q1;

assign ap_return_3 = tpgBarSelYuv_y20_q0;

assign ap_return_4 = tpgBarSelYuv_u16_q0;

assign ap_return_5 = tpgBarSelYuv_v18_q0;

assign barWidthMinSamples_fu_295_p2 = ($signed(trunc_ln_fu_241_p4) + $signed(10'd1022));

assign icmp_ln1072_6_fu_386_p2 = ((xCount_V_2 < barWidthMinSamples_fu_295_p2) ? 1'b1 : 1'b0);

assign icmp_ln1072_7_fu_465_p2 = ((xCount_V_1 < barWidthMinSamples_fu_295_p2) ? 1'b1 : 1'b0);

assign icmp_ln1072_fu_318_p2 = (($signed(zext_ln1072_fu_314_p1) < $signed(ret_fu_289_p2)) ? 1'b1 : 1'b0);

assign icmp_ln1518_1_fu_269_p2 = ((or_ln1518_fu_263_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1518_fu_257_p2 = ((x == 16'd0) ? 1'b1 : 1'b0);

assign or_ln1518_fu_263_p2 = (y | x);

assign ret_fu_289_p2 = ($signed(zext_ln1541_fu_285_p1) + $signed(11'd2047));

assign sext_ln1556_1_fu_546_p1 = $signed(tpgCheckerBoardArray_q0);

assign sext_ln1556_fu_535_p1 = $signed(tpgCheckerBoardArray_q1);

assign sub_ln886_3_fu_471_p2 = (xCount_V_1 - barWidthMinSamples_fu_295_p2);

assign sub_ln886_fu_392_p2 = (xCount_V_2 - barWidthMinSamples_fu_295_p2);

assign tBarSel_1_fu_520_p4 = {{{ap_phi_mux_vBarSel_2_loc_2_phi_fu_198_p8}, {1'd0}}, {ap_phi_mux_hBarSel_1_3_loc_1_phi_fu_226_p6}};

assign tBarSel_fu_441_p4 = {{{ap_phi_mux_vBarSel_2_loc_2_phi_fu_198_p8}, {1'd0}}, {ap_phi_mux_hBarSel_0_3_loc_1_phi_fu_213_p6}};

assign tmp_fu_275_p4 = {{add_ln1511_fu_251_p2[13:4]}};

assign tpgBarSelYuv_u16_address0 = zext_ln1556_3_fu_550_p1;

assign tpgBarSelYuv_u16_address1 = zext_ln1556_1_fu_539_p1;

assign tpgBarSelYuv_v18_address0 = zext_ln1556_3_fu_550_p1;

assign tpgBarSelYuv_v18_address1 = zext_ln1556_1_fu_539_p1;

assign tpgBarSelYuv_y20_address0 = zext_ln1556_3_fu_550_p1;

assign tpgBarSelYuv_y20_address1 = zext_ln1556_1_fu_539_p1;

assign tpgCheckerBoardArray_address0 = zext_ln1556_2_fu_530_p1;

assign tpgCheckerBoardArray_address1 = zext_ln1556_fu_451_p1;

assign trunc_ln1072_fu_304_p1 = vBarSel_2[0:0];

assign trunc_ln_fu_241_p4 = {{add_ln1510_fu_235_p2[13:4]}};

assign xor_ln1530_fu_340_p2 = (trunc_ln1072_fu_304_p1 ^ 1'd1);

assign zext_ln1072_fu_314_p1 = yCount_V_3;

assign zext_ln1541_fu_285_p1 = tmp_fu_275_p4;

assign zext_ln1556_1_fu_539_p1 = $unsigned(sext_ln1556_fu_535_p1);

assign zext_ln1556_2_fu_530_p1 = tBarSel_1_fu_520_p4;

assign zext_ln1556_3_fu_550_p1 = $unsigned(sext_ln1556_1_fu_546_p1);

assign zext_ln1556_fu_451_p1 = tBarSel_fu_441_p4;

endmodule //design_1_v_tpg_0_0_tpgPatternCheckerBoard
