xpm_memory.sv,systemverilog,xpm,../../../../../../../../App/Dev/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../MyCPU.gen/sources_1/ip/MyVIO/hdl/verilog"incdir="../../../../MyCPU.gen/sources_1/ip/MyVIO/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../App/Dev/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../MyCPU.gen/sources_1/ip/MyVIO/hdl/verilog"incdir="../../../../MyCPU.gen/sources_1/ip/MyVIO/hdl"
MyVIO.v,verilog,xil_defaultlib,../../../../MyCPU.gen/sources_1/ip/MyVIO/sim/MyVIO.v,incdir="../../../../MyCPU.gen/sources_1/ip/MyVIO/hdl/verilog"incdir="../../../../MyCPU.gen/sources_1/ip/MyVIO/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
