# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../SingleCycleMIPS.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib  "../../../SingleCycleMIPS.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" --include "../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib  "../../../SingleCycleMIPS.ip_user_files/bd/design_1/hdl/design_1.v" --include "../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib  "../../../SingleCycleMIPS.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" --include "../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"
verilog xil_defaultlib  "../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" --include "../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
