

================================================================
== Vitis HLS Report for 'sha512Accel'
================================================================
* Date:           Fri Aug  1 13:55:29 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha512Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.262 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399  |sha512Accel_Pipeline_VITIS_LOOP_15_2  |      898|      898|  8.980 us|  8.980 us|  897|  897|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442  |sha512Accel_Pipeline_VITIS_LOOP_26_3  |      130|      130|  1.300 us|  1.300 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_sha512Accel_Pipeline_VITIS_LOOP_38_4_fu_483  |sha512Accel_Pipeline_VITIS_LOOP_38_4  |      130|      130|  1.300 us|  1.300 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_sha512Accel_Pipeline_VITIS_LOOP_46_5_fu_520  |sha512Accel_Pipeline_VITIS_LOOP_46_5  |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_fu_557                        |chunkProcessor                        |      336|      336|  3.360 us|  3.360 us|  336|  336|                                              no|
        |grp_sha512Accel_Pipeline_VITIS_LOOP_52_7_fu_566  |sha512Accel_Pipeline_VITIS_LOOP_52_7  |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |        ?|        ?|      1402|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+------+------+-----+
|       Name      | BRAM_18K| DSP|  FF  |  LUT | URAM|
+-----------------+---------+----+------+------+-----+
|DSP              |        -|   -|     -|     -|    -|
|Expression       |        -|   -|     0|   137|    -|
|FIFO             |        -|   -|     -|     -|    -|
|Instance         |       10|   -|  2319|  5992|    0|
|Memory           |        2|   -|   256|    48|    0|
|Multiplexer      |        -|   -|     0|  3768|    -|
|Register         |        -|   -|  1034|     -|    -|
+-----------------+---------+----+------+------+-----+
|Total            |       12|   0|  3609|  9945|    0|
+-----------------+---------+----+------+------+-----+
|Available        |       10|  10|  7500|  3750|    0|
+-----------------+---------+----+------+------+-----+
|Utilization (%)  |      120|   0|    48|   265|    0|
+-----------------+---------+----+------+------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_chunkProcessor_fu_557                        |chunkProcessor                        |       10|   0|  1952|  2691|    0|
    |grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399  |sha512Accel_Pipeline_VITIS_LOOP_15_2  |        0|   0|   156|  1246|    0|
    |grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442  |sha512Accel_Pipeline_VITIS_LOOP_26_3  |        0|   0|   155|  1240|    0|
    |grp_sha512Accel_Pipeline_VITIS_LOOP_38_4_fu_483  |sha512Accel_Pipeline_VITIS_LOOP_38_4  |        0|   0|    21|   140|    0|
    |grp_sha512Accel_Pipeline_VITIS_LOOP_46_5_fu_520  |sha512Accel_Pipeline_VITIS_LOOP_46_5  |        0|   0|    24|   611|    0|
    |grp_sha512Accel_Pipeline_VITIS_LOOP_52_7_fu_566  |sha512Accel_Pipeline_VITIS_LOOP_52_7  |        0|   0|    11|    64|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |       10|   0|  2319|  5992|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |    Memory   |               Module               | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |buffer_U     |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_1_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_2_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_3_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_4_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_5_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_6_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_7_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_8_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_9_U   |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_10_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_11_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_12_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_13_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_14_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_15_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_16_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_17_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_18_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_19_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_20_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_21_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_22_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_23_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_24_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_25_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_26_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_27_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_28_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_29_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_30_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |buffer_31_U  |buffer_RAM_AUTO_1R1W                |        0|    2|   1|    0|    32|    1|     1|           32|
    |interHash_U  |chunkProcessor_wvars_RAM_AUTO_1R1W  |        0|  128|   8|    0|     8|   64|     1|          512|
    |message_U    |message_RAM_AUTO_1R1W               |        2|    0|   0|    0|    16|   64|     1|         1024|
    |wordsout_U   |wordsout_RAM_AUTO_1R1W              |        0|   64|   8|    0|     8|   64|     1|          512|
    +-------------+------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total        |                                    |        2|  256|  48|    0|  1056|  224|    35|         3072|
    +-------------+------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |counter_5_fu_605_p2  |         +|   0|  0|  135|         128|          11|
    |interHash_we0        |        or|   0|  0|    2|           1|           1|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  137|         129|          12|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |addSize_2_reg_371         |   9|          2|    1|          2|
    |addSize_reg_348           |   9|          2|    1|          2|
    |ap_NS_fsm                 |  93|         20|    1|         20|
    |bitstream_read            |  15|          3|    1|          3|
    |buffer_10_address0        |  27|          5|    5|         25|
    |buffer_10_ce0             |  27|          5|    1|          5|
    |buffer_10_ce1             |   9|          2|    1|          2|
    |buffer_10_d0              |  21|          4|    1|          4|
    |buffer_10_we0             |  21|          4|    1|          4|
    |buffer_11_address0        |  27|          5|    5|         25|
    |buffer_11_ce0             |  27|          5|    1|          5|
    |buffer_11_ce1             |   9|          2|    1|          2|
    |buffer_11_d0              |  21|          4|    1|          4|
    |buffer_11_we0             |  21|          4|    1|          4|
    |buffer_12_address0        |  27|          5|    5|         25|
    |buffer_12_ce0             |  27|          5|    1|          5|
    |buffer_12_ce1             |   9|          2|    1|          2|
    |buffer_12_d0              |  21|          4|    1|          4|
    |buffer_12_we0             |  21|          4|    1|          4|
    |buffer_13_address0        |  27|          5|    5|         25|
    |buffer_13_ce0             |  27|          5|    1|          5|
    |buffer_13_ce1             |   9|          2|    1|          2|
    |buffer_13_d0              |  21|          4|    1|          4|
    |buffer_13_we0             |  21|          4|    1|          4|
    |buffer_14_address0        |  27|          5|    5|         25|
    |buffer_14_ce0             |  27|          5|    1|          5|
    |buffer_14_ce1             |   9|          2|    1|          2|
    |buffer_14_d0              |  21|          4|    1|          4|
    |buffer_14_we0             |  21|          4|    1|          4|
    |buffer_15_address0        |  27|          5|    5|         25|
    |buffer_15_ce0             |  27|          5|    1|          5|
    |buffer_15_ce1             |   9|          2|    1|          2|
    |buffer_15_d0              |  21|          4|    1|          4|
    |buffer_15_we0             |  21|          4|    1|          4|
    |buffer_16_address0        |  27|          5|    5|         25|
    |buffer_16_ce0             |  27|          5|    1|          5|
    |buffer_16_ce1             |   9|          2|    1|          2|
    |buffer_16_d0              |  21|          4|    1|          4|
    |buffer_16_we0             |  21|          4|    1|          4|
    |buffer_17_address0        |  27|          5|    5|         25|
    |buffer_17_ce0             |  27|          5|    1|          5|
    |buffer_17_ce1             |   9|          2|    1|          2|
    |buffer_17_d0              |  21|          4|    1|          4|
    |buffer_17_we0             |  21|          4|    1|          4|
    |buffer_18_address0        |  27|          5|    5|         25|
    |buffer_18_ce0             |  27|          5|    1|          5|
    |buffer_18_ce1             |   9|          2|    1|          2|
    |buffer_18_d0              |  21|          4|    1|          4|
    |buffer_18_we0             |  21|          4|    1|          4|
    |buffer_19_address0        |  27|          5|    5|         25|
    |buffer_19_ce0             |  27|          5|    1|          5|
    |buffer_19_ce1             |   9|          2|    1|          2|
    |buffer_19_d0              |  21|          4|    1|          4|
    |buffer_19_we0             |  21|          4|    1|          4|
    |buffer_1_address0         |  27|          5|    5|         25|
    |buffer_1_ce0              |  27|          5|    1|          5|
    |buffer_1_ce1              |   9|          2|    1|          2|
    |buffer_1_d0               |  21|          4|    1|          4|
    |buffer_1_we0              |  21|          4|    1|          4|
    |buffer_20_address0        |  27|          5|    5|         25|
    |buffer_20_ce0             |  27|          5|    1|          5|
    |buffer_20_ce1             |   9|          2|    1|          2|
    |buffer_20_d0              |  21|          4|    1|          4|
    |buffer_20_we0             |  21|          4|    1|          4|
    |buffer_21_address0        |  27|          5|    5|         25|
    |buffer_21_ce0             |  27|          5|    1|          5|
    |buffer_21_ce1             |   9|          2|    1|          2|
    |buffer_21_d0              |  21|          4|    1|          4|
    |buffer_21_we0             |  21|          4|    1|          4|
    |buffer_22_address0        |  27|          5|    5|         25|
    |buffer_22_ce0             |  27|          5|    1|          5|
    |buffer_22_ce1             |   9|          2|    1|          2|
    |buffer_22_d0              |  21|          4|    1|          4|
    |buffer_22_we0             |  21|          4|    1|          4|
    |buffer_23_address0        |  27|          5|    5|         25|
    |buffer_23_ce0             |  27|          5|    1|          5|
    |buffer_23_ce1             |   9|          2|    1|          2|
    |buffer_23_d0              |  21|          4|    1|          4|
    |buffer_23_we0             |  21|          4|    1|          4|
    |buffer_24_address0        |  27|          5|    5|         25|
    |buffer_24_ce0             |  27|          5|    1|          5|
    |buffer_24_ce1             |   9|          2|    1|          2|
    |buffer_24_d0              |  21|          4|    1|          4|
    |buffer_24_we0             |  21|          4|    1|          4|
    |buffer_25_address0        |  27|          5|    5|         25|
    |buffer_25_ce0             |  27|          5|    1|          5|
    |buffer_25_ce1             |   9|          2|    1|          2|
    |buffer_25_d0              |  21|          4|    1|          4|
    |buffer_25_we0             |  21|          4|    1|          4|
    |buffer_26_address0        |  27|          5|    5|         25|
    |buffer_26_ce0             |  27|          5|    1|          5|
    |buffer_26_ce1             |   9|          2|    1|          2|
    |buffer_26_d0              |  21|          4|    1|          4|
    |buffer_26_we0             |  21|          4|    1|          4|
    |buffer_27_address0        |  27|          5|    5|         25|
    |buffer_27_ce0             |  27|          5|    1|          5|
    |buffer_27_ce1             |   9|          2|    1|          2|
    |buffer_27_d0              |  21|          4|    1|          4|
    |buffer_27_we0             |  21|          4|    1|          4|
    |buffer_28_address0        |  27|          5|    5|         25|
    |buffer_28_ce0             |  27|          5|    1|          5|
    |buffer_28_ce1             |   9|          2|    1|          2|
    |buffer_28_d0              |  21|          4|    1|          4|
    |buffer_28_we0             |  21|          4|    1|          4|
    |buffer_29_address0        |  27|          5|    5|         25|
    |buffer_29_ce0             |  27|          5|    1|          5|
    |buffer_29_ce1             |   9|          2|    1|          2|
    |buffer_29_d0              |  21|          4|    1|          4|
    |buffer_29_we0             |  21|          4|    1|          4|
    |buffer_2_address0         |  27|          5|    5|         25|
    |buffer_2_ce0              |  27|          5|    1|          5|
    |buffer_2_ce1              |   9|          2|    1|          2|
    |buffer_2_d0               |  21|          4|    1|          4|
    |buffer_2_we0              |  21|          4|    1|          4|
    |buffer_30_address0        |  27|          5|    5|         25|
    |buffer_30_ce0             |  27|          5|    1|          5|
    |buffer_30_ce1             |   9|          2|    1|          2|
    |buffer_30_d0              |  21|          4|    1|          4|
    |buffer_30_we0             |  21|          4|    1|          4|
    |buffer_31_address0        |  27|          5|    5|         25|
    |buffer_31_ce0             |  27|          5|    1|          5|
    |buffer_31_ce1             |   9|          2|    1|          2|
    |buffer_31_d0              |  21|          4|    1|          4|
    |buffer_31_we0             |  21|          4|    1|          4|
    |buffer_3_address0         |  27|          5|    5|         25|
    |buffer_3_ce0              |  27|          5|    1|          5|
    |buffer_3_ce1              |   9|          2|    1|          2|
    |buffer_3_d0               |  21|          4|    1|          4|
    |buffer_3_we0              |  21|          4|    1|          4|
    |buffer_4_address0         |  27|          5|    5|         25|
    |buffer_4_ce0              |  27|          5|    1|          5|
    |buffer_4_ce1              |   9|          2|    1|          2|
    |buffer_4_d0               |  21|          4|    1|          4|
    |buffer_4_we0              |  21|          4|    1|          4|
    |buffer_5_address0         |  27|          5|    5|         25|
    |buffer_5_ce0              |  27|          5|    1|          5|
    |buffer_5_ce1              |   9|          2|    1|          2|
    |buffer_5_d0               |  21|          4|    1|          4|
    |buffer_5_we0              |  21|          4|    1|          4|
    |buffer_6_address0         |  27|          5|    5|         25|
    |buffer_6_ce0              |  27|          5|    1|          5|
    |buffer_6_ce1              |   9|          2|    1|          2|
    |buffer_6_d0               |  21|          4|    1|          4|
    |buffer_6_we0              |  21|          4|    1|          4|
    |buffer_7_address0         |  27|          5|    5|         25|
    |buffer_7_ce0              |  27|          5|    1|          5|
    |buffer_7_ce1              |   9|          2|    1|          2|
    |buffer_7_d0               |  21|          4|    1|          4|
    |buffer_7_we0              |  21|          4|    1|          4|
    |buffer_8_address0         |  27|          5|    5|         25|
    |buffer_8_ce0              |  27|          5|    1|          5|
    |buffer_8_ce1              |   9|          2|    1|          2|
    |buffer_8_d0               |  21|          4|    1|          4|
    |buffer_8_we0              |  21|          4|    1|          4|
    |buffer_9_address0         |  27|          5|    5|         25|
    |buffer_9_ce0              |  27|          5|    1|          5|
    |buffer_9_ce1              |   9|          2|    1|          2|
    |buffer_9_d0               |  21|          4|    1|          4|
    |buffer_9_we0              |  21|          4|    1|          4|
    |buffer_address0           |  27|          5|    5|         25|
    |buffer_ce0                |  27|          5|    1|          5|
    |buffer_ce1                |   9|          2|    1|          2|
    |buffer_d0                 |  21|          4|    1|          4|
    |buffer_we0                |  21|          4|    1|          4|
    |counter_fu_100            |   9|          2|  128|        256|
    |interHash_address0        |  15|          3|    3|          9|
    |interHash_address0_local  |  42|          9|    3|         27|
    |interHash_address1_local  |  42|          9|    3|         27|
    |interHash_ce0             |  15|          3|    1|          3|
    |interHash_d0              |   9|          2|   64|        128|
    |interHash_d0_local        |  27|          5|   64|        320|
    |interHash_d1_local        |  27|          5|   64|        320|
    |interHash_we0             |   9|          2|    1|          2|
    |iterneeded_reg_360        |   9|          2|    1|          2|
    |message_address0          |  15|          3|    4|         12|
    |message_ce0               |  15|          3|    1|          3|
    |message_we0               |   9|          2|    1|          2|
    |wordsout_address0         |  15|          3|    3|          9|
    |wordsout_ce0              |  15|          3|    1|          3|
    |wordsout_we0              |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |3768|        725|  635|       2432|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                             |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |addSize_1_loc_load_reg_707                                    |    1|   0|    1|          0|
    |addSize_2_reg_371                                             |    1|   0|    1|          0|
    |addSize_reg_348                                               |    1|   0|    1|          0|
    |ap_CS_fsm                                                     |   19|   0|   19|          0|
    |counter_fu_100                                                |  128|   0|  128|          0|
    |counter_load_1_reg_697                                        |  128|   0|  128|          0|
    |grp_chunkProcessor_fu_557_ap_start_reg                        |    1|   0|    1|          0|
    |grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg  |    1|   0|    1|          0|
    |grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg  |    1|   0|    1|          0|
    |grp_sha512Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_start_reg  |    1|   0|    1|          0|
    |grp_sha512Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_start_reg  |    1|   0|    1|          0|
    |grp_sha512Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_start_reg  |    1|   0|    1|          0|
    |interHash_load_1_reg_724                                      |   64|   0|   64|          0|
    |interHash_load_2_reg_729                                      |   64|   0|   64|          0|
    |interHash_load_3_reg_734                                      |   64|   0|   64|          0|
    |interHash_load_4_reg_739                                      |   64|   0|   64|          0|
    |interHash_load_5_reg_744                                      |   64|   0|   64|          0|
    |interHash_load_reg_719                                        |   64|   0|   64|          0|
    |iterneeded_1_reg_384                                          |    1|   0|    1|          0|
    |iterneeded_reg_360                                            |    1|   0|    1|          0|
    |or_ln_reg_711                                                 |  118|   0|  128|         10|
    |size_read_reg_680                                             |  128|   0|  128|          0|
    |tmp_reg_702                                                   |  118|   0|  118|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                         | 1034|   0| 1044|         10|
    +--------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|   sha512Accel|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   sha512Accel|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   sha512Accel|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   sha512Accel|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   sha512Accel|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   sha512Accel|  return value|
|bitstream_dout     |   in|    1|     ap_fifo|     bitstream|       pointer|
|bitstream_empty_n  |   in|    1|     ap_fifo|     bitstream|       pointer|
|bitstream_read     |  out|    1|     ap_fifo|     bitstream|       pointer|
|size               |   in|  128|     ap_none|          size|        scalar|
|output_r           |  out|  512|      ap_vld|      output_r|       pointer|
|output_r_ap_vld    |  out|    1|      ap_vld|      output_r|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 16 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 11 
10 --> 9 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 5 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%counter = alloca i32 1" [sha512Accel.cpp:4]   --->   Operation 20 'alloca' 'counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%addSize_2_loc = alloca i64 1"   --->   Operation 21 'alloca' 'addSize_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%addSize_1_loc = alloca i64 1"   --->   Operation 22 'alloca' 'addSize_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "%buffer = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 23 'alloca' 'buffer' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "%buffer_1 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 24 'alloca' 'buffer_1' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "%buffer_2 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 25 'alloca' 'buffer_2' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "%buffer_3 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 26 'alloca' 'buffer_3' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "%buffer_4 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 27 'alloca' 'buffer_4' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "%buffer_5 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 28 'alloca' 'buffer_5' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "%buffer_6 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 29 'alloca' 'buffer_6' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "%buffer_7 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 30 'alloca' 'buffer_7' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "%buffer_8 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 31 'alloca' 'buffer_8' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "%buffer_9 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 32 'alloca' 'buffer_9' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "%buffer_10 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 33 'alloca' 'buffer_10' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "%buffer_11 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 34 'alloca' 'buffer_11' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "%buffer_12 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 35 'alloca' 'buffer_12' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "%buffer_13 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 36 'alloca' 'buffer_13' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "%buffer_14 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 37 'alloca' 'buffer_14' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "%buffer_15 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 38 'alloca' 'buffer_15' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "%buffer_16 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 39 'alloca' 'buffer_16' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "%buffer_17 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 40 'alloca' 'buffer_17' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "%buffer_18 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 41 'alloca' 'buffer_18' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "%buffer_19 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 42 'alloca' 'buffer_19' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "%buffer_20 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 43 'alloca' 'buffer_20' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 44 [1/1] (1.76ns)   --->   "%buffer_21 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 44 'alloca' 'buffer_21' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "%buffer_22 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 45 'alloca' 'buffer_22' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 46 [1/1] (1.76ns)   --->   "%buffer_23 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 46 'alloca' 'buffer_23' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "%buffer_24 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 47 'alloca' 'buffer_24' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "%buffer_25 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 48 'alloca' 'buffer_25' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "%buffer_26 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 49 'alloca' 'buffer_26' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "%buffer_27 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 50 'alloca' 'buffer_27' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "%buffer_28 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 51 'alloca' 'buffer_28' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 52 [1/1] (1.76ns)   --->   "%buffer_29 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 52 'alloca' 'buffer_29' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 53 [1/1] (1.76ns)   --->   "%buffer_30 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 53 'alloca' 'buffer_30' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "%buffer_31 = alloca i64 1" [sha512Accel.cpp:5]   --->   Operation 54 'alloca' 'buffer_31' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "%interHash = alloca i64 1" [sha512Accel.cpp:6]   --->   Operation 55 'alloca' 'interHash' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "%wordsout = alloca i64 1" [sha512Accel.cpp:43]   --->   Operation 56 'alloca' 'wordsout' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 57 [1/1] (2.77ns)   --->   "%message = alloca i64 1" [sha512Accel.cpp:44]   --->   Operation 57 'alloca' 'message' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%interHash_addr = getelementptr i64 %interHash, i64 0, i64 0" [sha512Accel.cpp:7]   --->   Operation 58 'getelementptr' 'interHash_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln7 = store i64 7640891576956012808, i3 %interHash_addr" [sha512Accel.cpp:7]   --->   Operation 59 'store' 'store_ln7' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%interHash_addr_1 = getelementptr i64 %interHash, i64 0, i64 1" [sha512Accel.cpp:7]   --->   Operation 60 'getelementptr' 'interHash_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln7 = store i64 13503953896175478587, i3 %interHash_addr_1" [sha512Accel.cpp:7]   --->   Operation 61 'store' 'store_ln7' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 62 [1/1] (1.29ns)   --->   "%store_ln4 = store i128 0, i128 %counter" [sha512Accel.cpp:4]   --->   Operation 62 'store' 'store_ln4' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%interHash_addr_2 = getelementptr i64 %interHash, i64 0, i64 2" [sha512Accel.cpp:7]   --->   Operation 63 'getelementptr' 'interHash_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln7 = store i64 4354685564936845355, i3 %interHash_addr_2" [sha512Accel.cpp:7]   --->   Operation 64 'store' 'store_ln7' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%interHash_addr_3 = getelementptr i64 %interHash, i64 0, i64 3" [sha512Accel.cpp:7]   --->   Operation 65 'getelementptr' 'interHash_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln7 = store i64 11912009170470909681, i3 %interHash_addr_3" [sha512Accel.cpp:7]   --->   Operation 66 'store' 'store_ln7' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%interHash_addr_4 = getelementptr i64 %interHash, i64 0, i64 4" [sha512Accel.cpp:8]   --->   Operation 67 'getelementptr' 'interHash_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln8 = store i64 5840696475078001361, i3 %interHash_addr_4" [sha512Accel.cpp:8]   --->   Operation 68 'store' 'store_ln8' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%interHash_addr_5 = getelementptr i64 %interHash, i64 0, i64 5" [sha512Accel.cpp:8]   --->   Operation 69 'getelementptr' 'interHash_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln8 = store i64 11170449401992604703, i3 %interHash_addr_5" [sha512Accel.cpp:8]   --->   Operation 70 'store' 'store_ln8' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%size_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %size"   --->   Operation 71 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [sha512Accel.cpp:3]   --->   Operation 72 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %bitstream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %bitstream"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %size"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %size, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %output_r"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %output_r, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%interHash_addr_6 = getelementptr i64 %interHash, i64 0, i64 6" [sha512Accel.cpp:8]   --->   Operation 79 'getelementptr' 'interHash_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln8 = store i64 2270897969802886507, i3 %interHash_addr_6" [sha512Accel.cpp:8]   --->   Operation 80 'store' 'store_ln8' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%interHash_addr_7 = getelementptr i64 %interHash, i64 0, i64 7" [sha512Accel.cpp:8]   --->   Operation 81 'getelementptr' 'interHash_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln8 = store i64 6620516959819538809, i3 %interHash_addr_7" [sha512Accel.cpp:8]   --->   Operation 82 'store' 'store_ln8' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 83 [1/1] (1.29ns)   --->   "%br_ln13 = br void %while.cond" [sha512Accel.cpp:13]   --->   Operation 83 'br' 'br_ln13' <Predicate = true> <Delay = 1.29>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%addSize = phi i1 0, void %entry, i1 %addSize_2, void %VITIS_LOOP_46_5"   --->   Operation 84 'phi' 'addSize' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%iterneeded = phi i1 1, void %entry, i1 %iterneeded_1, void %VITIS_LOOP_46_5"   --->   Operation 85 'phi' 'iterneeded' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %iterneeded, void %while.end, void %VITIS_LOOP_15_2" [sha512Accel.cpp:13]   --->   Operation 86 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%counter_load_1 = load i128 %counter"   --->   Operation 87 'load' 'counter_load_1' <Predicate = (iterneeded)> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (1.29ns)   --->   "%call_ln0 = call void @sha512Accel_Pipeline_VITIS_LOOP_15_2, i1 %addSize, i128 %counter_load_1, i1 %bitstream, i1 %buffer_31, i1 %buffer_30, i1 %buffer_29, i1 %buffer_28, i1 %buffer_27, i1 %buffer_26, i1 %buffer_25, i1 %buffer_24, i1 %buffer_23, i1 %buffer_22, i1 %buffer_21, i1 %buffer_20, i1 %buffer_19, i1 %buffer_18, i1 %buffer_17, i1 %buffer_16, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i128 %size_read, i1 %addSize_1_loc"   --->   Operation 88 'call' 'call_ln0' <Predicate = (iterneeded)> <Delay = 1.29> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = partselect i118 @_ssdm_op_PartSelect.i118.i128.i32.i32, i128 %counter_load_1, i32 10, i32 127" [sha512Accel.cpp:15]   --->   Operation 89 'partselect' 'tmp' <Predicate = (iterneeded)> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (1.76ns)   --->   "%interHash_load = load i3 %interHash_addr_7" [sha512Accel.cpp:56]   --->   Operation 90 'load' 'interHash_load' <Predicate = (!iterneeded)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 91 [2/2] (1.76ns)   --->   "%interHash_load_1 = load i3 %interHash_addr_6" [sha512Accel.cpp:56]   --->   Operation 91 'load' 'interHash_load_1' <Predicate = (!iterneeded)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.95>
ST_6 : Operation 92 [1/2] (2.95ns)   --->   "%call_ln0 = call void @sha512Accel_Pipeline_VITIS_LOOP_15_2, i1 %addSize, i128 %counter_load_1, i1 %bitstream, i1 %buffer_31, i1 %buffer_30, i1 %buffer_29, i1 %buffer_28, i1 %buffer_27, i1 %buffer_26, i1 %buffer_25, i1 %buffer_24, i1 %buffer_23, i1 %buffer_22, i1 %buffer_21, i1 %buffer_20, i1 %buffer_19, i1 %buffer_18, i1 %buffer_17, i1 %buffer_16, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i128 %size_read, i1 %addSize_1_loc"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 3.91>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sha512Accel.cpp:13]   --->   Operation 93 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%addSize_1_loc_load = load i1 %addSize_1_loc"   --->   Operation 94 'load' 'addSize_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i118.i10, i118 %tmp, i10 896" [sha512Accel.cpp:15]   --->   Operation 95 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %addSize_1_loc_load, void %for.body19.preheader, void %_ZcmILi160ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.preheader" [sha512Accel.cpp:25]   --->   Operation 96 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (1.29ns)   --->   "%call_ln15 = call void @sha512Accel_Pipeline_VITIS_LOOP_26_3, i128 %or_ln, i1 %bitstream, i1 %buffer_31, i1 %buffer_30, i1 %buffer_29, i1 %buffer_28, i1 %buffer_27, i1 %buffer_26, i1 %buffer_25, i1 %buffer_24, i1 %buffer_23, i1 %buffer_22, i1 %buffer_21, i1 %buffer_20, i1 %buffer_19, i1 %buffer_18, i1 %buffer_17, i1 %buffer_16, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i128 %size_read, i1 %addSize_2_loc" [sha512Accel.cpp:15]   --->   Operation 97 'call' 'call_ln15' <Predicate = (!addSize_1_loc_load)> <Delay = 1.29> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 98 [2/2] (3.91ns)   --->   "%call_ln0 = call void @sha512Accel_Pipeline_VITIS_LOOP_38_4, i1 %buffer_31, i1 %buffer_30, i1 %buffer_29, i1 %buffer_28, i1 %buffer_27, i1 %buffer_26, i1 %buffer_25, i1 %buffer_24, i1 %buffer_23, i1 %buffer_22, i1 %buffer_21, i1 %buffer_20, i1 %buffer_19, i1 %buffer_18, i1 %buffer_17, i1 %buffer_16, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i128 %size_read"   --->   Operation 98 'call' 'call_ln0' <Predicate = (addSize_1_loc_load)> <Delay = 3.91> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 99 [1/2] (2.97ns)   --->   "%call_ln15 = call void @sha512Accel_Pipeline_VITIS_LOOP_26_3, i128 %or_ln, i1 %bitstream, i1 %buffer_31, i1 %buffer_30, i1 %buffer_29, i1 %buffer_28, i1 %buffer_27, i1 %buffer_26, i1 %buffer_25, i1 %buffer_24, i1 %buffer_23, i1 %buffer_22, i1 %buffer_21, i1 %buffer_20, i1 %buffer_19, i1 %buffer_18, i1 %buffer_17, i1 %buffer_16, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i128 %size_read, i1 %addSize_2_loc" [sha512Accel.cpp:15]   --->   Operation 99 'call' 'call_ln15' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 5.78>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%addSize_2_loc_load = load i1 %addSize_2_loc"   --->   Operation 100 'load' 'addSize_2_loc_load' <Predicate = (!addSize_1_loc_load)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (1.29ns)   --->   "%br_ln0 = br void %VITIS_LOOP_46_5"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!addSize_1_loc_load)> <Delay = 1.29>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%counter_load = load i128 %counter" [sha512Accel.cpp:26]   --->   Operation 102 'load' 'counter_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (4.48ns)   --->   "%counter_5 = add i128 %counter_load, i128 1024" [sha512Accel.cpp:26]   --->   Operation 103 'add' 'counter_5' <Predicate = true> <Delay = 4.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha512Accel_Pipeline_VITIS_LOOP_46_5, i64 %message, i1 %buffer, i1 %buffer_1, i1 %buffer_2, i1 %buffer_3, i1 %buffer_4, i1 %buffer_5, i1 %buffer_6, i1 %buffer_7, i1 %buffer_8, i1 %buffer_9, i1 %buffer_10, i1 %buffer_11, i1 %buffer_12, i1 %buffer_13, i1 %buffer_14, i1 %buffer_15, i1 %buffer_16, i1 %buffer_17, i1 %buffer_18, i1 %buffer_19, i1 %buffer_20, i1 %buffer_21, i1 %buffer_22, i1 %buffer_23, i1 %buffer_24, i1 %buffer_25, i1 %buffer_26, i1 %buffer_27, i1 %buffer_28, i1 %buffer_29, i1 %buffer_30, i1 %buffer_31"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 105 [1/1] (1.29ns)   --->   "%store_ln4 = store i128 %counter_5, i128 %counter" [sha512Accel.cpp:4]   --->   Operation 105 'store' 'store_ln4' <Predicate = true> <Delay = 1.29>

State 10 <SV = 7> <Delay = 4.26>
ST_10 : Operation 106 [1/2] (4.26ns)   --->   "%call_ln0 = call void @sha512Accel_Pipeline_VITIS_LOOP_38_4, i1 %buffer_31, i1 %buffer_30, i1 %buffer_29, i1 %buffer_28, i1 %buffer_27, i1 %buffer_26, i1 %buffer_25, i1 %buffer_24, i1 %buffer_23, i1 %buffer_22, i1 %buffer_21, i1 %buffer_20, i1 %buffer_19, i1 %buffer_18, i1 %buffer_17, i1 %buffer_16, i1 %buffer_15, i1 %buffer_14, i1 %buffer_13, i1 %buffer_12, i1 %buffer_11, i1 %buffer_10, i1 %buffer_9, i1 %buffer_8, i1 %buffer_7, i1 %buffer_6, i1 %buffer_5, i1 %buffer_4, i1 %buffer_3, i1 %buffer_2, i1 %buffer_1, i1 %buffer, i128 %size_read"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 107 [1/1] (1.29ns)   --->   "%br_ln0 = br void %VITIS_LOOP_46_5"   --->   Operation 107 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>

State 11 <SV = 9> <Delay = 4.17>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%addSize_2 = phi i1 1, void %_ZcmILi160ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.preheader, i1 %addSize_2_loc_load, void %for.body19.preheader"   --->   Operation 108 'phi' 'addSize_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/2] (4.17ns)   --->   "%call_ln0 = call void @sha512Accel_Pipeline_VITIS_LOOP_46_5, i64 %message, i1 %buffer, i1 %buffer_1, i1 %buffer_2, i1 %buffer_3, i1 %buffer_4, i1 %buffer_5, i1 %buffer_6, i1 %buffer_7, i1 %buffer_8, i1 %buffer_9, i1 %buffer_10, i1 %buffer_11, i1 %buffer_12, i1 %buffer_13, i1 %buffer_14, i1 %buffer_15, i1 %buffer_16, i1 %buffer_17, i1 %buffer_18, i1 %buffer_19, i1 %buffer_20, i1 %buffer_21, i1 %buffer_22, i1 %buffer_23, i1 %buffer_24, i1 %buffer_25, i1 %buffer_26, i1 %buffer_27, i1 %buffer_28, i1 %buffer_29, i1 %buffer_30, i1 %buffer_31"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln51 = call void @chunkProcessor, i64 %interHash, i64 %message, i64 %wordsout, i64 %kValues" [sha512Accel.cpp:51]   --->   Operation 110 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln51 = call void @chunkProcessor, i64 %interHash, i64 %message, i64 %wordsout, i64 %kValues" [sha512Accel.cpp:51]   --->   Operation 111 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha512Accel_Pipeline_VITIS_LOOP_52_7, i64 %wordsout, i64 %interHash"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 13> <Delay = 4.15>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%iterneeded_1 = phi i1 0, void %_ZcmILi160ELb0EE11ap_int_baseIXplT_L3$_032EELb0EERKS0_IXT_EXT0_EEi.exit.preheader, i1 1, void %for.body19.preheader"   --->   Operation 113 'phi' 'iterneeded_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/2] (4.15ns)   --->   "%call_ln0 = call void @sha512Accel_Pipeline_VITIS_LOOP_52_7, i64 %wordsout, i64 %interHash"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln13 = br void %while.cond" [sha512Accel.cpp:13]   --->   Operation 115 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.76>
ST_16 : Operation 116 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load = load i3 %interHash_addr_7" [sha512Accel.cpp:56]   --->   Operation 116 'load' 'interHash_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_16 : Operation 117 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load_1 = load i3 %interHash_addr_6" [sha512Accel.cpp:56]   --->   Operation 117 'load' 'interHash_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_16 : Operation 118 [2/2] (1.76ns)   --->   "%interHash_load_2 = load i3 %interHash_addr_5" [sha512Accel.cpp:56]   --->   Operation 118 'load' 'interHash_load_2' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_16 : Operation 119 [2/2] (1.76ns)   --->   "%interHash_load_3 = load i3 %interHash_addr_4" [sha512Accel.cpp:56]   --->   Operation 119 'load' 'interHash_load_3' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 17 <SV = 6> <Delay = 1.76>
ST_17 : Operation 120 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load_2 = load i3 %interHash_addr_5" [sha512Accel.cpp:56]   --->   Operation 120 'load' 'interHash_load_2' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 121 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load_3 = load i3 %interHash_addr_4" [sha512Accel.cpp:56]   --->   Operation 121 'load' 'interHash_load_3' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 122 [2/2] (1.76ns)   --->   "%interHash_load_4 = load i3 %interHash_addr_3" [sha512Accel.cpp:56]   --->   Operation 122 'load' 'interHash_load_4' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 123 [2/2] (1.76ns)   --->   "%interHash_load_5 = load i3 %interHash_addr_2" [sha512Accel.cpp:56]   --->   Operation 123 'load' 'interHash_load_5' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 18 <SV = 7> <Delay = 1.76>
ST_18 : Operation 124 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load_4 = load i3 %interHash_addr_3" [sha512Accel.cpp:56]   --->   Operation 124 'load' 'interHash_load_4' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_18 : Operation 125 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load_5 = load i3 %interHash_addr_2" [sha512Accel.cpp:56]   --->   Operation 125 'load' 'interHash_load_5' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_18 : Operation 126 [2/2] (1.76ns)   --->   "%interHash_load_6 = load i3 %interHash_addr_1" [sha512Accel.cpp:56]   --->   Operation 126 'load' 'interHash_load_6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_18 : Operation 127 [2/2] (1.76ns)   --->   "%interHash_load_7 = load i3 %interHash_addr" [sha512Accel.cpp:56]   --->   Operation 127 'load' 'interHash_load_7' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 19 <SV = 8> <Delay = 1.76>
ST_19 : Operation 128 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load_6 = load i3 %interHash_addr_1" [sha512Accel.cpp:56]   --->   Operation 128 'load' 'interHash_load_6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_19 : Operation 129 [1/2] ( I:1.76ns O:1.76ns )   --->   "%interHash_load_7 = load i3 %interHash_addr" [sha512Accel.cpp:56]   --->   Operation 129 'load' 'interHash_load_7' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %interHash_load_7, i64 %interHash_load_6, i64 %interHash_load_5, i64 %interHash_load_4, i64 %interHash_load_3, i64 %interHash_load_2, i64 %interHash_load_1, i64 %interHash_load" [sha512Accel.cpp:56]   --->   Operation 130 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %output_r, i512 %tmp_6" [sha512Accel.cpp:56]   --->   Operation 131 'write' 'write_ln56' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [sha512Accel.cpp:57]   --->   Operation 132 'ret' 'ret_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bitstream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kValues]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
counter            (alloca        ) [ 01111111111111110000]
addSize_2_loc      (alloca        ) [ 00111111111111110000]
addSize_1_loc      (alloca        ) [ 00111111111111110000]
buffer             (alloca        ) [ 00111111111111110000]
buffer_1           (alloca        ) [ 00111111111111110000]
buffer_2           (alloca        ) [ 00111111111111110000]
buffer_3           (alloca        ) [ 00111111111111110000]
buffer_4           (alloca        ) [ 00111111111111110000]
buffer_5           (alloca        ) [ 00111111111111110000]
buffer_6           (alloca        ) [ 00111111111111110000]
buffer_7           (alloca        ) [ 00111111111111110000]
buffer_8           (alloca        ) [ 00111111111111110000]
buffer_9           (alloca        ) [ 00111111111111110000]
buffer_10          (alloca        ) [ 00111111111111110000]
buffer_11          (alloca        ) [ 00111111111111110000]
buffer_12          (alloca        ) [ 00111111111111110000]
buffer_13          (alloca        ) [ 00111111111111110000]
buffer_14          (alloca        ) [ 00111111111111110000]
buffer_15          (alloca        ) [ 00111111111111110000]
buffer_16          (alloca        ) [ 00111111111111110000]
buffer_17          (alloca        ) [ 00111111111111110000]
buffer_18          (alloca        ) [ 00111111111111110000]
buffer_19          (alloca        ) [ 00111111111111110000]
buffer_20          (alloca        ) [ 00111111111111110000]
buffer_21          (alloca        ) [ 00111111111111110000]
buffer_22          (alloca        ) [ 00111111111111110000]
buffer_23          (alloca        ) [ 00111111111111110000]
buffer_24          (alloca        ) [ 00111111111111110000]
buffer_25          (alloca        ) [ 00111111111111110000]
buffer_26          (alloca        ) [ 00111111111111110000]
buffer_27          (alloca        ) [ 00111111111111110000]
buffer_28          (alloca        ) [ 00111111111111110000]
buffer_29          (alloca        ) [ 00111111111111110000]
buffer_30          (alloca        ) [ 00111111111111110000]
buffer_31          (alloca        ) [ 00111111111111110000]
interHash          (alloca        ) [ 00111111111111110000]
wordsout           (alloca        ) [ 00111111111111110000]
message            (alloca        ) [ 00111111111111110000]
interHash_addr     (getelementptr ) [ 00111111111111111111]
store_ln7          (store         ) [ 00000000000000000000]
interHash_addr_1   (getelementptr ) [ 00111111111111111111]
store_ln7          (store         ) [ 00000000000000000000]
store_ln4          (store         ) [ 00000000000000000000]
interHash_addr_2   (getelementptr ) [ 00011111111111111110]
store_ln7          (store         ) [ 00000000000000000000]
interHash_addr_3   (getelementptr ) [ 00011111111111111110]
store_ln7          (store         ) [ 00000000000000000000]
interHash_addr_4   (getelementptr ) [ 00001111111111111100]
store_ln8          (store         ) [ 00000000000000000000]
interHash_addr_5   (getelementptr ) [ 00001111111111111100]
store_ln8          (store         ) [ 00000000000000000000]
size_read          (read          ) [ 00000111111111110000]
spectopmodule_ln3  (spectopmodule ) [ 00000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000]
interHash_addr_6   (getelementptr ) [ 00000111111111111000]
store_ln8          (store         ) [ 00000000000000000000]
interHash_addr_7   (getelementptr ) [ 00000111111111111000]
store_ln8          (store         ) [ 00000000000000000000]
br_ln13            (br            ) [ 00001111111111110000]
addSize            (phi           ) [ 00000110000000000000]
iterneeded         (phi           ) [ 00000111111111110000]
br_ln13            (br            ) [ 00000000000000000000]
counter_load_1     (load          ) [ 00000010000000000000]
tmp                (partselect    ) [ 00000011000000000000]
call_ln0           (call          ) [ 00000000000000000000]
specloopname_ln13  (specloopname  ) [ 00000000000000000000]
addSize_1_loc_load (load          ) [ 00000111111111110000]
or_ln              (bitconcatenate) [ 00000000100000000000]
br_ln25            (br            ) [ 00000000000000000000]
call_ln15          (call          ) [ 00000000000000000000]
addSize_2_loc_load (load          ) [ 00000111111111110000]
br_ln0             (br            ) [ 00000111111111110000]
counter_load       (load          ) [ 00000000000000000000]
counter_5          (add           ) [ 00000000000000000000]
store_ln4          (store         ) [ 00000000000000000000]
call_ln0           (call          ) [ 00000000000000000000]
br_ln0             (br            ) [ 00000111111111110000]
addSize_2          (phi           ) [ 00001100000111110000]
call_ln0           (call          ) [ 00000000000000000000]
call_ln51          (call          ) [ 00000000000000000000]
iterneeded_1       (phi           ) [ 00001100000111110000]
call_ln0           (call          ) [ 00000000000000000000]
br_ln13            (br            ) [ 00001111111111110000]
interHash_load     (load          ) [ 00000000000000000111]
interHash_load_1   (load          ) [ 00000000000000000111]
interHash_load_2   (load          ) [ 00000000000000000011]
interHash_load_3   (load          ) [ 00000000000000000011]
interHash_load_4   (load          ) [ 00000000000000000001]
interHash_load_5   (load          ) [ 00000000000000000001]
interHash_load_6   (load          ) [ 00000000000000000000]
interHash_load_7   (load          ) [ 00000000000000000000]
tmp_6              (bitconcatenate) [ 00000000000000000000]
write_ln56         (write         ) [ 00000000000000000000]
ret_ln57           (ret           ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bitstream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitstream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kValues">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kValues"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512Accel_Pipeline_VITIS_LOOP_15_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i118.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i118.i10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512Accel_Pipeline_VITIS_LOOP_26_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512Accel_Pipeline_VITIS_LOOP_38_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512Accel_Pipeline_VITIS_LOOP_46_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunkProcessor"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha512Accel_Pipeline_VITIS_LOOP_52_7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="counter_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="addSize_2_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addSize_2_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="addSize_1_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addSize_1_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buffer_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buffer_1_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buffer_2_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buffer_3_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buffer_4_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buffer_5_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buffer_6_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="buffer_7_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_7/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="buffer_8_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_8/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="buffer_9_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_9/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="buffer_10_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_10/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="buffer_11_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_11/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buffer_12_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_12/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="buffer_13_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_13/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="buffer_14_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_14/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="buffer_15_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_15/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="buffer_16_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_16/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="buffer_17_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_17/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="buffer_18_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_18/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="buffer_19_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_19/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="buffer_20_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_20/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="buffer_21_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_21/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="buffer_22_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_22/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="buffer_23_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_23/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="buffer_24_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_24/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="buffer_25_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_25/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="buffer_26_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_26/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="buffer_27_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_27/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="buffer_28_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_28/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="buffer_29_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_29/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="buffer_30_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_30/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="buffer_31_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_31/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="interHash_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="interHash/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="wordsout_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wordsout/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="message_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="message/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="size_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="128" slack="0"/>
<pin id="254" dir="0" index="1" bw="128" slack="0"/>
<pin id="255" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="write_ln56_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="512" slack="0"/>
<pin id="261" dir="0" index="2" bw="512" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln56/19 "/>
</bind>
</comp>

<comp id="265" class="1004" name="interHash_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="0"/>
<pin id="278" dir="0" index="4" bw="3" slack="0"/>
<pin id="279" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="280" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="64" slack="0"/>
<pin id="281" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln7/1 store_ln7/1 store_ln7/2 store_ln7/2 store_ln8/3 store_ln8/3 store_ln8/4 store_ln8/4 interHash_load/5 interHash_load_1/5 interHash_load_2/16 interHash_load_3/16 interHash_load_4/17 interHash_load_5/17 interHash_load_6/18 interHash_load_7/18 "/>
</bind>
</comp>

<comp id="284" class="1004" name="interHash_addr_1_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="interHash_addr_2_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="3" slack="0"/>
<pin id="298" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_2/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="interHash_addr_3_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_3/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="interHash_addr_4_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_4/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="interHash_addr_5_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="4" slack="0"/>
<pin id="325" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_5/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="interHash_addr_6_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_6/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="interHash_addr_7_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="interHash_addr_7/4 "/>
</bind>
</comp>

<comp id="348" class="1005" name="addSize_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addSize (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="addSize_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="addSize/5 "/>
</bind>
</comp>

<comp id="360" class="1005" name="iterneeded_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="iterneeded (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="iterneeded_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iterneeded/5 "/>
</bind>
</comp>

<comp id="371" class="1005" name="addSize_2_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addSize_2 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="addSize_2_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="2"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="addSize_2/11 "/>
</bind>
</comp>

<comp id="384" class="1005" name="iterneeded_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="iterneeded_1 (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="iterneeded_1_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="6"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="1" slack="5"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iterneeded_1/15 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="0" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="128" slack="0"/>
<pin id="403" dir="0" index="3" bw="1" slack="0"/>
<pin id="404" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="405" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="406" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="407" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="408" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="409" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="410" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="411" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="412" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="413" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="414" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="415" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="416" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="417" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="418" dir="0" index="18" bw="1" slack="2147483647"/>
<pin id="419" dir="0" index="19" bw="1" slack="2147483647"/>
<pin id="420" dir="0" index="20" bw="1" slack="2147483647"/>
<pin id="421" dir="0" index="21" bw="1" slack="2147483647"/>
<pin id="422" dir="0" index="22" bw="1" slack="2147483647"/>
<pin id="423" dir="0" index="23" bw="1" slack="2147483647"/>
<pin id="424" dir="0" index="24" bw="1" slack="2147483647"/>
<pin id="425" dir="0" index="25" bw="1" slack="2147483647"/>
<pin id="426" dir="0" index="26" bw="1" slack="2147483647"/>
<pin id="427" dir="0" index="27" bw="1" slack="2147483647"/>
<pin id="428" dir="0" index="28" bw="1" slack="2147483647"/>
<pin id="429" dir="0" index="29" bw="1" slack="2147483647"/>
<pin id="430" dir="0" index="30" bw="1" slack="2147483647"/>
<pin id="431" dir="0" index="31" bw="1" slack="2147483647"/>
<pin id="432" dir="0" index="32" bw="1" slack="2147483647"/>
<pin id="433" dir="0" index="33" bw="1" slack="2147483647"/>
<pin id="434" dir="0" index="34" bw="1" slack="2147483647"/>
<pin id="435" dir="0" index="35" bw="1" slack="2147483647"/>
<pin id="436" dir="0" index="36" bw="128" slack="1"/>
<pin id="437" dir="0" index="37" bw="1" slack="4"/>
<pin id="438" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="0" slack="0"/>
<pin id="444" dir="0" index="1" bw="128" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="447" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="448" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="449" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="450" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="451" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="452" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="453" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="454" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="455" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="456" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="457" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="458" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="459" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="460" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="461" dir="0" index="18" bw="1" slack="2147483647"/>
<pin id="462" dir="0" index="19" bw="1" slack="2147483647"/>
<pin id="463" dir="0" index="20" bw="1" slack="2147483647"/>
<pin id="464" dir="0" index="21" bw="1" slack="2147483647"/>
<pin id="465" dir="0" index="22" bw="1" slack="2147483647"/>
<pin id="466" dir="0" index="23" bw="1" slack="2147483647"/>
<pin id="467" dir="0" index="24" bw="1" slack="2147483647"/>
<pin id="468" dir="0" index="25" bw="1" slack="2147483647"/>
<pin id="469" dir="0" index="26" bw="1" slack="2147483647"/>
<pin id="470" dir="0" index="27" bw="1" slack="2147483647"/>
<pin id="471" dir="0" index="28" bw="1" slack="2147483647"/>
<pin id="472" dir="0" index="29" bw="1" slack="2147483647"/>
<pin id="473" dir="0" index="30" bw="1" slack="2147483647"/>
<pin id="474" dir="0" index="31" bw="1" slack="2147483647"/>
<pin id="475" dir="0" index="32" bw="1" slack="2147483647"/>
<pin id="476" dir="0" index="33" bw="1" slack="2147483647"/>
<pin id="477" dir="0" index="34" bw="1" slack="2147483647"/>
<pin id="478" dir="0" index="35" bw="128" slack="3"/>
<pin id="479" dir="0" index="36" bw="1" slack="6"/>
<pin id="480" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_sha512Accel_Pipeline_VITIS_LOOP_38_4_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="0" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="486" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="487" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="488" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="489" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="490" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="491" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="492" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="493" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="494" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="495" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="496" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="497" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="498" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="499" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="500" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="501" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="502" dir="0" index="18" bw="1" slack="2147483647"/>
<pin id="503" dir="0" index="19" bw="1" slack="2147483647"/>
<pin id="504" dir="0" index="20" bw="1" slack="2147483647"/>
<pin id="505" dir="0" index="21" bw="1" slack="2147483647"/>
<pin id="506" dir="0" index="22" bw="1" slack="2147483647"/>
<pin id="507" dir="0" index="23" bw="1" slack="2147483647"/>
<pin id="508" dir="0" index="24" bw="1" slack="2147483647"/>
<pin id="509" dir="0" index="25" bw="1" slack="2147483647"/>
<pin id="510" dir="0" index="26" bw="1" slack="2147483647"/>
<pin id="511" dir="0" index="27" bw="1" slack="2147483647"/>
<pin id="512" dir="0" index="28" bw="1" slack="2147483647"/>
<pin id="513" dir="0" index="29" bw="1" slack="2147483647"/>
<pin id="514" dir="0" index="30" bw="1" slack="2147483647"/>
<pin id="515" dir="0" index="31" bw="1" slack="2147483647"/>
<pin id="516" dir="0" index="32" bw="1" slack="2147483647"/>
<pin id="517" dir="0" index="33" bw="128" slack="3"/>
<pin id="518" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_sha512Accel_Pipeline_VITIS_LOOP_46_5_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="0" slack="0"/>
<pin id="522" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="524" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="525" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="526" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="527" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="528" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="529" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="530" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="531" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="532" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="533" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="534" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="535" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="536" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="537" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="538" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="539" dir="0" index="18" bw="1" slack="2147483647"/>
<pin id="540" dir="0" index="19" bw="1" slack="2147483647"/>
<pin id="541" dir="0" index="20" bw="1" slack="2147483647"/>
<pin id="542" dir="0" index="21" bw="1" slack="2147483647"/>
<pin id="543" dir="0" index="22" bw="1" slack="2147483647"/>
<pin id="544" dir="0" index="23" bw="1" slack="2147483647"/>
<pin id="545" dir="0" index="24" bw="1" slack="2147483647"/>
<pin id="546" dir="0" index="25" bw="1" slack="2147483647"/>
<pin id="547" dir="0" index="26" bw="1" slack="2147483647"/>
<pin id="548" dir="0" index="27" bw="1" slack="2147483647"/>
<pin id="549" dir="0" index="28" bw="1" slack="2147483647"/>
<pin id="550" dir="0" index="29" bw="1" slack="2147483647"/>
<pin id="551" dir="0" index="30" bw="1" slack="2147483647"/>
<pin id="552" dir="0" index="31" bw="1" slack="2147483647"/>
<pin id="553" dir="0" index="32" bw="1" slack="2147483647"/>
<pin id="554" dir="0" index="33" bw="1" slack="2147483647"/>
<pin id="555" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_chunkProcessor_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="0" slack="0"/>
<pin id="559" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="560" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="561" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="562" dir="0" index="4" bw="64" slack="0"/>
<pin id="563" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_sha512Accel_Pipeline_VITIS_LOOP_52_7_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="0" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="570" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="128" slack="4"/>
<pin id="574" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_load_1/5 counter_load/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln4_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="128" slack="0"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="118" slack="0"/>
<pin id="583" dir="0" index="1" bw="128" slack="0"/>
<pin id="584" dir="0" index="2" bw="5" slack="0"/>
<pin id="585" dir="0" index="3" bw="8" slack="0"/>
<pin id="586" dir="1" index="4" bw="118" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="addSize_1_loc_load_load_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="6"/>
<pin id="593" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addSize_1_loc_load/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="or_ln_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="128" slack="0"/>
<pin id="596" dir="0" index="1" bw="118" slack="2"/>
<pin id="597" dir="0" index="2" bw="8" slack="0"/>
<pin id="598" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="addSize_2_loc_load_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="8"/>
<pin id="604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addSize_2_loc_load/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="counter_5_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="128" slack="0"/>
<pin id="607" dir="0" index="1" bw="12" slack="0"/>
<pin id="608" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_5/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln4_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="128" slack="0"/>
<pin id="613" dir="0" index="1" bw="128" slack="8"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_6_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="512" slack="0"/>
<pin id="618" dir="0" index="1" bw="64" slack="0"/>
<pin id="619" dir="0" index="2" bw="64" slack="0"/>
<pin id="620" dir="0" index="3" bw="64" slack="1"/>
<pin id="621" dir="0" index="4" bw="64" slack="1"/>
<pin id="622" dir="0" index="5" bw="64" slack="2"/>
<pin id="623" dir="0" index="6" bw="64" slack="2"/>
<pin id="624" dir="0" index="7" bw="64" slack="3"/>
<pin id="625" dir="0" index="8" bw="64" slack="3"/>
<pin id="626" dir="1" index="9" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/19 "/>
</bind>
</comp>

<comp id="631" class="1005" name="counter_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="128" slack="0"/>
<pin id="633" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="counter "/>
</bind>
</comp>

<comp id="638" class="1005" name="addSize_2_loc_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="6"/>
<pin id="640" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="addSize_2_loc "/>
</bind>
</comp>

<comp id="644" class="1005" name="addSize_1_loc_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="4"/>
<pin id="646" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="addSize_1_loc "/>
</bind>
</comp>

<comp id="650" class="1005" name="interHash_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="7"/>
<pin id="652" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="interHash_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="interHash_addr_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="7"/>
<pin id="657" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="interHash_addr_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="interHash_addr_2_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="5"/>
<pin id="662" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="interHash_addr_2 "/>
</bind>
</comp>

<comp id="665" class="1005" name="interHash_addr_3_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="5"/>
<pin id="667" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="interHash_addr_3 "/>
</bind>
</comp>

<comp id="670" class="1005" name="interHash_addr_4_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="3"/>
<pin id="672" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="interHash_addr_4 "/>
</bind>
</comp>

<comp id="675" class="1005" name="interHash_addr_5_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="3"/>
<pin id="677" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="interHash_addr_5 "/>
</bind>
</comp>

<comp id="680" class="1005" name="size_read_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="128" slack="1"/>
<pin id="682" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="687" class="1005" name="interHash_addr_6_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="1"/>
<pin id="689" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="interHash_addr_6 "/>
</bind>
</comp>

<comp id="692" class="1005" name="interHash_addr_7_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="1"/>
<pin id="694" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="interHash_addr_7 "/>
</bind>
</comp>

<comp id="697" class="1005" name="counter_load_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="128" slack="1"/>
<pin id="699" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="counter_load_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="tmp_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="118" slack="2"/>
<pin id="704" dir="1" index="1" bw="118" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="707" class="1005" name="addSize_1_loc_load_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="2"/>
<pin id="709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="addSize_1_loc_load "/>
</bind>
</comp>

<comp id="711" class="1005" name="or_ln_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="128" slack="1"/>
<pin id="713" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="719" class="1005" name="interHash_load_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="3"/>
<pin id="721" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="interHash_load "/>
</bind>
</comp>

<comp id="724" class="1005" name="interHash_load_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="3"/>
<pin id="726" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="interHash_load_1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="interHash_load_2_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="2"/>
<pin id="731" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="interHash_load_2 "/>
</bind>
</comp>

<comp id="734" class="1005" name="interHash_load_3_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="64" slack="2"/>
<pin id="736" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="interHash_load_3 "/>
</bind>
</comp>

<comp id="739" class="1005" name="interHash_load_4_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="64" slack="1"/>
<pin id="741" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="interHash_load_4 "/>
</bind>
</comp>

<comp id="744" class="1005" name="interHash_load_5_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="1"/>
<pin id="746" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="interHash_load_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="98" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="4" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="240" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="282"><net_src comp="14" pin="0"/><net_sink comp="273" pin=4"/></net>

<net id="283"><net_src comp="265" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="289"><net_src comp="240" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="10" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="292"><net_src comp="16" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="293"><net_src comp="284" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="299"><net_src comp="12" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="20" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="273" pin=4"/></net>

<net id="302"><net_src comp="294" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="308"><net_src comp="12" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="24" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="310"><net_src comp="26" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="311"><net_src comp="303" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="319"><net_src comp="30" pin="0"/><net_sink comp="273" pin=4"/></net>

<net id="320"><net_src comp="312" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="326"><net_src comp="12" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="329"><net_src comp="321" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="335"><net_src comp="12" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="337"><net_src comp="58" pin="0"/><net_sink comp="273" pin=4"/></net>

<net id="338"><net_src comp="330" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="346"><net_src comp="62" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="347"><net_src comp="339" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="351"><net_src comp="64" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="352" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="363"><net_src comp="66" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="382"><net_src comp="371" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="376" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="387"><net_src comp="64" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="396"><net_src comp="384" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="384" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="390" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="439"><net_src comp="68" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="440"><net_src comp="352" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="441"><net_src comp="0" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="481"><net_src comp="84" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="482"><net_src comp="0" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="519"><net_src comp="86" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="556"><net_src comp="90" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="564"><net_src comp="92" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="6" pin="0"/><net_sink comp="557" pin=4"/></net>

<net id="571"><net_src comp="94" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="572" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="580"><net_src comp="18" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="587"><net_src comp="70" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="572" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="72" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="74" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="599"><net_src comp="80" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="82" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="601"><net_src comp="594" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="609"><net_src comp="572" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="88" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="627"><net_src comp="96" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="628"><net_src comp="273" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="629"><net_src comp="273" pin="7"/><net_sink comp="616" pin=2"/></net>

<net id="630"><net_src comp="616" pin="9"/><net_sink comp="258" pin=2"/></net>

<net id="634"><net_src comp="100" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="641"><net_src comp="104" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="442" pin=36"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="647"><net_src comp="108" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="399" pin=37"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="653"><net_src comp="265" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="658"><net_src comp="284" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="663"><net_src comp="294" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="668"><net_src comp="303" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="673"><net_src comp="312" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="678"><net_src comp="321" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="683"><net_src comp="252" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="399" pin=36"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="442" pin=35"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="483" pin=33"/></net>

<net id="690"><net_src comp="330" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="695"><net_src comp="339" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="700"><net_src comp="572" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="705"><net_src comp="581" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="710"><net_src comp="591" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="594" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="722"><net_src comp="273" pin="7"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="616" pin=8"/></net>

<net id="727"><net_src comp="273" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="616" pin=7"/></net>

<net id="732"><net_src comp="273" pin="7"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="616" pin=6"/></net>

<net id="737"><net_src comp="273" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="616" pin=5"/></net>

<net id="742"><net_src comp="273" pin="7"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="616" pin=4"/></net>

<net id="747"><net_src comp="273" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="616" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {19 }
 - Input state : 
	Port: sha512Accel : bitstream | {5 6 7 8 }
	Port: sha512Accel : size | {4 }
	Port: sha512Accel : kValues | {12 13 }
  - Chain level:
	State 1
		interHash_addr : 1
		store_ln7 : 2
		interHash_addr_1 : 1
		store_ln7 : 2
		store_ln4 : 1
	State 2
		store_ln7 : 1
		store_ln7 : 1
	State 3
		store_ln8 : 1
		store_ln8 : 1
	State 4
		store_ln8 : 1
		store_ln8 : 1
	State 5
		br_ln13 : 1
		call_ln0 : 1
		tmp : 1
	State 6
	State 7
		br_ln25 : 1
		call_ln15 : 1
	State 8
	State 9
		counter_5 : 1
		store_ln4 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		tmp_6 : 1
		write_ln56 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399 |    0    |  46.008 |   279   |   727   |    0    |
|          | grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442 |    0    |  46.008 |   278   |   729   |    0    |
|   call   | grp_sha512Accel_Pipeline_VITIS_LOOP_38_4_fu_483 |    0    |    0    |    19   |    85   |    0    |
|          | grp_sha512Accel_Pipeline_VITIS_LOOP_46_5_fu_520 |    0    |  82.816 |   341   |   1130  |    0    |
|          |            grp_chunkProcessor_fu_557            |    8    | 21.4894 |   2675  |   2198  |    0    |
|          | grp_sha512Accel_Pipeline_VITIS_LOOP_52_7_fu_566 |    0    |  1.294  |    71   |    35   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                 counter_5_fu_605                |    0    |    0    |    0    |   135   |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |              size_read_read_fu_252              |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   write  |             write_ln56_write_fu_258             |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|partselect|                    tmp_fu_581                   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                   or_ln_fu_594                  |    0    |    0    |    0    |    0    |    0    |
|          |                   tmp_6_fu_616                  |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                 |    8    | 197.615 |   3663  |   5039  |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|  buffer |    0   |    2   |    1   |    0   |
| buffer_1|    0   |    2   |    1   |    0   |
|buffer_10|    0   |    2   |    1   |    0   |
|buffer_11|    0   |    2   |    1   |    0   |
|buffer_12|    0   |    2   |    1   |    0   |
|buffer_13|    0   |    2   |    1   |    0   |
|buffer_14|    0   |    2   |    1   |    0   |
|buffer_15|    0   |    2   |    1   |    0   |
|buffer_16|    0   |    2   |    1   |    0   |
|buffer_17|    0   |    2   |    1   |    0   |
|buffer_18|    0   |    2   |    1   |    0   |
|buffer_19|    0   |    2   |    1   |    0   |
| buffer_2|    0   |    2   |    1   |    0   |
|buffer_20|    0   |    2   |    1   |    0   |
|buffer_21|    0   |    2   |    1   |    0   |
|buffer_22|    0   |    2   |    1   |    0   |
|buffer_23|    0   |    2   |    1   |    0   |
|buffer_24|    0   |    2   |    1   |    0   |
|buffer_25|    0   |    2   |    1   |    0   |
|buffer_26|    0   |    2   |    1   |    0   |
|buffer_27|    0   |    2   |    1   |    0   |
|buffer_28|    0   |    2   |    1   |    0   |
|buffer_29|    0   |    2   |    1   |    0   |
| buffer_3|    0   |    2   |    1   |    0   |
|buffer_30|    0   |    2   |    1   |    0   |
|buffer_31|    0   |    2   |    1   |    0   |
| buffer_4|    0   |    2   |    1   |    0   |
| buffer_5|    0   |    2   |    1   |    0   |
| buffer_6|    0   |    2   |    1   |    0   |
| buffer_7|    0   |    2   |    1   |    0   |
| buffer_8|    0   |    2   |    1   |    0   |
| buffer_9|    0   |    2   |    1   |    0   |
|interHash|    0   |   128  |    8   |    0   |
| kValues |    2   |    0   |    0   |    -   |
| message |    2   |    0   |    0   |    0   |
| wordsout|    0   |   64   |    8   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    4   |   256  |   48   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|addSize_1_loc_load_reg_707|    1   |
|   addSize_1_loc_reg_644  |    1   |
|   addSize_2_loc_reg_638  |    1   |
|     addSize_2_reg_371    |    1   |
|      addSize_reg_348     |    1   |
|  counter_load_1_reg_697  |   128  |
|      counter_reg_631     |   128  |
| interHash_addr_1_reg_655 |    3   |
| interHash_addr_2_reg_660 |    3   |
| interHash_addr_3_reg_665 |    3   |
| interHash_addr_4_reg_670 |    3   |
| interHash_addr_5_reg_675 |    3   |
| interHash_addr_6_reg_687 |    3   |
| interHash_addr_7_reg_692 |    3   |
|  interHash_addr_reg_650  |    3   |
| interHash_load_1_reg_724 |   64   |
| interHash_load_2_reg_729 |   64   |
| interHash_load_3_reg_734 |   64   |
| interHash_load_4_reg_739 |   64   |
| interHash_load_5_reg_744 |   64   |
|  interHash_load_reg_719  |   64   |
|   iterneeded_1_reg_384   |    1   |
|    iterneeded_reg_360    |    1   |
|       or_ln_reg_711      |   128  |
|     size_read_reg_680    |   128  |
|        tmp_reg_702       |   118  |
+--------------------------+--------+
|           Total          |  1045  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                grp_access_fu_273                |  p0  |   8  |   3  |   24   ||    0    ||    39   |
|                grp_access_fu_273                |  p1  |   4  |  64  |   256  ||    0    ||    9    |
|                grp_access_fu_273                |  p2  |   8  |   0  |    0   ||    0    ||    39   |
|                grp_access_fu_273                |  p4  |   4  |   3  |   12   ||    0    ||    9    |
|                 addSize_reg_348                 |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|                addSize_2_reg_371                |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|               iterneeded_1_reg_384              |  p0  |   3  |   1  |    3   ||    0    ||    9    |
| grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399 |  p2  |   2  |  128 |   256  ||    0    ||    9    |
| grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442 |  p1  |   2  |  128 |   256  ||    0    ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                      |      |      |      |   811  ||  13.438 ||    0    ||   141   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   197  |  3663  |  5039  |    0   |
|   Memory  |    4   |    -   |   256  |   48   |    0   |
|Multiplexer|    -   |   13   |    0   |   141  |    -   |
|  Register |    -   |    -   |  1045  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   12   |   211  |  4964  |  5228  |    0   |
+-----------+--------+--------+--------+--------+--------+
