FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * include/asm-parisc/irq.h
 *
 * Copyright 2005 Matthew Wilcox <matthew@wil.cx>
 */

#ifndef _ASM_PARISC_IRQ_H
/* bench 7975.0.0 7b89e611b7b1 */
/* bench 7975.0.1 2740a3744479 */
/* bench 7975.0.2 48667894a0a8 */
/* bench 7975.0.3 e78a8d5ef0f7 */
/* bench 7975.0.4 73f20f60d99a */
/* bench 7975.0.5 731f96bbe5ad */
#define _ASM_PARISC_IRQ_H

#include <linux/cpumask.h>
#include <asm/types.h>

#define NO_IRQ		(-1)

#ifdef CONFIG_GSC
#define GSC_IRQ_BASE	16
#define GSC_IRQ_MAX	63
#define CPU_IRQ_BASE	64
#else
#define CPU_IRQ_BASE	16
#endif

#define TIMER_IRQ	(CPU_IRQ_BASE + 0)
/* bench 12576.1.0 ed1b9b0b56f1 */
/* bench 12576.1.1 82ef30040316 */
/* bench 12576.1.2 2708a7e0fed5 */
/* bench 12576.1.3 d2b06b53cd4c */
/* bench 12576.1.4 312077d8d5ef */
/* bench 12576.1.5 532da34c4809 */
/* bench 12576.1.6 ad30bcc7bf91 */
/* bench 12576.1.7 98dde5c727fd */
/* bench 12576.1.8 8eb9af857b8b */
/* bench 12576.1.9 25699282418b */
#define	IPI_IRQ		(CPU_IRQ_BASE + 1)
#define CPU_IRQ_MAX	(CPU_IRQ_BASE + (BITS_PER_LONG - 1))

#define NR_IRQS		(CPU_IRQ_MAX + 1)

static __inline__ int irq_canonicalize(int irq)
{
	return (irq == 2) ? 9 : irq;
}

struct irq_chip;
struct irq_data;

void cpu_ack_irq(struct irq_data *d);
void cpu_eoi_irq(struct irq_data *d);

extern int txn_alloc_irq(unsigned int nbits);
extern int txn_claim_irq(int);
extern unsigned int txn_alloc_data(unsigned int);
extern unsigned long txn_alloc_addr(unsigned int);
extern unsigned long txn_affinity_addr(unsigned int irq, int cpu);

extern int cpu_claim_irq(unsigned int irq, struct irq_chip *, void *);
extern int cpu_check_affinity(struct irq_data *d, const struct cpumask *dest);

#endif	/* _ASM_PARISC_IRQ_H */
