// Seed: 373178334
module module_0;
  wire id_1;
  tri0 id_2;
  wire id_3;
  ;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd45
) (
    input wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri0 _id_4
);
  logic [1 : id_4] id_6;
  logic id_7;
  ;
  assign id_7 = 1 - id_3;
  task id_8;
    if (1'h0) if (-1'b0) if (1) id_8 <= #1  (id_0) - 1;
  endtask
  always $clog2(97);
  ;
  wire id_9, id_10, id_11;
  assign id_2 = -1;
  logic id_12;
  module_0 modCall_1 ();
endmodule
