// Seed: 3644465693
module module_0 (
    output supply1 id_0,
    input  uwire   id_1
);
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply1 id_3,
    input wand id_4,
    output wor id_5,
    output logic id_6,
    input wand id_7,
    output wire id_8,
    input supply0 id_9,
    input tri1 id_10,
    output uwire id_11
);
  always #1
    if (1'b0) id_6 <= #1 1'b0;
    else begin
      id_0 <= 1'h0;
      if (1) id_8 = 1;
    end
  module_0(
      id_5, id_4
  );
  assign id_6 = 1;
  wire id_13;
endmodule
