#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep 10 19:39:31 2020
# Process ID: 28579
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_1
# Command line: vivado project_1.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
close_design
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property is_enabled false [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.xci]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
reset_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
export_ip_user_files -of_objects  [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset FIFO_10] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
synth_design -rtl -name rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
set_msg_config -suppress -id {DRC LUTLP-1} -string {{CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is my_design/p_1_in. Please evaluate your design. The cells in the loop are: my_design/FIFO_10_inst_i_3.} } 
set_msg_config -suppress -id {DRC LUTLP-1} -string {{ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is my_design/p_1_in. Please evaluate your design. The cells in the loop are: my_design/FIFO_10_inst_i_3.} } 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
config_webtalk -user off
reset_msg_config  -ruleid {2} -suppress
reset_msg_config  -ruleid {1} -suppress
reset_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
close [ open /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/Hard_Sync_Chain.v w ]
add_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/Hard_Sync_Chain.v
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
synth_design -rtl -name rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
refresh_design
close_design
close [ open /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/test_bench_HARD_SYNC.v w ]
add_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/test_bench_HARD_SYNC.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_bench_HARD_SYNC [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source test_bench_HARD_SYNC.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_ports CLK_IN]
startgroup
set_property -dict [list CONFIG.PSU__FPGA_PL0_ENABLE {1} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {200}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_lpd_aclk]
save_bd_design
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
delete_bd_objs [get_bd_cells axis_data_fifo_0]
startgroup
set_property -dict [list CONFIG.c_include_mm2s {0}] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S]
endgroup
startgroup
set_property -dict [list CONFIG.c_include_s2mm_dre {1}] [get_bd_cells axi_dma_0]
endgroup
delete_bd_objs [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
startgroup
set_property -dict [list CONFIG.c_s2mm_burst_size {64}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file /home/rsaradhy/Work/trenz/vivado/project_1/main.xsa
startgroup
set_property -dict [list CONFIG.PSU__FPGA_PL0_ENABLE {0}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
create_bd_port -dir I -type clk -freq_hz 160000000 CLK_IN
set_property location {-216 272} [get_bd_ports CLK_IN]
set_property location {-258 411} [get_bd_ports CLK_IN]
set_property location {-253 412} [get_bd_ports CLK_IN]
connect_bd_net [get_bd_ports CLK_IN] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_lpd_aclk]
validate_bd_design
set_property is_enabled false [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/test_bench_HARD_SYNC.v]
move_files -fileset sim_1 [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/test_bench_HARD_SYNC.v]
set_property is_enabled true [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/test_bench_HARD_SYNC.v]
set_property location {-260 272} [get_bd_ports FrameSize]
set_property location {-246 169} [get_bd_ports CLK_IN]
set_property location {-243 149} [get_bd_ports CLK]
startgroup
set_property -dict [list CONFIG.c_include_s2mm_dre {0} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_axi_smc_0_synth_1
reset_run design_1_zynq_ultra_ps_e_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file /home/rsaradhy/Work/trenz/vivado/project_1/main.xsa
startgroup
set_property -dict [list CONFIG.c_sg_length_width {23}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file /home/rsaradhy/Work/trenz/vivado/project_1/main.xsa
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
startgroup
set_property -dict [list CONFIG.c_sg_length_width {26} CONFIG.c_s2mm_burst_size {64}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
reset_run design_1_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file /home/rsaradhy/Work/trenz/vivado/project_1/main.xsa
startgroup
set_property -dict [list CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name data_transfer_v1_0_project -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.tmp/data_transfer_v1_0_project /home/rsaradhy/Work/trenz/mycores/ip_repo/data_transfer_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "C_M_AXIS_TDATA_WIDTH" -component [ipx::current_core] ]
set_property value_validation_list {32 64 128 256 512 1024} [ipx::get_user_parameters C_M_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/rsaradhy/Work/trenz/mycores/ip_repo
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:data_transfer:1.0 [get_ips  design_1_data_transfer_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_data_transfer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_zynq_ultra_ps_e_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_zynq_ultra_ps_e_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps8_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_data_transfer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_axi_smc_0_synth_1 design_1_data_transfer_0_0_synth_1}
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run design_1_data_transfer_0_0_synth_1
reset_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
set_property -dict [list CONFIG.C_M_AXIS_TDATA_WIDTH {256}] [get_bd_cells data_transfer_0]
endgroup
validate_bd_design
startgroup
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
startgroup
set_property -dict [list CONFIG.c_addr_width {64}] [get_bd_cells axi_dma_0]
endgroup
delete_bd_objs [get_bd_nets TDATA_1] [get_bd_ports TDATA]
undo
delete_bd_objs [get_bd_nets TDATA_1]
delete_bd_objs [get_bd_ports TDATA]
startgroup
create_bd_port -dir I -from 255 -to 0 -type data TDATA
connect_bd_net [get_bd_pins /data_transfer_0/TDATA] [get_bd_ports TDATA]
endgroup
delete_bd_objs [get_bd_nets TSTRB_1] [get_bd_ports TSTRB]
startgroup
create_bd_port -dir I -from 31 -to 0 -type data TSTRB
connect_bd_net [get_bd_pins /data_transfer_0/TSTRB] [get_bd_ports TSTRB]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_axi_smc_0_synth_1
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.C_M_AXIS_TDATA_WIDTH {1024}] [get_bd_cells data_transfer_0]
endgroup
delete_bd_objs [get_bd_nets TDATA_1] [get_bd_ports TDATA]
startgroup
create_bd_port -dir I -from 1023 -to 0 -type data TDATA
connect_bd_net [get_bd_pins /data_transfer_0/TDATA] [get_bd_ports TDATA]
endgroup
delete_bd_objs [get_bd_nets TSTRB_1] [get_bd_ports TSTRB]
startgroup
create_bd_port -dir I -from 127 -to 0 -type data TSTRB
connect_bd_net [get_bd_pins /data_transfer_0/TSTRB] [get_bd_ports TSTRB]
endgroup
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
validate_bd_design -force
save_bd_design
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_data_transfer_0_0_synth_1
reset_run design_1_axi_smc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property -dict [list CONFIG.Input_Depth {4096} CONFIG.Output_Depth {4096} CONFIG.Data_Count_Width {12} CONFIG.Write_Data_Count_Width {12} CONFIG.Read_Data_Count_Width {12} CONFIG.Full_Threshold_Assert_Value {4092} CONFIG.Full_Threshold_Negate_Value {4091}] [get_ips FIFO_10]
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
catch { config_ip_cache -export [get_ips -all FIFO_10] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
launch_runs -jobs 12 FIFO_10_synth_1
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Depth {16384} CONFIG.Output_Depth {16384} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {14} CONFIG.Write_Data_Count_Width {14} CONFIG.Read_Data_Count_Width {14} CONFIG.Read_Clock_Frequency {1} CONFIG.Write_Clock_Frequency {1} CONFIG.Full_Threshold_Assert_Value {16383} CONFIG.Full_Threshold_Negate_Value {16382} CONFIG.Enable_Safety_Circuit {true}] [get_ips FIFO_10]
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
catch { config_ip_cache -export [get_ips -all FIFO_10] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -no_script -sync -force -quiet
reset_run FIFO_10_synth_1
launch_runs -jobs 12 FIFO_10_synth_1
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run FIFO_10_synth_1
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Reset_Type {Synchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {15} CONFIG.Write_Data_Count_Width {15} CONFIG.Read_Data_Count_Width {15} CONFIG.Enable_Safety_Circuit {false}] [get_ips FIFO_10]
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
catch { config_ip_cache -export [get_ips -all FIFO_10] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -no_script -sync -force -quiet
launch_runs -jobs 12 FIFO_10_synth_1
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Distributed_RAM}] [get_ips FIFO_10]
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
catch { config_ip_cache -export [get_ips -all FIFO_10] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -no_script -sync -force -quiet
reset_run FIFO_10_synth_1
launch_runs -jobs 12 FIFO_10_synth_1
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Input_Depth {8192} CONFIG.Output_Depth {8192} CONFIG.Data_Count_Width {14} CONFIG.Write_Data_Count_Width {14} CONFIG.Read_Data_Count_Width {14} CONFIG.Full_Threshold_Assert_Value {8191} CONFIG.Full_Threshold_Negate_Value {8190}] [get_ips FIFO_10]
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
catch { config_ip_cache -export [get_ips -all FIFO_10] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -no_script -sync -force -quiet
reset_run FIFO_10_synth_1
launch_runs -jobs 12 FIFO_10_synth_1
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property -dict [list CONFIG.Input_Depth {4096} CONFIG.Output_Depth {4096} CONFIG.Data_Count_Width {13} CONFIG.Write_Data_Count_Width {13} CONFIG.Read_Data_Count_Width {13} CONFIG.Full_Threshold_Assert_Value {4095} CONFIG.Full_Threshold_Negate_Value {4094}] [get_ips FIFO_10]
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
catch { config_ip_cache -export [get_ips -all FIFO_10] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -no_script -sync -force -quiet
reset_run FIFO_10_synth_1
launch_runs -jobs 12 FIFO_10_synth_1
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_M_AXIS_TDATA_WIDTH {256}] [get_bd_cells data_transfer_0]
endgroup
delete_bd_objs [get_bd_nets TDATA_1] [get_bd_ports TDATA]
delete_bd_objs [get_bd_nets TSTRB_1] [get_bd_ports TSTRB]
startgroup
create_bd_port -dir I -from 255 -to 0 -type data TDATA
connect_bd_net [get_bd_pins /data_transfer_0/TDATA] [get_bd_ports TDATA]
endgroup
startgroup
create_bd_port -dir I -from 31 -to 0 -type data TSTRB
connect_bd_net [get_bd_pins /data_transfer_0/TSTRB] [get_bd_ports TSTRB]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_s2mm_burst_size {128}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
close_sim
