(set-info :smt-lib-version 2.6)
(set-logic QF_NRA)
(set-info :source |
Generated by: Ali K. Uncu, Matthew England, and James H. Davenport
Generated on: 2022-02-01

Generator: SUMCracker-ProveInequality function by Manuel Kauers ("https://www3.risc.jku.at/research/combinat/software/ergosum/RISC/SumCracker.html")
Translated to SMT-Lib by Maple SMTLIB package.

Application: Automated proof of (4.23) in 
D.S. Mitrinovic, Elementary Inequalities, P. Noordhoff ltd - Groningen, (1964)
("https://www.isinj.com/mt-usamo/Elementary%20Inequalities%20-%20Mitrinovic,%20et.%20al.%20(1964,%20Noordhoff).pdf")

All denominators in the original CAD call got cleared by introducing disjunctions with sign conditions:
a/b == c/d --> a d==b c && b<>0 && d<>0
a/b >= c  --> a >=b c && b >0  or ( a <= b c && b < 0)
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :status unsat)
(set-info :category "industrial")

(declare-fun V1 () Real)
(declare-fun V2 () Real)
(declare-fun V3 () Real)
(declare-fun V4 () Real)
(declare-fun V5 () Real)
(declare-fun V6 () Real)
(assert (and (< 1 V4) (< 1 (+ V2 V4)) (or (and (< 0 V6) (< V6 V5)) (and (< V6 0) (< V5 V6))) (or (and (< 0 (* V6 2)) (< (* V6 2) (* (+ 1 V2) V5))) (and (< (* V6 2) 0) (< (* (+ 1 V2) V5) (* V6 2)))) (<= 1 V1) (<= 1 V2) (<= 1 V3) (<= 0 V3) (or (and (< 0 V6) (<= (* (+ 1 V4) V6) (* (+ 1 V3) V5))) (and (< V6 0) (<= (* (+ 1 V3) V5) (* (+ 1 V4) V6)))) (or (and (< 0 (* V6 2)) (< (* (+ 1 V2) (+ 2 V3) V5) (* (* (+ 1 V2 V4) V6) 2))) (and (< (* V6 2) 0) (< (* (* (+ 1 V2 V4) V6) 2) (* (+ 1 V2) (+ 2 V3) V5))))))
(check-sat)
(exit)




















