INFO-FLOW: Workspace C:/work/zynq/hls/hls_projects/sobel_edge/solution1 opened at Wed Jun 03 20:19:40 +0900 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.132 sec.
Command     ap_source done; 0.132 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 0.96 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.058 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.254 sec.
Execute   set_part xczu3eg-sbva484-1-e -tool vivado 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu3eg 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'sobel_edge/src/sobel_operator.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling sobel_edge/src/sobel_operator.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted sobel_edge/src/sobel_operator.cpp 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "sobel_edge/src/sobel_operator.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E sobel_edge/src/sobel_operator.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp
Command       clang done; 1.457 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.851 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp"  -o "C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/useless.bc
Command       clang done; 4.261 sec.
INFO-FLOW: Done: GCC PP time: 7.6 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp std=gnu++98 -directive=C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.526 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp std=gnu++98 -directive=C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.954 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel_operator.pp.0.cpp.diag.yml C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel_operator.pp.0.cpp.out.log 2> C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/xilinx-dataflow-lawyer.sobel_operator.pp.0.cpp.err.log 
Command       ap_eval done; 1.199 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/tidy-3.1.sobel_operator.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/tidy-3.1.sobel_operator.pp.0.cpp.out.log 2> C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/tidy-3.1.sobel_operator.pp.0.cpp.err.log 
Command         ap_eval done; 2.529 sec.
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/xilinx-legacy-rewriter.sobel_operator.pp.0.cpp.out.log 2> C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/xilinx-legacy-rewriter.sobel_operator.pp.0.cpp.err.log 
Command         ap_eval done; 1.144 sec.
Command       tidy_31 done; 3.696 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.223 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.bc
Command       clang done; 4.736 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_operator.g.bc -hls-opt -except-internalize sobel_accel -LC:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 3.749 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 187.766 ; gain = 91.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 187.766 ; gain = 91.523
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.pp.bc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.987 sec.
Execute         llvm-ld C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.638 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.g.0.bc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<1080, 1920, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<1080, 1920, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<1080, 1920, 3>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::init' into 'hls::Mat<1080, 1920, 0>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 3>::init' into 'hls::Mat<1080, 1920, 3>::Mat.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2BGR, 0, 4096, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1534).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::write' into 'hls::Mat<1080, 1920, 0>::operator<<' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, double, double, double>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:363).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'hls::ConvertScaleAbs<3, 0, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2535).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'hls::Duplicate<1080, 1920, 0, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1563).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'hls::Duplicate<1080, 1920, 0, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1562).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:424).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:424).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::get_parameters<3, 3, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:434).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::get_parameters<3, 3, int>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:434).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:452).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:506).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::getval' into 'hls::Window<3, 3, unsigned char>::operator()' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::getval' into 'hls::Window<3, 1, unsigned char>::operator()' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::getval' into 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:493).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:493).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_pixels_right' into 'hls::Window<3, 3, unsigned char>::shift_right' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_right' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:499).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_right' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:499).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, ap_fixed<28, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, 3, 3>' into 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, unsigned char, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, 3, 3>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::read' into 'hls::Mat<1080, 1920, 0>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator>>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, double, double, double>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:359).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator>>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, double, double, double>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:358).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2BGR, 0, 4096, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator>>' into 'hls::Duplicate<1080, 1920, 0, 0>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1561).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::getval' into 'hls::Window<1, 3, ap_int<8> >::operator()' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2591).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2591).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::getval' into 'hls::Window<3, 1, ap_int<8> >::operator()' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2593).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2593).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_int<8> >::getval' into 'hls::Window<3, 3, ap_int<8> >::operator()' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<1, 0, 3, ap_int<8> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, ap_int<8> >::operator()' into 'hls::Sobel_kernel<0, 1, 3, ap_int<8> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2599).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_int<8>, 3, 3>' into 'hls::filter2d_kernel::apply<unsigned char, short, ap_int<8>, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:303).
INFO: [XFORM 203-603] Inlining function 'hls::filter2d_kernel::apply<unsigned char, short, ap_int<8>, 3, 3>' into 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::filter2d_kernel, hls::BORDER_DEFAULT>::filter<0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 3>::read' into 'hls::Mat<1080, 1920, 3>::operator>>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 3>::operator>>' into 'hls::ConvertScaleAbs<3, 0, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2530).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_addWeighted::apply<unsigned char, unsigned char, unsigned char, double>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, double, double, double>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2BGR, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2BGR, 0, 4096, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 3.039 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 425.547 ; gain = 329.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.g.1.bc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1534) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<28, 14, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<28, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<28, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GaussianBlur<3, 3, hls::BORDER_DEFAULT, 0, 0, 1080, 1920>' into 'hls::GaussianBlur<3, 3, 0, 0, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2688) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_int<16> >::operator()<20, 20, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<short, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<short, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<1, 0, 3, hls::BORDER_DEFAULT, 0, 3, 1080, 1920, 1080, 1920>' into 'hls::Sobel<1, 0, 3, 0, 3, 1080, 1920, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2627) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<0, 1, 3, hls::BORDER_DEFAULT, 0, 3, 1080, 1920, 1080, 1920>' into 'hls::Sobel<0, 1, 3, 0, 3, 1080, 1920, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2627) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'hls::abs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'hls::isnan' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:428) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::ConvertScaleAbs<3, 0, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2533) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, double>' into 'hls::ConvertScaleAbs<3, 0, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2533) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, double>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, double, double, double>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2BGR, 0, 4096, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1565->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
Command         transform done; 1.537 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.354 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 483.070 ; gain = 386.828
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.g.1.bc to C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.o.1.bc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'sobel_g.data_stream.V' (sobel_edge/src/sobel_operator.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray1.data_stream.V' (sobel_edge/src/sobel_operator.cpp:13).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray2.data_stream.V' (sobel_edge/src/sobel_operator.cpp:14).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data_stream.V' (sobel_edge/src/sobel_operator.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray.data_stream.V' (sobel_edge/src/sobel_operator.cpp:11).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'sobel_x.data_stream.V' (sobel_edge/src/sobel_operator.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'sobel_y.data_stream.V' (sobel_edge/src/sobel_operator.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data_stream.V' (sobel_edge/src/sobel_operator.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2BGR, 0, 4096, 1080, 1920>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2527) in function 'hls::ConvertScaleAbs<3, 0, 1080, 1920>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:456) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:469) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:478) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:479) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.4' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:487) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.6' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:501) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:285) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:286) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:456) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:469) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:478) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.3.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:479) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.4' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:487) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.5.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.6' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:501) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:285) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:286) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2BGR, 0, 4096, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2532) in function 'hls::ConvertScaleAbs<3, 0, 1080, 1920>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src.data_stream.V' (sobel_edge/src/sobel_operator.cpp:10) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'gray.data_stream.V' (sobel_edge/src/sobel_operator.cpp:11) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'blurred.data_stream.V' (sobel_edge/src/sobel_operator.cpp:12) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'gray1.data_stream.V' (sobel_edge/src/sobel_operator.cpp:13) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'gray2.data_stream.V' (sobel_edge/src/sobel_operator.cpp:14) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sobel_x64.data_stream.V' (sobel_edge/src/sobel_operator.cpp:15) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sobel_y64.data_stream.V' (sobel_edge/src/sobel_operator.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sobel_x.data_stream.V' (sobel_edge/src/sobel_operator.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sobel_y.data_stream.V' (sobel_edge/src/sobel_operator.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sobel_g.data_stream.V' (sobel_edge/src/sobel_operator.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dst.data_stream.V' (sobel_edge/src/sobel_operator.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 's1.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:351) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's2.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:352) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:353) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V226'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V227'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1556) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2524) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2525) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2524) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2525) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src.data_stream.V' (sobel_edge/src/sobel_operator.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gray.data_stream.V' (sobel_edge/src/sobel_operator.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'blurred.data_stream.V' (sobel_edge/src/sobel_operator.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gray1.data_stream.V' (sobel_edge/src/sobel_operator.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gray2.data_stream.V' (sobel_edge/src/sobel_operator.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sobel_x64.data_stream.V' (sobel_edge/src/sobel_operator.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sobel_y64.data_stream.V' (sobel_edge/src/sobel_operator.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sobel_x.data_stream.V' (sobel_edge/src/sobel_operator.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sobel_y.data_stream.V' (sobel_edge/src/sobel_operator.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sobel_g.data_stream.V' (sobel_edge/src/sobel_operator.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dst.data_stream.V' (sobel_edge/src/sobel_operator.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V226'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.val.V227'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1534) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<28, 14, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<28, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<28, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GaussianBlur<3, 3, hls::BORDER_DEFAULT, 0, 0, 1080, 1920>' into 'hls::GaussianBlur<3, 3, 0, 0, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2688) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_int<16> >::operator()<20, 20, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<short, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<short, ap_fixed<20, 20, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1289) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<1, 0, 3, hls::BORDER_DEFAULT, 0, 3, 1080, 1920, 1080, 1920>' into 'hls::Sobel<1, 0, 3, 0, 3, 1080, 1920, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2627) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Sobel<0, 1, 3, hls::BORDER_DEFAULT, 0, 3, 1080, 1920, 1080, 1920>' into 'hls::Sobel<0, 1, 3, 0, 3, 1080, 1920, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2627) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'hls::abs' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absdouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'hls::isnan' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::isnan' into 'hls::__isnan' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::__isnan' into 'hls::sr_cast_class<ap_uint<8> >::operator().1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:428) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::ConvertScaleAbs<3, 0, 1080, 1920>273' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2533) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, double>' into 'hls::ConvertScaleAbs<3, 0, 1080, 1920>273' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2533) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'hls::ConvertScaleAbs<3, 0, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2533) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, double>' into 'hls::ConvertScaleAbs<3, 0, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2533) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, double>' into 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, double, double, double>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::arithm_pro<hls::kernel_addWeighted, 1080, 1920, 0, 0, 0, double, double, double>' into 'hls::AddWeighted<1080, 1920, 0, 0, 0, double>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2BGR, 0, 4096, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1565->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::Duplicate<1080, 1920, 0, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::Duplicate<1080, 1920, 0, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::ConvertScaleAbs<3, 0, 1080, 1920>273'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::ConvertScaleAbs<3, 0, 1080, 1920>273'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::ConvertScaleAbs<3, 0, 1080, 1920>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::ConvertScaleAbs<3, 0, 1080, 1920>'.
INFO: [XFORM 203-712] Applying dataflow to function 'sobel_accel', detected/extracted 12 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>'
	 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>'
	 'hls::GaussianBlur<3, 3, 0, 0, 1080, 1920>'
	 'hls::Duplicate<1080, 1920, 0, 0>'
	 'hls::Sobel<1, 0, 3, 0, 3, 1080, 1920, 1080, 1920>'
	 'hls::Sobel<0, 1, 3, 0, 3, 1080, 1920, 1080, 1920>'
	 'hls::ConvertScaleAbs<3, 0, 1080, 1920>273'
	 'hls::ConvertScaleAbs<3, 0, 1080, 1920>'
	 'hls::AddWeighted<1080, 1920, 0, 0, 0, double>'
	 'hls::CvtColor<HLS_GRAY2BGR, 0, 4096, 1080, 1920>'
	 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>'.
Command         transform done; 4.262 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1922 for loop 'loop_width' in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1083 to 1082 for loop 'loop_height' in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 1082 for loop 'loop_height' in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1922 for loop 'loop_width' in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1083 to 1082 for loop 'loop_height' in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 1082 for loop 'loop_height' in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:427:42) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:430:5) in function 'hls::sr_cast_class<ap_uint<8> >::operator().1'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:289:24) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:516:21) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::ConvertScaleAbs<3, 0, 1080, 1920>273' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2533) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::ConvertScaleAbs<3, 0, 1080, 1920>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2533) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator().1' into 'hls::AddWeighted<1080, 1920, 0, 0, 0, double>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:361->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:879) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:1279)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)...4 expression(s) balanced.
Command         transform done; 1.653 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 635.512 ; gain = 539.270
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.o.2.bc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::Sobel<1, 0, 3, 0, 3, 1080, 1920, 1080, 1920>' to 'Sobel' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2619:1)
WARNING: [XFORM 203-631] Renaming function 'hls::Sobel<0, 1, 3, 0, 3, 1080, 1920, 1080, 1920>' to 'Sobel.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2619:1)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur<3, 3, 0, 0, 1080, 1920>' to 'GaussianBlur' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2678:1)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 3, ap_int<8>, int, 1080, 1920, 3, 3>' to 'Filter2D' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D<hls::BORDER_DEFAULT, 0, 0, ap_fixed<16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' to 'Filter2D.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<1080, 1920, 0, 0>' to 'Duplicate' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2BGR, 0, 4096, 1080, 1920>' to 'CvtColor' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>' to 'CvtColor.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvertScaleAbs<3, 0, 1080, 1920>273' to 'ConvertScaleAbs273' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:18:38)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvertScaleAbs<3, 0, 1080, 1920>' to 'ConvertScaleAbs' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:18:38)
WARNING: [XFORM 203-631] Renaming function 'hls::AddWeighted<1080, 1920, 0, 0, 0, double>' to 'AddWeighted' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:18:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400).
Command         transform done; 2.873 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:47 . Memory (MB): peak = 780.781 ; gain = 684.539
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 17.399 sec.
Command     elaborate done; 45.503 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel_accel' ...
Execute       ap_set_top_model sobel_accel 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
WARNING: [SYN 201-103] Legalizing function name 'Filter2D.1' to 'Filter2D_1'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel.1' to 'Sobel_1'.
Execute       get_model_list sobel_accel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sobel_accel 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model CvtColor 
Execute       preproc_iomode -model AddWeighted 
Execute       preproc_iomode -model ConvertScaleAbs 
Execute       preproc_iomode -model ConvertScaleAbs273 
Execute       preproc_iomode -model Sobel.1 
Execute       preproc_iomode -model Sobel 
Execute       preproc_iomode -model Filter2D 
Execute       preproc_iomode -model Duplicate 
Execute       preproc_iomode -model GaussianBlur 
Execute       preproc_iomode -model Filter2D.1 
Execute       preproc_iomode -model CvtColor.1 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block__proc 
Execute       get_model_list sobel_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       apply_spec_resource_limit CvtColor.1 
INFO-FLOW: Configuring Module : Filter2D.1 ...
Execute       set_default_model Filter2D.1 
Execute       apply_spec_resource_limit Filter2D.1 
INFO-FLOW: Configuring Module : GaussianBlur ...
Execute       set_default_model GaussianBlur 
Execute       apply_spec_resource_limit GaussianBlur 
INFO-FLOW: Configuring Module : Duplicate ...
Execute       set_default_model Duplicate 
Execute       apply_spec_resource_limit Duplicate 
INFO-FLOW: Configuring Module : Filter2D ...
Execute       set_default_model Filter2D 
Execute       apply_spec_resource_limit Filter2D 
INFO-FLOW: Configuring Module : Sobel ...
Execute       set_default_model Sobel 
Execute       apply_spec_resource_limit Sobel 
INFO-FLOW: Configuring Module : Sobel.1 ...
Execute       set_default_model Sobel.1 
Execute       apply_spec_resource_limit Sobel.1 
INFO-FLOW: Configuring Module : ConvertScaleAbs273 ...
Execute       set_default_model ConvertScaleAbs273 
Execute       apply_spec_resource_limit ConvertScaleAbs273 
INFO-FLOW: Configuring Module : ConvertScaleAbs ...
Execute       set_default_model ConvertScaleAbs 
Execute       apply_spec_resource_limit ConvertScaleAbs 
INFO-FLOW: Configuring Module : AddWeighted ...
Execute       set_default_model AddWeighted 
Execute       apply_spec_resource_limit AddWeighted 
INFO-FLOW: Configuring Module : CvtColor ...
Execute       set_default_model CvtColor 
Execute       apply_spec_resource_limit CvtColor 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : sobel_accel ...
Execute       set_default_model sobel_accel 
Execute       apply_spec_resource_limit sobel_accel 
INFO-FLOW: Model list for preprocess: Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: CvtColor.1 ...
Execute       set_default_model CvtColor.1 
Execute       cdfg_preprocess -model CvtColor.1 
Execute       rtl_gen_preprocess CvtColor.1 
INFO-FLOW: Preprocessing Module: Filter2D.1 ...
Execute       set_default_model Filter2D.1 
Execute       cdfg_preprocess -model Filter2D.1 
Execute       rtl_gen_preprocess Filter2D.1 
INFO-FLOW: Preprocessing Module: GaussianBlur ...
Execute       set_default_model GaussianBlur 
Execute       cdfg_preprocess -model GaussianBlur 
Execute       rtl_gen_preprocess GaussianBlur 
INFO-FLOW: Preprocessing Module: Duplicate ...
Execute       set_default_model Duplicate 
Execute       cdfg_preprocess -model Duplicate 
Execute       rtl_gen_preprocess Duplicate 
INFO-FLOW: Preprocessing Module: Filter2D ...
Execute       set_default_model Filter2D 
Execute       cdfg_preprocess -model Filter2D 
Execute       rtl_gen_preprocess Filter2D 
INFO-FLOW: Preprocessing Module: Sobel ...
Execute       set_default_model Sobel 
Execute       cdfg_preprocess -model Sobel 
Execute       rtl_gen_preprocess Sobel 
INFO-FLOW: Preprocessing Module: Sobel.1 ...
Execute       set_default_model Sobel.1 
Execute       cdfg_preprocess -model Sobel.1 
Execute       rtl_gen_preprocess Sobel.1 
INFO-FLOW: Preprocessing Module: ConvertScaleAbs273 ...
Execute       set_default_model ConvertScaleAbs273 
Execute       cdfg_preprocess -model ConvertScaleAbs273 
Execute       rtl_gen_preprocess ConvertScaleAbs273 
INFO-FLOW: Preprocessing Module: ConvertScaleAbs ...
Execute       set_default_model ConvertScaleAbs 
Execute       cdfg_preprocess -model ConvertScaleAbs 
Execute       rtl_gen_preprocess ConvertScaleAbs 
INFO-FLOW: Preprocessing Module: AddWeighted ...
Execute       set_default_model AddWeighted 
Execute       cdfg_preprocess -model AddWeighted 
Execute       rtl_gen_preprocess AddWeighted 
INFO-FLOW: Preprocessing Module: CvtColor ...
Execute       set_default_model CvtColor 
Execute       cdfg_preprocess -model CvtColor 
Execute       rtl_gen_preprocess CvtColor 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: sobel_accel ...
Execute       set_default_model sobel_accel 
Execute       cdfg_preprocess -model sobel_accel 
Execute       rtl_gen_preprocess sobel_accel 
INFO-FLOW: Model list for synthesis: Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.138 sec.
INFO: [HLS 200-111]  Elapsed time: 47.71 seconds; current allocated memory: 707.794 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 707.881 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.292 sec.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 708.120 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt 
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: model=AXIvideo2Mat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 708.529 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor.1 
Execute       schedule -model CvtColor.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.231 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 708.751 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.1.
Execute       set_default_model CvtColor.1 
Execute       bind -model CvtColor.1 
BIND OPTION: model=CvtColor.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 708.980 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.verbose.bind.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D.1 
Execute       schedule -model Filter2D.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.223 sec.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 709.814 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.sched.adb -f 
INFO-FLOW: Finish scheduling Filter2D.1.
Execute       set_default_model Filter2D.1 
Execute       bind -model Filter2D.1 
BIND OPTION: model=Filter2D.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 710.556 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.verbose.bind.rpt 
Command       syn_report done; 0.151 sec.
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.bind.adb -f 
INFO-FLOW: Finish binding Filter2D.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GaussianBlur 
Execute       schedule -model GaussianBlur 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 710.653 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.sched.adb -f 
INFO-FLOW: Finish scheduling GaussianBlur.
Execute       set_default_model GaussianBlur 
Execute       bind -model GaussianBlur 
BIND OPTION: model=GaussianBlur
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 710.706 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.verbose.bind.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.bind.adb -f 
INFO-FLOW: Finish binding GaussianBlur.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate 
Execute       schedule -model Duplicate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.165 sec.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 710.898 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate.
Execute       set_default_model Duplicate 
Execute       bind -model Duplicate 
BIND OPTION: model=Duplicate
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 711.030 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.verbose.bind.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.bind.adb -f 
INFO-FLOW: Finish binding Duplicate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Filter2D 
Execute       schedule -model Filter2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 711.732 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.sched.adb -f 
INFO-FLOW: Finish scheduling Filter2D.
Execute       set_default_model Filter2D 
Execute       bind -model Filter2D 
BIND OPTION: model=Filter2D
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 712.470 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.verbose.bind.rpt 
Command       syn_report done; 0.146 sec.
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.bind.adb -f 
INFO-FLOW: Finish binding Filter2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sobel 
Execute       schedule -model Sobel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 712.638 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel.
Execute       set_default_model Sobel 
Execute       bind -model Sobel 
BIND OPTION: model=Sobel
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 712.701 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.verbose.bind.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.bind.adb -f 
INFO-FLOW: Finish binding Sobel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Sobel.1 
Execute       schedule -model Sobel.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 712.784 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel.1.
Execute       set_default_model Sobel.1 
Execute       bind -model Sobel.1 
BIND OPTION: model=Sobel.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 712.883 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.verbose.bind.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.bind.adb -f 
INFO-FLOW: Finish binding Sobel.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertScaleAbs273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertScaleAbs273 
Execute       schedule -model ConvertScaleAbs273 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.155 sec.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 713.346 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertScaleAbs273.
Execute       set_default_model ConvertScaleAbs273 
Execute       bind -model ConvertScaleAbs273 
BIND OPTION: model=ConvertScaleAbs273
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 713.818 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.verbose.bind.rpt 
Command       syn_report done; 0.126 sec.
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.bind.adb -f 
INFO-FLOW: Finish binding ConvertScaleAbs273.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvertScaleAbs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvertScaleAbs 
Execute       schedule -model ConvertScaleAbs 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.168 sec.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 714.317 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.sched.adb -f 
INFO-FLOW: Finish scheduling ConvertScaleAbs.
Execute       set_default_model ConvertScaleAbs 
Execute       bind -model ConvertScaleAbs 
BIND OPTION: model=ConvertScaleAbs
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 714.774 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.verbose.bind.rpt 
Command       syn_report done; 0.114 sec.
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.bind.adb -f 
INFO-FLOW: Finish binding ConvertScaleAbs.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddWeighted' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AddWeighted 
Execute       schedule -model AddWeighted 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.338 sec.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 715.561 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.sched.adb -f 
INFO-FLOW: Finish scheduling AddWeighted.
Execute       set_default_model AddWeighted 
Execute       bind -model AddWeighted 
BIND OPTION: model=AddWeighted
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 716.230 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.verbose.bind.rpt 
Command       syn_report done; 0.158 sec.
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.bind.adb -f 
INFO-FLOW: Finish binding AddWeighted.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor 
Execute       schedule -model CvtColor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.228 sec.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 716.449 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.
Execute       set_default_model CvtColor 
Execute       bind -model CvtColor 
BIND OPTION: model=CvtColor
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 716.621 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.verbose.bind.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.135 sec.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 716.727 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: model=Mat2AXIvideo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 716.907 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sobel_accel 
Execute       schedule -model sobel_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 717.137 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.verbose.sched.rpt 
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_accel.
Execute       set_default_model sobel_accel 
Execute       bind -model sobel_accel 
BIND OPTION: model=sobel_accel
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.089 sec.
INFO: [HLS 200-111]  Elapsed time: 1.261 seconds; current allocated memory: 718.816 MB.
Execute       syn_report -verbosereport -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.verbose.bind.rpt 
Command       syn_report done; 0.52 sec.
Execute       db_write -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.bind.adb -f 
INFO-FLOW: Finish binding sobel_accel.
Execute       get_model_list sobel_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess CvtColor.1 
Execute       rtl_gen_preprocess Filter2D.1 
Execute       rtl_gen_preprocess GaussianBlur 
Execute       rtl_gen_preprocess Duplicate 
Execute       rtl_gen_preprocess Filter2D 
Execute       rtl_gen_preprocess Sobel 
Execute       rtl_gen_preprocess Sobel.1 
Execute       rtl_gen_preprocess ConvertScaleAbs273 
Execute       rtl_gen_preprocess ConvertScaleAbs 
Execute       rtl_gen_preprocess AddWeighted 
Execute       rtl_gen_preprocess CvtColor 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess sobel_accel 
INFO-FLOW: Model list for RTL generation: Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 719.458 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/Block_proc -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/Block_proc 
Execute       syn_report -csynth -model Block__proc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Block_proc_csynth.rpt 
Execute       syn_report -rtlxml -model Block__proc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Block_proc_csynth.xml 
Execute       syn_report -verbosereport -model Block__proc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute       db_write -model Block__proc -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.adb 
Execute       gen_tb_info Block__proc -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 720.497 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/AXIvideo2Mat -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/AXIvideo2Mat 
Execute       syn_report -csynth -model AXIvideo2Mat -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/AXIvideo2Mat_csynth.rpt 
Execute       syn_report -rtlxml -model AXIvideo2Mat -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/AXIvideo2Mat_csynth.xml 
Execute       syn_report -verbosereport -model AXIvideo2Mat -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt 
Execute       db_write -model AXIvideo2Mat -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.adb 
Execute       gen_tb_info AXIvideo2Mat -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CvtColor.1 -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sobel_accel_mac_muladd_20ns_8ns_29ns_29_1_1' to 'sobel_accel_mac_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_accel_mul_mul_22ns_8ns_29_1_1' to 'sobel_accel_mul_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_accel_mac_muladd_23ns_8ns_29ns_30_1_1' to 'sobel_accel_mac_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_mac_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_mac_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_mul_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 720.952 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/CvtColor_1 -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/CvtColor_1 
Execute       gen_rtl CvtColor.1 -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/CvtColor_1 
Execute       syn_report -csynth -model CvtColor.1 -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/CvtColor_1_csynth.rpt 
Execute       syn_report -rtlxml -model CvtColor.1 -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/CvtColor_1_csynth.xml 
Execute       syn_report -verbosereport -model CvtColor.1 -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.verbose.rpt 
Execute       db_write -model CvtColor.1 -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.adb 
Execute       gen_tb_info CvtColor.1 -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Filter2D.1 -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D_1_k_buf_0_val_3' to 'Filter2D_1_k_buf_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_1_k_buf_0_val_4' to 'Filter2D_1_k_buf_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_1_k_buf_0_val_5' to 'Filter2D_1_k_buf_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_accel_mux_32_8_1_1' to 'sobel_accel_mux_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_accel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1_1' to 'sobel_accel_ama_aibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_accel_mul_mul_14ns_8ns_21_1_1' to 'sobel_accel_mul_mjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_accel_mac_muladd_11ns_8ns_21ns_21_1_1' to 'sobel_accel_mac_mkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_accel_mac_muladd_11ns_8ns_24ns_25_1_1' to 'sobel_accel_mac_mlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_ama_aibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_mac_mkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_mac_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_mul_mjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_mux_3hbi': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D_1'.
Command       create_rtl_model done; 0.165 sec.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 722.453 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/Filter2D_1 -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl Filter2D.1 -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/Filter2D_1 
Execute       gen_rtl Filter2D.1 -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/Filter2D_1 
Execute       syn_report -csynth -model Filter2D.1 -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Filter2D_1_csynth.rpt 
Execute       syn_report -rtlxml -model Filter2D.1 -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Filter2D_1_csynth.xml 
Execute       syn_report -verbosereport -model Filter2D.1 -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.verbose.rpt 
Command       syn_report done; 0.178 sec.
Execute       db_write -model Filter2D.1 -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.adb 
Command       db_write done; 0.144 sec.
Execute       gen_tb_info Filter2D.1 -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianBlur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model GaussianBlur -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianBlur'.
INFO: [HLS 200-111]  Elapsed time: 1.064 seconds; current allocated memory: 723.010 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl GaussianBlur -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/GaussianBlur -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl GaussianBlur -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/GaussianBlur 
Execute       gen_rtl GaussianBlur -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/GaussianBlur 
Execute       syn_report -csynth -model GaussianBlur -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/GaussianBlur_csynth.rpt 
Execute       syn_report -rtlxml -model GaussianBlur -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/GaussianBlur_csynth.xml 
Execute       syn_report -verbosereport -model GaussianBlur -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.verbose.rpt 
Execute       db_write -model GaussianBlur -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.adb 
Execute       gen_tb_info GaussianBlur -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Duplicate -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate'.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 723.355 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/Duplicate -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl Duplicate -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/Duplicate 
Execute       gen_rtl Duplicate -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/Duplicate 
Execute       syn_report -csynth -model Duplicate -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Duplicate_csynth.rpt 
Execute       syn_report -rtlxml -model Duplicate -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Duplicate_csynth.xml 
Execute       syn_report -verbosereport -model Duplicate -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.verbose.rpt 
Execute       db_write -model Duplicate -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.adb 
Execute       gen_tb_info Duplicate -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Filter2D -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_3' to 'Filter2D_k_buf_0_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_4' to 'Filter2D_k_buf_0_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter2D_k_buf_0_val_5' to 'Filter2D_k_buf_0_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_accel_mac_muladd_8ns_2s_9s_11_1_1' to 'sobel_accel_mac_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_accel_mac_muladd_8ns_2s_11s_11_1_1' to 'sobel_accel_mac_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_accel_mac_muladd_8ns_3s_11s_12_1_1' to 'sobel_accel_mac_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_accel_mac_muladd_8ns_4ns_12s_12_1_1' to 'sobel_accel_mac_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_mac_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_mac_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_mac_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_mac_msc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_mux_3hbi': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2D'.
Command       create_rtl_model done; 0.155 sec.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 724.787 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Filter2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/Filter2D -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl Filter2D -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/Filter2D 
Execute       gen_rtl Filter2D -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/Filter2D 
Execute       syn_report -csynth -model Filter2D -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Filter2D_csynth.rpt 
Execute       syn_report -rtlxml -model Filter2D -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Filter2D_csynth.xml 
Execute       syn_report -verbosereport -model Filter2D -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.verbose.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -model Filter2D -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.adb 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info Filter2D -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Sobel -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel'.
INFO: [HLS 200-111]  Elapsed time: 1.032 seconds; current allocated memory: 725.331 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sobel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/Sobel -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl Sobel -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/Sobel 
Execute       gen_rtl Sobel -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/Sobel 
Execute       syn_report -csynth -model Sobel -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Sobel_csynth.rpt 
Execute       syn_report -rtlxml -model Sobel -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Sobel_csynth.xml 
Execute       syn_report -verbosereport -model Sobel -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.verbose.rpt 
Execute       db_write -model Sobel -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.adb 
Execute       gen_tb_info Sobel -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Sobel.1 -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_1'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 725.644 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Sobel.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/Sobel_1 -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl Sobel.1 -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/Sobel_1 
Execute       gen_rtl Sobel.1 -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/Sobel_1 
Execute       syn_report -csynth -model Sobel.1 -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Sobel_1_csynth.rpt 
Execute       syn_report -rtlxml -model Sobel.1 -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Sobel_1_csynth.xml 
Execute       syn_report -verbosereport -model Sobel.1 -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.verbose.rpt 
Execute       db_write -model Sobel.1 -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.adb 
Execute       gen_tb_info Sobel.1 -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertScaleAbs273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ConvertScaleAbs273 -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sobel_accel_sitodp_32s_64_4_1' to 'sobel_accel_sitodtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_sitodtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertScaleAbs273'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 726.576 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertScaleAbs273 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/ConvertScaleAbs273 -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl ConvertScaleAbs273 -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/ConvertScaleAbs273 
Execute       gen_rtl ConvertScaleAbs273 -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/ConvertScaleAbs273 
Execute       syn_report -csynth -model ConvertScaleAbs273 -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/ConvertScaleAbs273_csynth.rpt 
Execute       syn_report -rtlxml -model ConvertScaleAbs273 -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/ConvertScaleAbs273_csynth.xml 
Execute       syn_report -verbosereport -model ConvertScaleAbs273 -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.verbose.rpt 
Command       syn_report done; 0.138 sec.
Execute       db_write -model ConvertScaleAbs273 -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.adb 
Command       db_write done; 0.115 sec.
Execute       gen_tb_info ConvertScaleAbs273 -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvertScaleAbs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ConvertScaleAbs -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_sitodtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvertScaleAbs'.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 727.729 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvertScaleAbs -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/ConvertScaleAbs -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Command       gen_rtl done; 0.103 sec.
Execute       gen_rtl ConvertScaleAbs -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/ConvertScaleAbs 
Execute       gen_rtl ConvertScaleAbs -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/ConvertScaleAbs 
Execute       syn_report -csynth -model ConvertScaleAbs -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/ConvertScaleAbs_csynth.rpt 
Execute       syn_report -rtlxml -model ConvertScaleAbs -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/ConvertScaleAbs_csynth.xml 
Execute       syn_report -verbosereport -model ConvertScaleAbs -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.verbose.rpt 
Command       syn_report done; 0.139 sec.
Execute       db_write -model ConvertScaleAbs -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.adb 
Command       db_write done; 0.124 sec.
Execute       gen_tb_info ConvertScaleAbs -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddWeighted' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AddWeighted -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sobel_accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'sobel_accel_dadd_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_accel_dmul_64ns_64ns_64_5_max_dsp_1' to 'sobel_accel_dmul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sobel_accel_uitodp_32ns_64_4_1' to 'sobel_accel_uitodwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_dadd_udo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_dmul_vdy': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sobel_accel_uitodwdI': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddWeighted'.
Command       create_rtl_model done; 0.106 sec.
INFO: [HLS 200-111]  Elapsed time: 1.007 seconds; current allocated memory: 729.394 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl AddWeighted -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/AddWeighted -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl AddWeighted -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/AddWeighted 
Execute       gen_rtl AddWeighted -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/AddWeighted 
Execute       syn_report -csynth -model AddWeighted -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/AddWeighted_csynth.rpt 
Execute       syn_report -rtlxml -model AddWeighted -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/AddWeighted_csynth.xml 
Execute       syn_report -verbosereport -model AddWeighted -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.verbose.rpt 
Command       syn_report done; 0.192 sec.
Execute       db_write -model AddWeighted -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.adb 
Command       db_write done; 0.162 sec.
Execute       gen_tb_info AddWeighted -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CvtColor -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.967 seconds; current allocated memory: 730.166 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/CvtColor -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl CvtColor -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/CvtColor 
Execute       gen_rtl CvtColor -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/CvtColor 
Execute       syn_report -csynth -model CvtColor -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/CvtColor_csynth.rpt 
Execute       syn_report -rtlxml -model CvtColor -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/CvtColor_csynth.xml 
Execute       syn_report -verbosereport -model CvtColor -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.verbose.rpt 
Execute       db_write -model CvtColor -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.adb 
Execute       gen_tb_info CvtColor -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 730.985 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/Mat2AXIvideo -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/Mat2AXIvideo 
Execute       syn_report -csynth -model Mat2AXIvideo -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Mat2AXIvideo_csynth.rpt 
Execute       syn_report -rtlxml -model Mat2AXIvideo -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/Mat2AXIvideo_csynth.xml 
Execute       syn_report -verbosereport -model Mat2AXIvideo -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt 
Execute       db_write -model Mat2AXIvideo -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.adb 
Execute       gen_tb_info Mat2AXIvideo -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sobel_accel -vendor xilinx -mg_file C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_accel/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'start_for_AddWeighted_U0' to 'start_for_AddWeigxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_GaussianBlur_U0' to 'start_for_Gaussiazec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate_U0' to 'start_for_DuplicaAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Sobel_1_U0' to 'start_for_Sobel_1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ConvertScaleAbs273_U0' to 'start_for_ConvertCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_ConvertScaleAbs_U0' to 'start_for_ConvertDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_accel'.
Command       create_rtl_model done; 0.277 sec.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 732.630 MB.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl sobel_accel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/systemc/sobel_accel -synmodules Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel 
Execute       gen_rtl sobel_accel -istop -style xilinx -f -lang vhdl -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/vhdl/sobel_accel 
Execute       gen_rtl sobel_accel -istop -style xilinx -f -lang vlog -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/verilog/sobel_accel 
Execute       syn_report -csynth -model sobel_accel -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/sobel_accel_csynth.rpt 
Execute       syn_report -rtlxml -model sobel_accel -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/syn/report/sobel_accel_csynth.xml 
Execute       syn_report -verbosereport -model sobel_accel -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.verbose.rpt 
Command       syn_report done; 0.527 sec.
Execute       db_write -model sobel_accel -f -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.adb 
Command       db_write done; 0.127 sec.
Execute       gen_tb_info sobel_accel -p C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel 
Execute       export_constraint_db -f -tool general -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.constraint.tcl 
Execute       syn_report -designview -model sobel_accel -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.design.xml 
Command       syn_report done; 0.459 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model sobel_accel -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sobel_accel -o C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks sobel_accel 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain sobel_accel 
INFO-FLOW: Model list for RTL component generation: Block__proc AXIvideo2Mat CvtColor.1 Filter2D.1 GaussianBlur Duplicate Filter2D Sobel Sobel.1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor_1] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
INFO-FLOW: Found component sobel_accel_mac_mbkb.
INFO-FLOW: Append model sobel_accel_mac_mbkb
INFO-FLOW: Found component sobel_accel_mul_mcud.
INFO-FLOW: Append model sobel_accel_mul_mcud
INFO-FLOW: Found component sobel_accel_mac_mdEe.
INFO-FLOW: Append model sobel_accel_mac_mdEe
INFO-FLOW: Handling components in module [Filter2D_1] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.compgen.tcl 
INFO-FLOW: Found component sobel_accel_mux_3hbi.
INFO-FLOW: Append model sobel_accel_mux_3hbi
INFO-FLOW: Found component sobel_accel_ama_aibs.
INFO-FLOW: Append model sobel_accel_ama_aibs
INFO-FLOW: Found component sobel_accel_mul_mjbC.
INFO-FLOW: Append model sobel_accel_mul_mjbC
INFO-FLOW: Found component sobel_accel_mac_mkbM.
INFO-FLOW: Append model sobel_accel_mac_mkbM
INFO-FLOW: Found component sobel_accel_mac_mlbW.
INFO-FLOW: Append model sobel_accel_mac_mlbW
INFO-FLOW: Found component Filter2D_1_k_buf_eOg.
INFO-FLOW: Append model Filter2D_1_k_buf_eOg
INFO-FLOW: Handling components in module [GaussianBlur] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO-FLOW: Handling components in module [Filter2D] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.compgen.tcl 
INFO-FLOW: Found component sobel_accel_mac_mpcA.
INFO-FLOW: Append model sobel_accel_mac_mpcA
INFO-FLOW: Found component sobel_accel_mac_mqcK.
INFO-FLOW: Append model sobel_accel_mac_mqcK
INFO-FLOW: Found component sobel_accel_mac_mrcU.
INFO-FLOW: Append model sobel_accel_mac_mrcU
INFO-FLOW: Found component sobel_accel_mac_msc4.
INFO-FLOW: Append model sobel_accel_mac_msc4
INFO-FLOW: Handling components in module [Sobel] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.compgen.tcl 
INFO-FLOW: Handling components in module [Sobel_1] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.compgen.tcl 
INFO-FLOW: Handling components in module [ConvertScaleAbs273] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.compgen.tcl 
INFO-FLOW: Found component sobel_accel_sitodtde.
INFO-FLOW: Append model sobel_accel_sitodtde
INFO-FLOW: Handling components in module [ConvertScaleAbs] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.compgen.tcl 
INFO-FLOW: Handling components in module [AddWeighted] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.compgen.tcl 
INFO-FLOW: Found component sobel_accel_dadd_udo.
INFO-FLOW: Append model sobel_accel_dadd_udo
INFO-FLOW: Found component sobel_accel_dmul_vdy.
INFO-FLOW: Append model sobel_accel_dmul_vdy
INFO-FLOW: Found component sobel_accel_uitodwdI.
INFO-FLOW: Append model sobel_accel_uitodwdI
INFO-FLOW: Handling components in module [CvtColor] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [sobel_accel] ... 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.tcl 
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d8_A.
INFO-FLOW: Append model fifo_w12_d8_A
INFO-FLOW: Found component fifo_w12_d8_A.
INFO-FLOW: Append model fifo_w12_d8_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_AddWeigxdS.
INFO-FLOW: Append model start_for_AddWeigxdS
INFO-FLOW: Found component start_for_CvtColoyd2.
INFO-FLOW: Append model start_for_CvtColoyd2
INFO-FLOW: Found component start_for_Gaussiazec.
INFO-FLOW: Append model start_for_Gaussiazec
INFO-FLOW: Found component start_for_DuplicaAem.
INFO-FLOW: Append model start_for_DuplicaAem
INFO-FLOW: Found component start_for_Sobel_U0.
INFO-FLOW: Append model start_for_Sobel_U0
INFO-FLOW: Found component start_for_Sobel_1Bew.
INFO-FLOW: Append model start_for_Sobel_1Bew
INFO-FLOW: Found component start_for_ConvertCeG.
INFO-FLOW: Append model start_for_ConvertCeG
INFO-FLOW: Found component start_for_ConvertDeQ.
INFO-FLOW: Append model start_for_ConvertDeQ
INFO-FLOW: Found component start_for_CvtColoEe0.
INFO-FLOW: Append model start_for_CvtColoEe0
INFO-FLOW: Found component start_for_Mat2AXIFfa.
INFO-FLOW: Append model start_for_Mat2AXIFfa
INFO-FLOW: Found component sobel_accel_CONTROL_BUS_s_axi.
INFO-FLOW: Append model sobel_accel_CONTROL_BUS_s_axi
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model CvtColor_1
INFO-FLOW: Append model Filter2D_1
INFO-FLOW: Append model GaussianBlur
INFO-FLOW: Append model Duplicate
INFO-FLOW: Append model Filter2D
INFO-FLOW: Append model Sobel
INFO-FLOW: Append model Sobel_1
INFO-FLOW: Append model ConvertScaleAbs273
INFO-FLOW: Append model ConvertScaleAbs
INFO-FLOW: Append model AddWeighted
INFO-FLOW: Append model CvtColor
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model sobel_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_accel_mac_mbkb sobel_accel_mul_mcud sobel_accel_mac_mdEe sobel_accel_mux_3hbi sobel_accel_ama_aibs sobel_accel_mul_mjbC sobel_accel_mac_mkbM sobel_accel_mac_mlbW Filter2D_1_k_buf_eOg sobel_accel_mac_mpcA sobel_accel_mac_mqcK sobel_accel_mac_mrcU sobel_accel_mac_msc4 sobel_accel_sitodtde sobel_accel_dadd_udo sobel_accel_dmul_vdy sobel_accel_uitodwdI fifo_w12_d2_A fifo_w12_d2_A fifo_w12_d8_A fifo_w12_d8_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w12_d2_A fifo_w12_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w12_d2_A fifo_w12_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_AddWeigxdS start_for_CvtColoyd2 start_for_Gaussiazec start_for_DuplicaAem start_for_Sobel_U0 start_for_Sobel_1Bew start_for_ConvertCeG start_for_ConvertDeQ start_for_CvtColoEe0 start_for_Mat2AXIFfa sobel_accel_CONTROL_BUS_s_axi Block_proc AXIvideo2Mat CvtColor_1 Filter2D_1 GaussianBlur Duplicate Filter2D Sobel Sobel_1 ConvertScaleAbs273 ConvertScaleAbs AddWeighted CvtColor Mat2AXIvideo sobel_accel
INFO-FLOW: To file: write model sobel_accel_mac_mbkb
INFO-FLOW: To file: write model sobel_accel_mul_mcud
INFO-FLOW: To file: write model sobel_accel_mac_mdEe
INFO-FLOW: To file: write model sobel_accel_mux_3hbi
INFO-FLOW: To file: write model sobel_accel_ama_aibs
INFO-FLOW: To file: write model sobel_accel_mul_mjbC
INFO-FLOW: To file: write model sobel_accel_mac_mkbM
INFO-FLOW: To file: write model sobel_accel_mac_mlbW
INFO-FLOW: To file: write model Filter2D_1_k_buf_eOg
INFO-FLOW: To file: write model sobel_accel_mac_mpcA
INFO-FLOW: To file: write model sobel_accel_mac_mqcK
INFO-FLOW: To file: write model sobel_accel_mac_mrcU
INFO-FLOW: To file: write model sobel_accel_mac_msc4
INFO-FLOW: To file: write model sobel_accel_sitodtde
INFO-FLOW: To file: write model sobel_accel_dadd_udo
INFO-FLOW: To file: write model sobel_accel_dmul_vdy
INFO-FLOW: To file: write model sobel_accel_uitodwdI
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d8_A
INFO-FLOW: To file: write model fifo_w12_d8_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_AddWeigxdS
INFO-FLOW: To file: write model start_for_CvtColoyd2
INFO-FLOW: To file: write model start_for_Gaussiazec
INFO-FLOW: To file: write model start_for_DuplicaAem
INFO-FLOW: To file: write model start_for_Sobel_U0
INFO-FLOW: To file: write model start_for_Sobel_1Bew
INFO-FLOW: To file: write model start_for_ConvertCeG
INFO-FLOW: To file: write model start_for_ConvertDeQ
INFO-FLOW: To file: write model start_for_CvtColoEe0
INFO-FLOW: To file: write model start_for_Mat2AXIFfa
INFO-FLOW: To file: write model sobel_accel_CONTROL_BUS_s_axi
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model CvtColor_1
INFO-FLOW: To file: write model Filter2D_1
INFO-FLOW: To file: write model GaussianBlur
INFO-FLOW: To file: write model Duplicate
INFO-FLOW: To file: write model Filter2D
INFO-FLOW: To file: write model Sobel
INFO-FLOW: To file: write model Sobel_1
INFO-FLOW: To file: write model ConvertScaleAbs273
INFO-FLOW: To file: write model ConvertScaleAbs
INFO-FLOW: To file: write model AddWeighted
INFO-FLOW: To file: write model CvtColor
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model sobel_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/work/zynq/hls/hls_projects/sobel_edge/solution1
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.124 sec.
Command       ap_source done; 0.124 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO: [RTMG 210-278] Implementing memory 'Filter2D_1_k_buf_eOg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.143 sec.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.119 sec.
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c_U(fifo_w12_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c_U(fifo_w12_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sobel_g_rows_V_c_U(fifo_w12_d8_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sobel_g_cols_V_c_U(fifo_w12_d8_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'src_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'src_rows_V_c26_U(fifo_w12_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'src_cols_V_c27_U(fifo_w12_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'gray_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'blurred_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'gray1_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'gray2_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sobel_x64_data_strea_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sobel_y64_data_strea_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sobel_x_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sobel_y_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sobel_g_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sobel_g_rows_V_c28_U(fifo_w12_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sobel_g_cols_V_c29_U(fifo_w12_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dst_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dst_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dst_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AddWeigxdS_U(start_for_AddWeigxdS)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoyd2_U(start_for_CvtColoyd2)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Gaussiazec_U(start_for_Gaussiazec)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicaAem_U(start_for_DuplicaAem)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_U0_U(start_for_Sobel_U0)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_1Bew_U(start_for_Sobel_1Bew)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvertCeG_U(start_for_ConvertCeG)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ConvertDeQ_U(start_for_ConvertDeQ)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoEe0_U(start_for_CvtColoEe0)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIFfa_U(start_for_Mat2AXIFfa)' using Shift Registers.
Execute         source ./CONTROL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.894 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/work/zynq/hls/hls_projects/sobel_edge/solution1
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.124 sec.
Command       ap_source done; 0.124 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel_accel xml_exists=0
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.constraint.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=66 #gSsdmPorts=28
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.dataonly.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.dataonly.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.dataonly.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.constraint.tcl 
Execute       sc_get_clocks sobel_accel 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/misc/sobel_accel_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/misc/sobel_accel_ap_dmul_3_max_dsp_64_ip.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/misc/sobel_accel_ap_sitodp_2_no_dsp_32_ip.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/misc/sobel_accel_ap_uitodp_2_no_dsp_32_ip.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.tbgen.tcl 
Execute       source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 839.254 ; gain = 743.012
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_accel.
Command     autosyn done; 26.132 sec.
Command   csynth_design done; 71.648 sec.
Command ap_source done; 73.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/work/zynq/hls/hls_projects/sobel_edge/solution1 opened at Wed Jun 03 20:21:09 +0900 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 0.941 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.038 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.229 sec.
Execute   export_design -flow syn -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.126 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=sobel_accel xml_exists=1
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.constraint.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=28
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.dataonly.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.dataonly.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=sobel_accel
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=sobel_accel
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.rtl_wrap.cfg.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.constraint.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.135 sec.
Command     ap_source done; 0.135 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow syn -rtl verilog
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.131 sec.
Command     ap_source done; 0.131 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor_1.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D_1.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/GaussianBlur.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Filter2D.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Sobel_1.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs273.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/ConvertScaleAbs.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/AddWeighted.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.constraint.tcl 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/sobel_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_run_properties 
INFO-FLOW: DBG:CMD: auto_impl: vlog syn exec C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/verilog/implsyn.bat
Command   export_design done; 382.865 sec.
Command ap_source done; 384.099 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/work/zynq/hls/hls_projects/sobel_edge/solution1 opened at Wed Jun 03 20:49:37 +0900 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.331 sec.
Command     ap_source done; 0.332 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 1.197 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.325 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.855 sec.
Execute   csim_design -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/work/zynq/hls/hls_projects/sobel_edge/src/tb_sobel.cpp 
Execute     is_xip C:/work/zynq/hls/hls_projects/sobel_edge/src/tb_sobel.cpp 
Execute     is_encrypted C:/work/zynq/hls/hls_projects/sobel_edge/src/sobel_operator.cpp 
Execute     is_xip C:/work/zynq/hls/hls_projects/sobel_edge/src/sobel_operator.cpp 
Execute     is_encrypted C:/work/zynq/hls/hls_projects/sobel_edge/src/sobel_edge.h 
Execute     is_xip C:/work/zynq/hls/hls_projects/sobel_edge/src/sobel_edge.h 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 86.352 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 117.532 sec.
Command ap_source done; error code: 1; 119.396 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/work/zynq/hls/hls_projects/sobel_edge/solution1 opened at Wed Jun 03 20:52:33 +0900 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.101 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     ap_source done; 0.159 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 1.058 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.159 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.383 sec.
Execute   csim_design -quiet 
Execute     source C:/work/zynq/hls/hls_projects/sobel_edge/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/work/zynq/hls/hls_projects/sobel_edge/src/tb_sobel.cpp 
Execute     is_xip C:/work/zynq/hls/hls_projects/sobel_edge/src/tb_sobel.cpp 
Execute     is_encrypted C:/work/zynq/hls/hls_projects/sobel_edge/src/sobel_operator.cpp 
Execute     is_xip C:/work/zynq/hls/hls_projects/sobel_edge/src/sobel_operator.cpp 
Execute     is_encrypted C:/work/zynq/hls/hls_projects/sobel_edge/src/sobel_edge.h 
Execute     is_xip C:/work/zynq/hls/hls_projects/sobel_edge/src/sobel_edge.h 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 84.751 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 98.671 sec.
Command ap_source done; 100.06 sec.
Execute cleanup_all 
