\hypertarget{struct_d_a_c___type_def}{\section{D\-A\-C\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_a_c___type_def}\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}}
}


Digital to Analog Converter.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{S\-W\-T\-R\-I\-G\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{D\-H\-R12\-R1}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{D\-H\-R12\-L1}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{D\-H\-R8\-R1}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{D\-H\-R12\-R2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{D\-H\-R12\-L2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{D\-H\-R8\-R2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{D\-H\-R12\-R\-D}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{D\-H\-R12\-L\-D}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{D\-H\-R8\-R\-D}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{D\-O\-R1}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{D\-O\-R2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{S\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Digital to Analog Converter. 

\subsection{Field Documentation}
\hypertarget{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-R}}\label{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
D\-A\-C control register, Address offset\-: 0x00 \hypertarget{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-L1@{D\-H\-R12\-L1}}
\index{D\-H\-R12\-L1@{D\-H\-R12\-L1}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-L1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-H\-R12\-L1}}\label{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}
D\-A\-C channel1 12-\/bit left aligned data holding register, Address offset\-: 0x0\-C \hypertarget{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-L2@{D\-H\-R12\-L2}}
\index{D\-H\-R12\-L2@{D\-H\-R12\-L2}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-L2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-H\-R12\-L2}}\label{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}
D\-A\-C channel2 12-\/bit left aligned data holding register, Address offset\-: 0x18 \hypertarget{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-L\-D@{D\-H\-R12\-L\-D}}
\index{D\-H\-R12\-L\-D@{D\-H\-R12\-L\-D}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-L\-D}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-H\-R12\-L\-D}}\label{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}
D\-U\-A\-L D\-A\-C 12-\/bit left aligned data holding register, Address offset\-: 0x24 \hypertarget{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-R1@{D\-H\-R12\-R1}}
\index{D\-H\-R12\-R1@{D\-H\-R12\-R1}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-H\-R12\-R1}}\label{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}
D\-A\-C channel1 12-\/bit right-\/aligned data holding register, Address offset\-: 0x08 \hypertarget{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-R2@{D\-H\-R12\-R2}}
\index{D\-H\-R12\-R2@{D\-H\-R12\-R2}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-H\-R12\-R2}}\label{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}
D\-A\-C channel2 12-\/bit right aligned data holding register, Address offset\-: 0x14 \hypertarget{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R12\-R\-D@{D\-H\-R12\-R\-D}}
\index{D\-H\-R12\-R\-D@{D\-H\-R12\-R\-D}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R12\-R\-D}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-H\-R12\-R\-D}}\label{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}
Dual D\-A\-C 12-\/bit right-\/aligned data holding register, Address offset\-: 0x20 \hypertarget{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R8\-R1@{D\-H\-R8\-R1}}
\index{D\-H\-R8\-R1@{D\-H\-R8\-R1}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R8\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-H\-R8\-R1}}\label{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}
D\-A\-C channel1 8-\/bit right aligned data holding register, Address offset\-: 0x10 \hypertarget{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R8\-R2@{D\-H\-R8\-R2}}
\index{D\-H\-R8\-R2@{D\-H\-R8\-R2}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R8\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-H\-R8\-R2}}\label{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}
D\-A\-C channel2 8-\/bit right-\/aligned data holding register, Address offset\-: 0x1\-C \hypertarget{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-H\-R8\-R\-D@{D\-H\-R8\-R\-D}}
\index{D\-H\-R8\-R\-D@{D\-H\-R8\-R\-D}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-H\-R8\-R\-D}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-H\-R8\-R\-D}}\label{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}
D\-U\-A\-L D\-A\-C 8-\/bit right aligned data holding register, Address offset\-: 0x28 \hypertarget{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-O\-R1@{D\-O\-R1}}
\index{D\-O\-R1@{D\-O\-R1}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-O\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-O\-R1}}\label{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}
D\-A\-C channel1 data output register, Address offset\-: 0x2\-C \hypertarget{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!D\-O\-R2@{D\-O\-R2}}
\index{D\-O\-R2@{D\-O\-R2}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-O\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-O\-R2}}\label{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}
D\-A\-C channel2 data output register, Address offset\-: 0x30 \hypertarget{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-R}}\label{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
D\-A\-C status register, Address offset\-: 0x34 \hypertarget{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{\index{D\-A\-C\-\_\-\-Type\-Def@{D\-A\-C\-\_\-\-Type\-Def}!S\-W\-T\-R\-I\-G\-R@{S\-W\-T\-R\-I\-G\-R}}
\index{S\-W\-T\-R\-I\-G\-R@{S\-W\-T\-R\-I\-G\-R}!DAC_TypeDef@{D\-A\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-W\-T\-R\-I\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-W\-T\-R\-I\-G\-R}}\label{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}
D\-A\-C software trigger register, Address offset\-: 0x04 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
