{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 11:59:21 2024 " "Info: Processing started: Mon Feb 26 11:59:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 120 1336 1392 136 "clk" "" } { -56 672 728 -40 "clk" "" } { 120 384 440 136 "clk" "" } { 216 432 472 232 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register takt:inst1\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] memory memory:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a7~porta_address_reg2 119.36 MHz 8.378 ns Internal " "Info: Clock \"clk\" has Internal fmax of 119.36 MHz between source register \"takt:inst1\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]\" and destination memory \"memory:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a7~porta_address_reg2\" (period= 8.378 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.967 ns + Longest register memory " "Info: + Longest register to memory delay is 3.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns takt:inst1\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] 1 REG LCFF_X18_Y16_N29 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y16_N29; Fanout = 22; REG Node = 'takt:inst1\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.228 ns) 0.764 ns inst6~0 2 COMB LCCOMB_X18_Y16_N20 14 " "Info: 2: + IC(0.536 ns) + CELL(0.228 ns) = 0.764 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 14; COMB Node = 'inst6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] inst6~0 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1248 1312 736 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.597 ns) + CELL(0.346 ns) 1.707 ns lpm_bustri5:inst13\|lpm_bustri:lpm_bustri_component\|dout\[2\]~21 3 COMB LCCOMB_X19_Y16_N6 3 " "Info: 3: + IC(0.597 ns) + CELL(0.346 ns) = 1.707 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 3; COMB Node = 'lpm_bustri5:inst13\|lpm_bustri:lpm_bustri_component\|dout\[2\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { inst6~0 lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[2]~21 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.053 ns) 2.599 ns memory:inst\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[2\]~2 4 COMB LCCOMB_X19_Y16_N26 8 " "Info: 4: + IC(0.839 ns) + CELL(0.053 ns) = 2.599 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 8; COMB Node = 'memory:inst\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[2\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[2]~21 memory:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.103 ns) 3.967 ns memory:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a7~porta_address_reg2 5 MEM M4K_X8_Y13 2 " "Info: 5: + IC(1.265 ns) + CELL(0.103 ns) = 3.967 ns; Loc. = M4K_X8_Y13; Fanout = 2; MEM Node = 'memory:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { memory:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]~2 memory:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.730 ns ( 18.40 % ) " "Info: Total cell delay = 0.730 ns ( 18.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.237 ns ( 81.60 % ) " "Info: Total interconnect delay = 3.237 ns ( 81.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.967 ns" { takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] inst6~0 lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[2]~21 memory:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]~2 memory:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.967 ns" { takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} inst6~0 {} lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[2]~21 {} memory:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]~2 {} memory:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.536ns 0.597ns 0.839ns 1.265ns } { 0.000ns 0.228ns 0.346ns 0.053ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.106 ns - Smallest " "Info: - Smallest clock skew is -0.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.353 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 120 1336 1392 136 "clk" "" } { -56 672 728 -40 "clk" "" } { 120 384 440 136 "clk" "" } { 216 432 472 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 495 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 495; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 120 1336 1392 136 "clk" "" } { -56 672 728 -40 "clk" "" } { 120 384 440 136 "clk" "" } { 216 432 472 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.481 ns) 2.353 ns memory:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a7~porta_address_reg2 3 MEM M4K_X8_Y13 2 " "Info: 3: + IC(0.675 ns) + CELL(0.481 ns) = 2.353 ns; Loc. = M4K_X8_Y13; Fanout = 2; MEM Node = 'memory:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { clk~clkctrl memory:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.74 % ) " "Info: Total cell delay = 1.335 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.018 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { clk clk~clkctrl memory:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.459 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 120 1336 1392 136 "clk" "" } { -56 672 728 -40 "clk" "" } { 120 384 440 136 "clk" "" } { 216 432 472 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 495 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 495; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 120 1336 1392 136 "clk" "" } { -56 672 728 -40 "clk" "" } { 120 384 440 136 "clk" "" } { 216 432 472 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns takt:inst1\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\] 3 REG LCFF_X18_Y16_N29 22 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X18_Y16_N29; Fanout = 22; REG Node = 'takt:inst1\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_qlh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { clk clk~clkctrl memory:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 175 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_qlh.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_qlh.tdf" 66 8 0 } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 175 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.967 ns" { takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] inst6~0 lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[2]~21 memory:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]~2 memory:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.967 ns" { takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} inst6~0 {} lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[2]~21 {} memory:inst|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]~2 {} memory:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.536ns 0.597ns 0.839ns 1.265ns } { 0.000ns 0.228ns 0.346ns 0.053ns 0.103ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { clk clk~clkctrl memory:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} takt:inst1|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk registers_out\[9\] lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] 11.352 ns register " "Info: tco from clock \"clk\" to destination pin \"registers_out\[9\]\" through register \"lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is 11.352 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.459 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 120 1336 1392 136 "clk" "" } { -56 672 728 -40 "clk" "" } { 120 384 440 136 "clk" "" } { 216 432 472 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 495 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 495; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 216 176 344 232 "clk" "" } { 120 1336 1392 136 "clk" "" } { -56 672 728 -40 "clk" "" } { 120 384 440 136 "clk" "" } { 216 432 472 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X17_Y16_N19 115 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X17_Y16_N19; Fanout = 115; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.799 ns + Longest register pin " "Info: + Longest register to pin delay is 8.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X17_Y16_N19 115 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y16_N19; Fanout = 115; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.144 ns) + CELL(0.366 ns) 2.510 ns registers:inst15\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~132 2 COMB LCCOMB_X15_Y16_N2 1 " "Info: 2: + IC(2.144 ns) + CELL(0.366 ns) = 2.510 ns; Loc. = LCCOMB_X15_Y16_N2; Fanout = 1; COMB Node = 'registers:inst15\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~132'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~132 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.378 ns) 3.160 ns registers:inst15\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~56 3 COMB LCCOMB_X15_Y16_N20 1 " "Info: 3: + IC(0.272 ns) + CELL(0.378 ns) = 3.160 ns; Loc. = LCCOMB_X15_Y16_N20; Fanout = 1; COMB Node = 'registers:inst15\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~132 registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~56 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.272 ns) 4.036 ns registers:inst15\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~57 4 COMB LCCOMB_X14_Y17_N4 1 " "Info: 4: + IC(0.604 ns) + CELL(0.272 ns) = 4.036 ns; Loc. = LCCOMB_X14_Y17_N4; Fanout = 1; COMB Node = 'registers:inst15\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~56 registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~57 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.609 ns) + CELL(2.154 ns) 8.799 ns registers_out\[9\] 5 PIN PIN_T1 0 " "Info: 5: + IC(2.609 ns) + CELL(2.154 ns) = 8.799 ns; Loc. = PIN_T1; Fanout = 0; PIN Node = 'registers_out\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.763 ns" { registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~57 registers_out[9] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 1040 960 1150 1056 "registers_out\[14..0\]" "" } { 960 888 1000 976 "registers_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.170 ns ( 36.03 % ) " "Info: Total cell delay = 3.170 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.629 ns ( 63.97 % ) " "Info: Total interconnect delay = 5.629 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.799 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~132 registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~56 registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~57 registers_out[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.799 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] {} registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~132 {} registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~56 {} registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~57 {} registers_out[9] {} } { 0.000ns 2.144ns 0.272ns 0.604ns 2.609ns } { 0.000ns 0.366ns 0.378ns 0.272ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.799 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~132 registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~56 registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~57 registers_out[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.799 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] {} registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~132 {} registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~56 {} registers:inst15|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~57 {} registers_out[9] {} } { 0.000ns 2.144ns 0.272ns 0.604ns 2.609ns } { 0.000ns 0.366ns 0.378ns 0.272ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 11:59:22 2024 " "Info: Processing ended: Mon Feb 26 11:59:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
