Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test_automated_isim_beh.exe" -prj "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test_automated_beh.prj" "work.i2c_reg_test_automated" "work.glbl" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/trig_generator.v" into library work
Analyzing Verilog file "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/Serializer.v" into library work
Analyzing Verilog file "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/Sequencer.v" into library work
Analyzing Verilog file "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/register.v" into library work
WARNING:HDLCompiler:568 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/register.v" Line 56: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/register.v" Line 57: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/register.v" Line 58: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/register.v" Line 59: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/Deserializer.v" into library work
Analyzing Verilog file "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c.v" into library work
Analyzing Verilog file "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/chip_reg.v" into library work
Analyzing Verilog file "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" into library work
Analyzing Verilog file "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test_automated.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/chip_reg.v" Line 71: Port trig_fifo_overrun is not connected to this instance
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 63: Size mismatch in connection of port <rf_filter_shift>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 65: Size mismatch in connection of port <rf_i2si_bist_start_val_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 66: Size mismatch in connection of port <rf_i2si_bist_start_val_b>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 67: Size mismatch in connection of port <rf_i2si_bist_incr>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 68: Size mismatch in connection of port <rf_i2si_bist_upper_limit_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 69: Size mismatch in connection of port <rf_i2si_bist_upper_limit_b>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 71: Size mismatch in connection of port <rf_filter_coeff0_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 72: Size mismatch in connection of port <rf_filter_coeff0_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 73: Size mismatch in connection of port <rf_filter_coeff1_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 74: Size mismatch in connection of port <rf_filter_coeff1_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 75: Size mismatch in connection of port <rf_filter_coeff2_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 76: Size mismatch in connection of port <rf_filter_coeff2_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 77: Size mismatch in connection of port <rf_filter_coeff3_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 78: Size mismatch in connection of port <rf_filter_coeff3_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 79: Size mismatch in connection of port <rf_filter_coeff4_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 80: Size mismatch in connection of port <rf_filter_coeff4_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 81: Size mismatch in connection of port <rf_filter_coeff5_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 82: Size mismatch in connection of port <rf_filter_coeff5_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 83: Size mismatch in connection of port <rf_filter_coeff6_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 84: Size mismatch in connection of port <rf_filter_coeff6_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 85: Size mismatch in connection of port <rf_filter_coeff7_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 86: Size mismatch in connection of port <rf_filter_coeff7_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 87: Size mismatch in connection of port <rf_filter_coeff8_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 88: Size mismatch in connection of port <rf_filter_coeff8_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 89: Size mismatch in connection of port <rf_filter_coeff9_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 90: Size mismatch in connection of port <rf_filter_coeff9_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 91: Size mismatch in connection of port <rf_filter_coeff10_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 92: Size mismatch in connection of port <rf_filter_coeff10_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 93: Size mismatch in connection of port <rf_filter_coeff11_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 94: Size mismatch in connection of port <rf_filter_coeff11_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 95: Size mismatch in connection of port <rf_filter_coeff12_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 96: Size mismatch in connection of port <rf_filter_coeff12_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 97: Size mismatch in connection of port <rf_filter_coeff13_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 98: Size mismatch in connection of port <rf_filter_coeff13_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 99: Size mismatch in connection of port <rf_filter_coeff14_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 100: Size mismatch in connection of port <rf_filter_coeff14_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 101: Size mismatch in connection of port <rf_filter_coeff15_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 102: Size mismatch in connection of port <rf_filter_coeff15_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 103: Size mismatch in connection of port <rf_filter_coeff16_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 104: Size mismatch in connection of port <rf_filter_coeff16_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 105: Size mismatch in connection of port <rf_filter_coeff17_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 106: Size mismatch in connection of port <rf_filter_coeff17_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 107: Size mismatch in connection of port <rf_filter_coeff18_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 108: Size mismatch in connection of port <rf_filter_coeff18_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 109: Size mismatch in connection of port <rf_filter_coeff19_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 110: Size mismatch in connection of port <rf_filter_coeff19_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 111: Size mismatch in connection of port <rf_filter_coeff20_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 112: Size mismatch in connection of port <rf_filter_coeff20_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 113: Size mismatch in connection of port <rf_filter_coeff21_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 114: Size mismatch in connection of port <rf_filter_coeff21_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 115: Size mismatch in connection of port <rf_filter_coeff22_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 116: Size mismatch in connection of port <rf_filter_coeff22_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 117: Size mismatch in connection of port <rf_filter_coeff23_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 118: Size mismatch in connection of port <rf_filter_coeff23_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 119: Size mismatch in connection of port <rf_filter_coeff24_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 120: Size mismatch in connection of port <rf_filter_coeff24_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 121: Size mismatch in connection of port <rf_filter_coeff25_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 122: Size mismatch in connection of port <rf_filter_coeff25_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 123: Size mismatch in connection of port <rf_filter_coeff26_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 124: Size mismatch in connection of port <rf_filter_coeff26_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 125: Size mismatch in connection of port <rf_filter_coeff27_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 126: Size mismatch in connection of port <rf_filter_coeff27_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 127: Size mismatch in connection of port <rf_filter_coeff28_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 128: Size mismatch in connection of port <rf_filter_coeff28_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 129: Size mismatch in connection of port <rf_filter_coeff29_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 130: Size mismatch in connection of port <rf_filter_coeff29_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 131: Size mismatch in connection of port <rf_filter_coeff30_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 132: Size mismatch in connection of port <rf_filter_coeff30_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 133: Size mismatch in connection of port <rf_filter_coeff31_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 134: Size mismatch in connection of port <rf_filter_coeff31_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 135: Size mismatch in connection of port <rf_filter_coeff32_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 136: Size mismatch in connection of port <rf_filter_coeff32_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 137: Size mismatch in connection of port <rf_filter_coeff33_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 138: Size mismatch in connection of port <rf_filter_coeff33_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 139: Size mismatch in connection of port <rf_filter_coeff34_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 140: Size mismatch in connection of port <rf_filter_coeff34_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 141: Size mismatch in connection of port <rf_filter_coeff35_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 142: Size mismatch in connection of port <rf_filter_coeff35_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 143: Size mismatch in connection of port <rf_filter_coeff36_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 144: Size mismatch in connection of port <rf_filter_coeff36_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 145: Size mismatch in connection of port <rf_filter_coeff37_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 146: Size mismatch in connection of port <rf_filter_coeff37_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 147: Size mismatch in connection of port <rf_filter_coeff38_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 148: Size mismatch in connection of port <rf_filter_coeff38_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 149: Size mismatch in connection of port <rf_filter_coeff39_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 150: Size mismatch in connection of port <rf_filter_coeff39_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 151: Size mismatch in connection of port <rf_filter_coeff40_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 152: Size mismatch in connection of port <rf_filter_coeff40_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 153: Size mismatch in connection of port <rf_filter_coeff41_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 154: Size mismatch in connection of port <rf_filter_coeff41_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 155: Size mismatch in connection of port <rf_filter_coeff42_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 156: Size mismatch in connection of port <rf_filter_coeff42_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 157: Size mismatch in connection of port <rf_filter_coeff43_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 158: Size mismatch in connection of port <rf_filter_coeff43_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 159: Size mismatch in connection of port <rf_filter_coeff44_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 160: Size mismatch in connection of port <rf_filter_coeff44_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 161: Size mismatch in connection of port <rf_filter_coeff45_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 162: Size mismatch in connection of port <rf_filter_coeff45_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 163: Size mismatch in connection of port <rf_filter_coeff46_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 164: Size mismatch in connection of port <rf_filter_coeff46_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 165: Size mismatch in connection of port <rf_filter_coeff47_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 166: Size mismatch in connection of port <rf_filter_coeff47_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 167: Size mismatch in connection of port <rf_filter_coeff48_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 168: Size mismatch in connection of port <rf_filter_coeff48_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 169: Size mismatch in connection of port <rf_filter_coeff49_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 170: Size mismatch in connection of port <rf_filter_coeff49_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 171: Size mismatch in connection of port <rf_filter_coeff50_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 172: Size mismatch in connection of port <rf_filter_coeff50_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 173: Size mismatch in connection of port <rf_filter_coeff51_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 174: Size mismatch in connection of port <rf_filter_coeff51_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 175: Size mismatch in connection of port <rf_filter_coeff52_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 176: Size mismatch in connection of port <rf_filter_coeff52_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 177: Size mismatch in connection of port <rf_filter_coeff53_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 178: Size mismatch in connection of port <rf_filter_coeff53_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 179: Size mismatch in connection of port <rf_filter_coeff54_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 180: Size mismatch in connection of port <rf_filter_coeff54_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 181: Size mismatch in connection of port <rf_filter_coeff55_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 182: Size mismatch in connection of port <rf_filter_coeff55_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 183: Size mismatch in connection of port <rf_filter_coeff56_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 184: Size mismatch in connection of port <rf_filter_coeff56_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 185: Size mismatch in connection of port <rf_filter_coeff57_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 186: Size mismatch in connection of port <rf_filter_coeff57_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 187: Size mismatch in connection of port <rf_filter_coeff58_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 188: Size mismatch in connection of port <rf_filter_coeff58_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 189: Size mismatch in connection of port <rf_filter_coeff59_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 190: Size mismatch in connection of port <rf_filter_coeff59_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 191: Size mismatch in connection of port <rf_filter_coeff60_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 192: Size mismatch in connection of port <rf_filter_coeff60_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 193: Size mismatch in connection of port <rf_filter_coeff61_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 194: Size mismatch in connection of port <rf_filter_coeff61_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 195: Size mismatch in connection of port <rf_filter_coeff62_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 196: Size mismatch in connection of port <rf_filter_coeff62_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 197: Size mismatch in connection of port <rf_filter_coeff63_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 198: Size mismatch in connection of port <rf_filter_coeff63_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 199: Size mismatch in connection of port <rf_filter_coeff64_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 200: Size mismatch in connection of port <rf_filter_coeff64_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 201: Size mismatch in connection of port <rf_filter_coeff65_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 202: Size mismatch in connection of port <rf_filter_coeff65_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 203: Size mismatch in connection of port <rf_filter_coeff66_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 204: Size mismatch in connection of port <rf_filter_coeff66_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 205: Size mismatch in connection of port <rf_filter_coeff67_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 206: Size mismatch in connection of port <rf_filter_coeff67_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 207: Size mismatch in connection of port <rf_filter_coeff68_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 208: Size mismatch in connection of port <rf_filter_coeff68_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 209: Size mismatch in connection of port <rf_filter_coeff69_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 210: Size mismatch in connection of port <rf_filter_coeff69_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 211: Size mismatch in connection of port <rf_filter_coeff70_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 212: Size mismatch in connection of port <rf_filter_coeff70_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 213: Size mismatch in connection of port <rf_filter_coeff71_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 214: Size mismatch in connection of port <rf_filter_coeff71_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 215: Size mismatch in connection of port <rf_filter_coeff72_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 216: Size mismatch in connection of port <rf_filter_coeff72_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 217: Size mismatch in connection of port <rf_filter_coeff73_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 218: Size mismatch in connection of port <rf_filter_coeff73_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 219: Size mismatch in connection of port <rf_filter_coeff74_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 220: Size mismatch in connection of port <rf_filter_coeff74_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 221: Size mismatch in connection of port <rf_filter_coeff75_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 222: Size mismatch in connection of port <rf_filter_coeff75_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 223: Size mismatch in connection of port <rf_filter_coeff76_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 224: Size mismatch in connection of port <rf_filter_coeff76_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 225: Size mismatch in connection of port <rf_filter_coeff77_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 226: Size mismatch in connection of port <rf_filter_coeff77_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 227: Size mismatch in connection of port <rf_filter_coeff78_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 228: Size mismatch in connection of port <rf_filter_coeff78_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 229: Size mismatch in connection of port <rf_filter_coeff79_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 230: Size mismatch in connection of port <rf_filter_coeff79_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 231: Size mismatch in connection of port <rf_filter_coeff80_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 232: Size mismatch in connection of port <rf_filter_coeff80_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 233: Size mismatch in connection of port <rf_filter_coeff81_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 234: Size mismatch in connection of port <rf_filter_coeff81_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 235: Size mismatch in connection of port <rf_filter_coeff82_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 236: Size mismatch in connection of port <rf_filter_coeff82_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 237: Size mismatch in connection of port <rf_filter_coeff83_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 238: Size mismatch in connection of port <rf_filter_coeff83_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 239: Size mismatch in connection of port <rf_filter_coeff84_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 240: Size mismatch in connection of port <rf_filter_coeff84_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 241: Size mismatch in connection of port <rf_filter_coeff85_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 242: Size mismatch in connection of port <rf_filter_coeff85_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 243: Size mismatch in connection of port <rf_filter_coeff86_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 244: Size mismatch in connection of port <rf_filter_coeff86_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 245: Size mismatch in connection of port <rf_filter_coeff87_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 246: Size mismatch in connection of port <rf_filter_coeff87_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 247: Size mismatch in connection of port <rf_filter_coeff88_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 248: Size mismatch in connection of port <rf_filter_coeff88_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 249: Size mismatch in connection of port <rf_filter_coeff89_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 250: Size mismatch in connection of port <rf_filter_coeff89_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 251: Size mismatch in connection of port <rf_filter_coeff90_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 252: Size mismatch in connection of port <rf_filter_coeff90_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 253: Size mismatch in connection of port <rf_filter_coeff91_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 254: Size mismatch in connection of port <rf_filter_coeff91_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 255: Size mismatch in connection of port <rf_filter_coeff92_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 256: Size mismatch in connection of port <rf_filter_coeff92_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 257: Size mismatch in connection of port <rf_filter_coeff93_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 258: Size mismatch in connection of port <rf_filter_coeff93_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 259: Size mismatch in connection of port <rf_filter_coeff94_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 260: Size mismatch in connection of port <rf_filter_coeff94_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 261: Size mismatch in connection of port <rf_filter_coeff95_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 262: Size mismatch in connection of port <rf_filter_coeff95_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 263: Size mismatch in connection of port <rf_filter_coeff96_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 264: Size mismatch in connection of port <rf_filter_coeff96_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 265: Size mismatch in connection of port <rf_filter_coeff97_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 266: Size mismatch in connection of port <rf_filter_coeff97_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 267: Size mismatch in connection of port <rf_filter_coeff98_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 268: Size mismatch in connection of port <rf_filter_coeff98_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 269: Size mismatch in connection of port <rf_filter_coeff99_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 270: Size mismatch in connection of port <rf_filter_coeff99_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 271: Size mismatch in connection of port <rf_filter_coeff100_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 272: Size mismatch in connection of port <rf_filter_coeff100_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 273: Size mismatch in connection of port <rf_filter_coeff101_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 274: Size mismatch in connection of port <rf_filter_coeff101_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 275: Size mismatch in connection of port <rf_filter_coeff102_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 276: Size mismatch in connection of port <rf_filter_coeff102_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 277: Size mismatch in connection of port <rf_filter_coeff103_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 278: Size mismatch in connection of port <rf_filter_coeff103_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 279: Size mismatch in connection of port <rf_filter_coeff104_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 280: Size mismatch in connection of port <rf_filter_coeff104_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 281: Size mismatch in connection of port <rf_filter_coeff105_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 282: Size mismatch in connection of port <rf_filter_coeff105_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 283: Size mismatch in connection of port <rf_filter_coeff106_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 284: Size mismatch in connection of port <rf_filter_coeff106_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 285: Size mismatch in connection of port <rf_filter_coeff107_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 286: Size mismatch in connection of port <rf_filter_coeff107_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 287: Size mismatch in connection of port <rf_filter_coeff108_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 288: Size mismatch in connection of port <rf_filter_coeff108_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 289: Size mismatch in connection of port <rf_filter_coeff109_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 290: Size mismatch in connection of port <rf_filter_coeff109_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 291: Size mismatch in connection of port <rf_filter_coeff110_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 292: Size mismatch in connection of port <rf_filter_coeff110_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 293: Size mismatch in connection of port <rf_filter_coeff111_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 294: Size mismatch in connection of port <rf_filter_coeff111_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 295: Size mismatch in connection of port <rf_filter_coeff112_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 296: Size mismatch in connection of port <rf_filter_coeff112_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 297: Size mismatch in connection of port <rf_filter_coeff113_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 298: Size mismatch in connection of port <rf_filter_coeff113_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 299: Size mismatch in connection of port <rf_filter_coeff114_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 300: Size mismatch in connection of port <rf_filter_coeff114_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 301: Size mismatch in connection of port <rf_filter_coeff115_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 302: Size mismatch in connection of port <rf_filter_coeff115_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 303: Size mismatch in connection of port <rf_filter_coeff116_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 304: Size mismatch in connection of port <rf_filter_coeff116_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 305: Size mismatch in connection of port <rf_filter_coeff117_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 306: Size mismatch in connection of port <rf_filter_coeff117_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 307: Size mismatch in connection of port <rf_filter_coeff118_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 308: Size mismatch in connection of port <rf_filter_coeff118_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 309: Size mismatch in connection of port <rf_filter_coeff119_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 310: Size mismatch in connection of port <rf_filter_coeff119_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 311: Size mismatch in connection of port <rf_filter_coeff120_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 312: Size mismatch in connection of port <rf_filter_coeff120_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 313: Size mismatch in connection of port <rf_filter_coeff121_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 314: Size mismatch in connection of port <rf_filter_coeff121_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 315: Size mismatch in connection of port <rf_filter_coeff122_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 316: Size mismatch in connection of port <rf_filter_coeff122_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 317: Size mismatch in connection of port <rf_filter_coeff123_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 318: Size mismatch in connection of port <rf_filter_coeff123_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 319: Size mismatch in connection of port <rf_filter_coeff124_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 320: Size mismatch in connection of port <rf_filter_coeff124_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 321: Size mismatch in connection of port <rf_filter_coeff125_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 322: Size mismatch in connection of port <rf_filter_coeff125_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 323: Size mismatch in connection of port <rf_filter_coeff126_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 324: Size mismatch in connection of port <rf_filter_coeff126_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 325: Size mismatch in connection of port <rf_filter_coeff127_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 326: Size mismatch in connection of port <rf_filter_coeff127_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 327: Size mismatch in connection of port <rf_filter_coeff128_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 328: Size mismatch in connection of port <rf_filter_coeff128_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 329: Size mismatch in connection of port <rf_filter_coeff129_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 330: Size mismatch in connection of port <rf_filter_coeff129_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 331: Size mismatch in connection of port <rf_filter_coeff130_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 332: Size mismatch in connection of port <rf_filter_coeff130_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 333: Size mismatch in connection of port <rf_filter_coeff131_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 334: Size mismatch in connection of port <rf_filter_coeff131_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 335: Size mismatch in connection of port <rf_filter_coeff132_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 336: Size mismatch in connection of port <rf_filter_coeff132_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 337: Size mismatch in connection of port <rf_filter_coeff133_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 338: Size mismatch in connection of port <rf_filter_coeff133_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 339: Size mismatch in connection of port <rf_filter_coeff134_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 340: Size mismatch in connection of port <rf_filter_coeff134_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 341: Size mismatch in connection of port <rf_filter_coeff135_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 342: Size mismatch in connection of port <rf_filter_coeff135_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 343: Size mismatch in connection of port <rf_filter_coeff136_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 344: Size mismatch in connection of port <rf_filter_coeff136_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 345: Size mismatch in connection of port <rf_filter_coeff137_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 346: Size mismatch in connection of port <rf_filter_coeff137_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 347: Size mismatch in connection of port <rf_filter_coeff138_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 348: Size mismatch in connection of port <rf_filter_coeff138_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 349: Size mismatch in connection of port <rf_filter_coeff139_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 350: Size mismatch in connection of port <rf_filter_coeff139_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 351: Size mismatch in connection of port <rf_filter_coeff140_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 352: Size mismatch in connection of port <rf_filter_coeff140_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 353: Size mismatch in connection of port <rf_filter_coeff141_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 354: Size mismatch in connection of port <rf_filter_coeff141_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 355: Size mismatch in connection of port <rf_filter_coeff142_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 356: Size mismatch in connection of port <rf_filter_coeff142_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 357: Size mismatch in connection of port <rf_filter_coeff143_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 358: Size mismatch in connection of port <rf_filter_coeff143_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 359: Size mismatch in connection of port <rf_filter_coeff144_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 360: Size mismatch in connection of port <rf_filter_coeff144_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 361: Size mismatch in connection of port <rf_filter_coeff145_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 362: Size mismatch in connection of port <rf_filter_coeff145_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 363: Size mismatch in connection of port <rf_filter_coeff146_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 364: Size mismatch in connection of port <rf_filter_coeff146_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 365: Size mismatch in connection of port <rf_filter_coeff147_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 366: Size mismatch in connection of port <rf_filter_coeff147_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 367: Size mismatch in connection of port <rf_filter_coeff148_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 368: Size mismatch in connection of port <rf_filter_coeff148_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 369: Size mismatch in connection of port <rf_filter_coeff149_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 370: Size mismatch in connection of port <rf_filter_coeff149_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 371: Size mismatch in connection of port <rf_filter_coeff150_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 372: Size mismatch in connection of port <rf_filter_coeff150_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 373: Size mismatch in connection of port <rf_filter_coeff151_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 374: Size mismatch in connection of port <rf_filter_coeff151_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 375: Size mismatch in connection of port <rf_filter_coeff152_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 376: Size mismatch in connection of port <rf_filter_coeff152_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 377: Size mismatch in connection of port <rf_filter_coeff153_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 378: Size mismatch in connection of port <rf_filter_coeff153_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 379: Size mismatch in connection of port <rf_filter_coeff154_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 380: Size mismatch in connection of port <rf_filter_coeff154_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 381: Size mismatch in connection of port <rf_filter_coeff155_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 382: Size mismatch in connection of port <rf_filter_coeff155_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 383: Size mismatch in connection of port <rf_filter_coeff156_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 384: Size mismatch in connection of port <rf_filter_coeff156_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 385: Size mismatch in connection of port <rf_filter_coeff157_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 386: Size mismatch in connection of port <rf_filter_coeff157_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 387: Size mismatch in connection of port <rf_filter_coeff158_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 388: Size mismatch in connection of port <rf_filter_coeff158_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 389: Size mismatch in connection of port <rf_filter_coeff159_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 390: Size mismatch in connection of port <rf_filter_coeff159_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 391: Size mismatch in connection of port <rf_filter_coeff160_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 392: Size mismatch in connection of port <rf_filter_coeff160_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 393: Size mismatch in connection of port <rf_filter_coeff161_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 394: Size mismatch in connection of port <rf_filter_coeff161_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 395: Size mismatch in connection of port <rf_filter_coeff162_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 396: Size mismatch in connection of port <rf_filter_coeff162_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 397: Size mismatch in connection of port <rf_filter_coeff163_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 398: Size mismatch in connection of port <rf_filter_coeff163_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 399: Size mismatch in connection of port <rf_filter_coeff164_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 400: Size mismatch in connection of port <rf_filter_coeff164_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 401: Size mismatch in connection of port <rf_filter_coeff165_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 402: Size mismatch in connection of port <rf_filter_coeff165_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 403: Size mismatch in connection of port <rf_filter_coeff166_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 404: Size mismatch in connection of port <rf_filter_coeff166_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 405: Size mismatch in connection of port <rf_filter_coeff167_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 406: Size mismatch in connection of port <rf_filter_coeff167_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 407: Size mismatch in connection of port <rf_filter_coeff168_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 408: Size mismatch in connection of port <rf_filter_coeff168_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 409: Size mismatch in connection of port <rf_filter_coeff169_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 410: Size mismatch in connection of port <rf_filter_coeff169_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 411: Size mismatch in connection of port <rf_filter_coeff170_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 412: Size mismatch in connection of port <rf_filter_coeff170_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 413: Size mismatch in connection of port <rf_filter_coeff171_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 414: Size mismatch in connection of port <rf_filter_coeff171_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 415: Size mismatch in connection of port <rf_filter_coeff172_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 416: Size mismatch in connection of port <rf_filter_coeff172_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 417: Size mismatch in connection of port <rf_filter_coeff173_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 418: Size mismatch in connection of port <rf_filter_coeff173_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 419: Size mismatch in connection of port <rf_filter_coeff174_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 420: Size mismatch in connection of port <rf_filter_coeff174_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 421: Size mismatch in connection of port <rf_filter_coeff175_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 422: Size mismatch in connection of port <rf_filter_coeff175_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 423: Size mismatch in connection of port <rf_filter_coeff176_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 424: Size mismatch in connection of port <rf_filter_coeff176_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 425: Size mismatch in connection of port <rf_filter_coeff177_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 426: Size mismatch in connection of port <rf_filter_coeff177_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 427: Size mismatch in connection of port <rf_filter_coeff178_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 428: Size mismatch in connection of port <rf_filter_coeff178_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 429: Size mismatch in connection of port <rf_filter_coeff179_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 430: Size mismatch in connection of port <rf_filter_coeff179_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 431: Size mismatch in connection of port <rf_filter_coeff180_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 432: Size mismatch in connection of port <rf_filter_coeff180_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 433: Size mismatch in connection of port <rf_filter_coeff181_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 434: Size mismatch in connection of port <rf_filter_coeff181_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 435: Size mismatch in connection of port <rf_filter_coeff182_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 436: Size mismatch in connection of port <rf_filter_coeff182_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 437: Size mismatch in connection of port <rf_filter_coeff183_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 438: Size mismatch in connection of port <rf_filter_coeff183_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 439: Size mismatch in connection of port <rf_filter_coeff184_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 440: Size mismatch in connection of port <rf_filter_coeff184_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 441: Size mismatch in connection of port <rf_filter_coeff185_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 442: Size mismatch in connection of port <rf_filter_coeff185_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 443: Size mismatch in connection of port <rf_filter_coeff186_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 444: Size mismatch in connection of port <rf_filter_coeff186_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 445: Size mismatch in connection of port <rf_filter_coeff187_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 446: Size mismatch in connection of port <rf_filter_coeff187_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 447: Size mismatch in connection of port <rf_filter_coeff188_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 448: Size mismatch in connection of port <rf_filter_coeff188_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 449: Size mismatch in connection of port <rf_filter_coeff189_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 450: Size mismatch in connection of port <rf_filter_coeff189_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 451: Size mismatch in connection of port <rf_filter_coeff190_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 452: Size mismatch in connection of port <rf_filter_coeff190_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 453: Size mismatch in connection of port <rf_filter_coeff191_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 454: Size mismatch in connection of port <rf_filter_coeff191_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 455: Size mismatch in connection of port <rf_filter_coeff192_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 456: Size mismatch in connection of port <rf_filter_coeff192_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 457: Size mismatch in connection of port <rf_filter_coeff193_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 458: Size mismatch in connection of port <rf_filter_coeff193_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 459: Size mismatch in connection of port <rf_filter_coeff194_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 460: Size mismatch in connection of port <rf_filter_coeff194_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 461: Size mismatch in connection of port <rf_filter_coeff195_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 462: Size mismatch in connection of port <rf_filter_coeff195_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 463: Size mismatch in connection of port <rf_filter_coeff196_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 464: Size mismatch in connection of port <rf_filter_coeff196_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 465: Size mismatch in connection of port <rf_filter_coeff197_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 466: Size mismatch in connection of port <rf_filter_coeff197_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 467: Size mismatch in connection of port <rf_filter_coeff198_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 468: Size mismatch in connection of port <rf_filter_coeff198_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 469: Size mismatch in connection of port <rf_filter_coeff199_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 470: Size mismatch in connection of port <rf_filter_coeff199_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 471: Size mismatch in connection of port <rf_filter_coeff200_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 472: Size mismatch in connection of port <rf_filter_coeff200_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 473: Size mismatch in connection of port <rf_filter_coeff201_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 474: Size mismatch in connection of port <rf_filter_coeff201_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 475: Size mismatch in connection of port <rf_filter_coeff202_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 476: Size mismatch in connection of port <rf_filter_coeff202_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 477: Size mismatch in connection of port <rf_filter_coeff203_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 478: Size mismatch in connection of port <rf_filter_coeff203_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 479: Size mismatch in connection of port <rf_filter_coeff204_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 480: Size mismatch in connection of port <rf_filter_coeff204_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 481: Size mismatch in connection of port <rf_filter_coeff205_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 482: Size mismatch in connection of port <rf_filter_coeff205_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 483: Size mismatch in connection of port <rf_filter_coeff206_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 484: Size mismatch in connection of port <rf_filter_coeff206_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 485: Size mismatch in connection of port <rf_filter_coeff207_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 486: Size mismatch in connection of port <rf_filter_coeff207_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 487: Size mismatch in connection of port <rf_filter_coeff208_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 488: Size mismatch in connection of port <rf_filter_coeff208_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 489: Size mismatch in connection of port <rf_filter_coeff209_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 490: Size mismatch in connection of port <rf_filter_coeff209_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 491: Size mismatch in connection of port <rf_filter_coeff210_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 492: Size mismatch in connection of port <rf_filter_coeff210_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 493: Size mismatch in connection of port <rf_filter_coeff211_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 494: Size mismatch in connection of port <rf_filter_coeff211_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 495: Size mismatch in connection of port <rf_filter_coeff212_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 496: Size mismatch in connection of port <rf_filter_coeff212_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 497: Size mismatch in connection of port <rf_filter_coeff213_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 498: Size mismatch in connection of port <rf_filter_coeff213_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 499: Size mismatch in connection of port <rf_filter_coeff214_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 500: Size mismatch in connection of port <rf_filter_coeff214_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 501: Size mismatch in connection of port <rf_filter_coeff215_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 502: Size mismatch in connection of port <rf_filter_coeff215_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 503: Size mismatch in connection of port <rf_filter_coeff216_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 504: Size mismatch in connection of port <rf_filter_coeff216_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 505: Size mismatch in connection of port <rf_filter_coeff217_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 506: Size mismatch in connection of port <rf_filter_coeff217_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 507: Size mismatch in connection of port <rf_filter_coeff218_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 508: Size mismatch in connection of port <rf_filter_coeff218_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 509: Size mismatch in connection of port <rf_filter_coeff219_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 510: Size mismatch in connection of port <rf_filter_coeff219_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 511: Size mismatch in connection of port <rf_filter_coeff220_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 512: Size mismatch in connection of port <rf_filter_coeff220_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 513: Size mismatch in connection of port <rf_filter_coeff221_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 514: Size mismatch in connection of port <rf_filter_coeff221_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 515: Size mismatch in connection of port <rf_filter_coeff222_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 516: Size mismatch in connection of port <rf_filter_coeff222_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 517: Size mismatch in connection of port <rf_filter_coeff223_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 518: Size mismatch in connection of port <rf_filter_coeff223_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 519: Size mismatch in connection of port <rf_filter_coeff224_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 520: Size mismatch in connection of port <rf_filter_coeff224_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 521: Size mismatch in connection of port <rf_filter_coeff225_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 522: Size mismatch in connection of port <rf_filter_coeff225_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 523: Size mismatch in connection of port <rf_filter_coeff226_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 524: Size mismatch in connection of port <rf_filter_coeff226_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 525: Size mismatch in connection of port <rf_filter_coeff227_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 526: Size mismatch in connection of port <rf_filter_coeff227_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 527: Size mismatch in connection of port <rf_filter_coeff228_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 528: Size mismatch in connection of port <rf_filter_coeff228_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 529: Size mismatch in connection of port <rf_filter_coeff229_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 530: Size mismatch in connection of port <rf_filter_coeff229_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 531: Size mismatch in connection of port <rf_filter_coeff230_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 532: Size mismatch in connection of port <rf_filter_coeff230_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 533: Size mismatch in connection of port <rf_filter_coeff231_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 534: Size mismatch in connection of port <rf_filter_coeff231_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 535: Size mismatch in connection of port <rf_filter_coeff232_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 536: Size mismatch in connection of port <rf_filter_coeff232_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 537: Size mismatch in connection of port <rf_filter_coeff233_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 538: Size mismatch in connection of port <rf_filter_coeff233_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 539: Size mismatch in connection of port <rf_filter_coeff234_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 540: Size mismatch in connection of port <rf_filter_coeff234_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 541: Size mismatch in connection of port <rf_filter_coeff235_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 542: Size mismatch in connection of port <rf_filter_coeff235_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 543: Size mismatch in connection of port <rf_filter_coeff236_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 544: Size mismatch in connection of port <rf_filter_coeff236_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 545: Size mismatch in connection of port <rf_filter_coeff237_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 546: Size mismatch in connection of port <rf_filter_coeff237_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 547: Size mismatch in connection of port <rf_filter_coeff238_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 548: Size mismatch in connection of port <rf_filter_coeff238_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 549: Size mismatch in connection of port <rf_filter_coeff239_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 550: Size mismatch in connection of port <rf_filter_coeff239_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 551: Size mismatch in connection of port <rf_filter_coeff240_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 552: Size mismatch in connection of port <rf_filter_coeff240_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 553: Size mismatch in connection of port <rf_filter_coeff241_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 554: Size mismatch in connection of port <rf_filter_coeff241_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 555: Size mismatch in connection of port <rf_filter_coeff242_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 556: Size mismatch in connection of port <rf_filter_coeff242_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 557: Size mismatch in connection of port <rf_filter_coeff243_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 558: Size mismatch in connection of port <rf_filter_coeff243_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 559: Size mismatch in connection of port <rf_filter_coeff244_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 560: Size mismatch in connection of port <rf_filter_coeff244_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 561: Size mismatch in connection of port <rf_filter_coeff245_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 562: Size mismatch in connection of port <rf_filter_coeff245_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 563: Size mismatch in connection of port <rf_filter_coeff246_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 564: Size mismatch in connection of port <rf_filter_coeff246_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 565: Size mismatch in connection of port <rf_filter_coeff247_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 566: Size mismatch in connection of port <rf_filter_coeff247_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 567: Size mismatch in connection of port <rf_filter_coeff248_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 568: Size mismatch in connection of port <rf_filter_coeff248_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 569: Size mismatch in connection of port <rf_filter_coeff249_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 570: Size mismatch in connection of port <rf_filter_coeff249_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 571: Size mismatch in connection of port <rf_filter_coeff250_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 572: Size mismatch in connection of port <rf_filter_coeff250_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 573: Size mismatch in connection of port <rf_filter_coeff251_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 574: Size mismatch in connection of port <rf_filter_coeff251_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 575: Size mismatch in connection of port <rf_filter_coeff252_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 576: Size mismatch in connection of port <rf_filter_coeff252_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 577: Size mismatch in connection of port <rf_filter_coeff253_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 578: Size mismatch in connection of port <rf_filter_coeff253_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 579: Size mismatch in connection of port <rf_filter_coeff254_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 580: Size mismatch in connection of port <rf_filter_coeff254_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 581: Size mismatch in connection of port <rf_filter_coeff255_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 582: Size mismatch in connection of port <rf_filter_coeff255_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 583: Size mismatch in connection of port <rf_filter_coeff256_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 584: Size mismatch in connection of port <rf_filter_coeff256_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 585: Size mismatch in connection of port <rf_filter_coeff257_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 586: Size mismatch in connection of port <rf_filter_coeff257_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 587: Size mismatch in connection of port <rf_filter_coeff258_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 588: Size mismatch in connection of port <rf_filter_coeff258_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 589: Size mismatch in connection of port <rf_filter_coeff259_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 590: Size mismatch in connection of port <rf_filter_coeff259_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 591: Size mismatch in connection of port <rf_filter_coeff260_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 592: Size mismatch in connection of port <rf_filter_coeff260_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 593: Size mismatch in connection of port <rf_filter_coeff261_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 594: Size mismatch in connection of port <rf_filter_coeff261_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 595: Size mismatch in connection of port <rf_filter_coeff262_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 596: Size mismatch in connection of port <rf_filter_coeff262_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 597: Size mismatch in connection of port <rf_filter_coeff263_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 598: Size mismatch in connection of port <rf_filter_coeff263_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 599: Size mismatch in connection of port <rf_filter_coeff264_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 600: Size mismatch in connection of port <rf_filter_coeff264_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 601: Size mismatch in connection of port <rf_filter_coeff265_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 602: Size mismatch in connection of port <rf_filter_coeff265_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 603: Size mismatch in connection of port <rf_filter_coeff266_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 604: Size mismatch in connection of port <rf_filter_coeff266_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 605: Size mismatch in connection of port <rf_filter_coeff267_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 606: Size mismatch in connection of port <rf_filter_coeff267_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 607: Size mismatch in connection of port <rf_filter_coeff268_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 608: Size mismatch in connection of port <rf_filter_coeff268_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 609: Size mismatch in connection of port <rf_filter_coeff269_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 610: Size mismatch in connection of port <rf_filter_coeff269_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 611: Size mismatch in connection of port <rf_filter_coeff270_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 612: Size mismatch in connection of port <rf_filter_coeff270_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 613: Size mismatch in connection of port <rf_filter_coeff271_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 614: Size mismatch in connection of port <rf_filter_coeff271_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 615: Size mismatch in connection of port <rf_filter_coeff272_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 616: Size mismatch in connection of port <rf_filter_coeff272_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 617: Size mismatch in connection of port <rf_filter_coeff273_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 618: Size mismatch in connection of port <rf_filter_coeff273_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 619: Size mismatch in connection of port <rf_filter_coeff274_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 620: Size mismatch in connection of port <rf_filter_coeff274_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 621: Size mismatch in connection of port <rf_filter_coeff275_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 622: Size mismatch in connection of port <rf_filter_coeff275_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 623: Size mismatch in connection of port <rf_filter_coeff276_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 624: Size mismatch in connection of port <rf_filter_coeff276_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 625: Size mismatch in connection of port <rf_filter_coeff277_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 626: Size mismatch in connection of port <rf_filter_coeff277_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 627: Size mismatch in connection of port <rf_filter_coeff278_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 628: Size mismatch in connection of port <rf_filter_coeff278_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 629: Size mismatch in connection of port <rf_filter_coeff279_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 630: Size mismatch in connection of port <rf_filter_coeff279_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 631: Size mismatch in connection of port <rf_filter_coeff280_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 632: Size mismatch in connection of port <rf_filter_coeff280_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 633: Size mismatch in connection of port <rf_filter_coeff281_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 634: Size mismatch in connection of port <rf_filter_coeff281_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 635: Size mismatch in connection of port <rf_filter_coeff282_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 636: Size mismatch in connection of port <rf_filter_coeff282_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 637: Size mismatch in connection of port <rf_filter_coeff283_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 638: Size mismatch in connection of port <rf_filter_coeff283_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 639: Size mismatch in connection of port <rf_filter_coeff284_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 640: Size mismatch in connection of port <rf_filter_coeff284_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 641: Size mismatch in connection of port <rf_filter_coeff285_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 642: Size mismatch in connection of port <rf_filter_coeff285_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 643: Size mismatch in connection of port <rf_filter_coeff286_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 644: Size mismatch in connection of port <rf_filter_coeff286_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 645: Size mismatch in connection of port <rf_filter_coeff287_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 646: Size mismatch in connection of port <rf_filter_coeff287_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 647: Size mismatch in connection of port <rf_filter_coeff288_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 648: Size mismatch in connection of port <rf_filter_coeff288_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 649: Size mismatch in connection of port <rf_filter_coeff289_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 650: Size mismatch in connection of port <rf_filter_coeff289_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 651: Size mismatch in connection of port <rf_filter_coeff290_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 652: Size mismatch in connection of port <rf_filter_coeff290_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 653: Size mismatch in connection of port <rf_filter_coeff291_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 654: Size mismatch in connection of port <rf_filter_coeff291_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 655: Size mismatch in connection of port <rf_filter_coeff292_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 656: Size mismatch in connection of port <rf_filter_coeff292_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 657: Size mismatch in connection of port <rf_filter_coeff293_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 658: Size mismatch in connection of port <rf_filter_coeff293_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 659: Size mismatch in connection of port <rf_filter_coeff294_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 660: Size mismatch in connection of port <rf_filter_coeff294_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 661: Size mismatch in connection of port <rf_filter_coeff295_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 662: Size mismatch in connection of port <rf_filter_coeff295_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 663: Size mismatch in connection of port <rf_filter_coeff296_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 664: Size mismatch in connection of port <rf_filter_coeff296_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 665: Size mismatch in connection of port <rf_filter_coeff297_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 666: Size mismatch in connection of port <rf_filter_coeff297_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 667: Size mismatch in connection of port <rf_filter_coeff298_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 668: Size mismatch in connection of port <rf_filter_coeff298_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 669: Size mismatch in connection of port <rf_filter_coeff299_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 670: Size mismatch in connection of port <rf_filter_coeff299_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 671: Size mismatch in connection of port <rf_filter_coeff300_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 672: Size mismatch in connection of port <rf_filter_coeff300_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 673: Size mismatch in connection of port <rf_filter_coeff301_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 674: Size mismatch in connection of port <rf_filter_coeff301_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 675: Size mismatch in connection of port <rf_filter_coeff302_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 676: Size mismatch in connection of port <rf_filter_coeff302_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 677: Size mismatch in connection of port <rf_filter_coeff303_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 678: Size mismatch in connection of port <rf_filter_coeff303_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 679: Size mismatch in connection of port <rf_filter_coeff304_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 680: Size mismatch in connection of port <rf_filter_coeff304_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 681: Size mismatch in connection of port <rf_filter_coeff305_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 682: Size mismatch in connection of port <rf_filter_coeff305_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 683: Size mismatch in connection of port <rf_filter_coeff306_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 684: Size mismatch in connection of port <rf_filter_coeff306_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 685: Size mismatch in connection of port <rf_filter_coeff307_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 686: Size mismatch in connection of port <rf_filter_coeff307_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 687: Size mismatch in connection of port <rf_filter_coeff308_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 688: Size mismatch in connection of port <rf_filter_coeff308_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 689: Size mismatch in connection of port <rf_filter_coeff309_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 690: Size mismatch in connection of port <rf_filter_coeff309_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 691: Size mismatch in connection of port <rf_filter_coeff310_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 692: Size mismatch in connection of port <rf_filter_coeff310_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 693: Size mismatch in connection of port <rf_filter_coeff311_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 694: Size mismatch in connection of port <rf_filter_coeff311_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 695: Size mismatch in connection of port <rf_filter_coeff312_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 696: Size mismatch in connection of port <rf_filter_coeff312_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 697: Size mismatch in connection of port <rf_filter_coeff313_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 698: Size mismatch in connection of port <rf_filter_coeff313_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 699: Size mismatch in connection of port <rf_filter_coeff314_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 700: Size mismatch in connection of port <rf_filter_coeff314_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 701: Size mismatch in connection of port <rf_filter_coeff315_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 702: Size mismatch in connection of port <rf_filter_coeff315_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 703: Size mismatch in connection of port <rf_filter_coeff316_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 704: Size mismatch in connection of port <rf_filter_coeff316_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 705: Size mismatch in connection of port <rf_filter_coeff317_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 706: Size mismatch in connection of port <rf_filter_coeff317_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 707: Size mismatch in connection of port <rf_filter_coeff318_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 708: Size mismatch in connection of port <rf_filter_coeff318_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 709: Size mismatch in connection of port <rf_filter_coeff319_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 710: Size mismatch in connection of port <rf_filter_coeff319_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 711: Size mismatch in connection of port <rf_filter_coeff320_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 712: Size mismatch in connection of port <rf_filter_coeff320_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 713: Size mismatch in connection of port <rf_filter_coeff321_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 714: Size mismatch in connection of port <rf_filter_coeff321_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 715: Size mismatch in connection of port <rf_filter_coeff322_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 716: Size mismatch in connection of port <rf_filter_coeff322_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 717: Size mismatch in connection of port <rf_filter_coeff323_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 718: Size mismatch in connection of port <rf_filter_coeff323_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 719: Size mismatch in connection of port <rf_filter_coeff324_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 720: Size mismatch in connection of port <rf_filter_coeff324_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 721: Size mismatch in connection of port <rf_filter_coeff325_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 722: Size mismatch in connection of port <rf_filter_coeff325_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 723: Size mismatch in connection of port <rf_filter_coeff326_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 724: Size mismatch in connection of port <rf_filter_coeff326_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 725: Size mismatch in connection of port <rf_filter_coeff327_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 726: Size mismatch in connection of port <rf_filter_coeff327_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 727: Size mismatch in connection of port <rf_filter_coeff328_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 728: Size mismatch in connection of port <rf_filter_coeff328_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 729: Size mismatch in connection of port <rf_filter_coeff329_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 730: Size mismatch in connection of port <rf_filter_coeff329_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 731: Size mismatch in connection of port <rf_filter_coeff330_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 732: Size mismatch in connection of port <rf_filter_coeff330_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 733: Size mismatch in connection of port <rf_filter_coeff331_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 734: Size mismatch in connection of port <rf_filter_coeff331_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 735: Size mismatch in connection of port <rf_filter_coeff332_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 736: Size mismatch in connection of port <rf_filter_coeff332_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 737: Size mismatch in connection of port <rf_filter_coeff333_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 738: Size mismatch in connection of port <rf_filter_coeff333_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 739: Size mismatch in connection of port <rf_filter_coeff334_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 740: Size mismatch in connection of port <rf_filter_coeff334_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 741: Size mismatch in connection of port <rf_filter_coeff335_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 742: Size mismatch in connection of port <rf_filter_coeff335_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 743: Size mismatch in connection of port <rf_filter_coeff336_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 744: Size mismatch in connection of port <rf_filter_coeff336_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 745: Size mismatch in connection of port <rf_filter_coeff337_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 746: Size mismatch in connection of port <rf_filter_coeff337_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 747: Size mismatch in connection of port <rf_filter_coeff338_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 748: Size mismatch in connection of port <rf_filter_coeff338_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 749: Size mismatch in connection of port <rf_filter_coeff339_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 750: Size mismatch in connection of port <rf_filter_coeff339_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 751: Size mismatch in connection of port <rf_filter_coeff340_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 752: Size mismatch in connection of port <rf_filter_coeff340_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 753: Size mismatch in connection of port <rf_filter_coeff341_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 754: Size mismatch in connection of port <rf_filter_coeff341_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 755: Size mismatch in connection of port <rf_filter_coeff342_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 756: Size mismatch in connection of port <rf_filter_coeff342_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 757: Size mismatch in connection of port <rf_filter_coeff343_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 758: Size mismatch in connection of port <rf_filter_coeff343_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 759: Size mismatch in connection of port <rf_filter_coeff344_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 760: Size mismatch in connection of port <rf_filter_coeff344_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 761: Size mismatch in connection of port <rf_filter_coeff345_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 762: Size mismatch in connection of port <rf_filter_coeff345_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 763: Size mismatch in connection of port <rf_filter_coeff346_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 764: Size mismatch in connection of port <rf_filter_coeff346_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 765: Size mismatch in connection of port <rf_filter_coeff347_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 766: Size mismatch in connection of port <rf_filter_coeff347_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 767: Size mismatch in connection of port <rf_filter_coeff348_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 768: Size mismatch in connection of port <rf_filter_coeff348_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 769: Size mismatch in connection of port <rf_filter_coeff349_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 770: Size mismatch in connection of port <rf_filter_coeff349_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 771: Size mismatch in connection of port <rf_filter_coeff350_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 772: Size mismatch in connection of port <rf_filter_coeff350_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 773: Size mismatch in connection of port <rf_filter_coeff351_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 774: Size mismatch in connection of port <rf_filter_coeff351_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 775: Size mismatch in connection of port <rf_filter_coeff352_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 776: Size mismatch in connection of port <rf_filter_coeff352_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 777: Size mismatch in connection of port <rf_filter_coeff353_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 778: Size mismatch in connection of port <rf_filter_coeff353_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 779: Size mismatch in connection of port <rf_filter_coeff354_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 780: Size mismatch in connection of port <rf_filter_coeff354_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 781: Size mismatch in connection of port <rf_filter_coeff355_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 782: Size mismatch in connection of port <rf_filter_coeff355_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 783: Size mismatch in connection of port <rf_filter_coeff356_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 784: Size mismatch in connection of port <rf_filter_coeff356_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 785: Size mismatch in connection of port <rf_filter_coeff357_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 786: Size mismatch in connection of port <rf_filter_coeff357_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 787: Size mismatch in connection of port <rf_filter_coeff358_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 788: Size mismatch in connection of port <rf_filter_coeff358_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 789: Size mismatch in connection of port <rf_filter_coeff359_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 790: Size mismatch in connection of port <rf_filter_coeff359_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 791: Size mismatch in connection of port <rf_filter_coeff360_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 792: Size mismatch in connection of port <rf_filter_coeff360_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 793: Size mismatch in connection of port <rf_filter_coeff361_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 794: Size mismatch in connection of port <rf_filter_coeff361_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 795: Size mismatch in connection of port <rf_filter_coeff362_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 796: Size mismatch in connection of port <rf_filter_coeff362_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 797: Size mismatch in connection of port <rf_filter_coeff363_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 798: Size mismatch in connection of port <rf_filter_coeff363_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 799: Size mismatch in connection of port <rf_filter_coeff364_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 800: Size mismatch in connection of port <rf_filter_coeff364_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 801: Size mismatch in connection of port <rf_filter_coeff365_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 802: Size mismatch in connection of port <rf_filter_coeff365_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 803: Size mismatch in connection of port <rf_filter_coeff366_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 804: Size mismatch in connection of port <rf_filter_coeff366_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 805: Size mismatch in connection of port <rf_filter_coeff367_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 806: Size mismatch in connection of port <rf_filter_coeff367_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 807: Size mismatch in connection of port <rf_filter_coeff368_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 808: Size mismatch in connection of port <rf_filter_coeff368_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 809: Size mismatch in connection of port <rf_filter_coeff369_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 810: Size mismatch in connection of port <rf_filter_coeff369_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 811: Size mismatch in connection of port <rf_filter_coeff370_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 812: Size mismatch in connection of port <rf_filter_coeff370_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 813: Size mismatch in connection of port <rf_filter_coeff371_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 814: Size mismatch in connection of port <rf_filter_coeff371_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 815: Size mismatch in connection of port <rf_filter_coeff372_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 816: Size mismatch in connection of port <rf_filter_coeff372_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 817: Size mismatch in connection of port <rf_filter_coeff373_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 818: Size mismatch in connection of port <rf_filter_coeff373_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 819: Size mismatch in connection of port <rf_filter_coeff374_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 820: Size mismatch in connection of port <rf_filter_coeff374_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 821: Size mismatch in connection of port <rf_filter_coeff375_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 822: Size mismatch in connection of port <rf_filter_coeff375_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 823: Size mismatch in connection of port <rf_filter_coeff376_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 824: Size mismatch in connection of port <rf_filter_coeff376_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 825: Size mismatch in connection of port <rf_filter_coeff377_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 826: Size mismatch in connection of port <rf_filter_coeff377_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 827: Size mismatch in connection of port <rf_filter_coeff378_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 828: Size mismatch in connection of port <rf_filter_coeff378_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 829: Size mismatch in connection of port <rf_filter_coeff379_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 830: Size mismatch in connection of port <rf_filter_coeff379_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 831: Size mismatch in connection of port <rf_filter_coeff380_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 832: Size mismatch in connection of port <rf_filter_coeff380_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 833: Size mismatch in connection of port <rf_filter_coeff381_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 834: Size mismatch in connection of port <rf_filter_coeff381_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 835: Size mismatch in connection of port <rf_filter_coeff382_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 836: Size mismatch in connection of port <rf_filter_coeff382_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 837: Size mismatch in connection of port <rf_filter_coeff383_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 838: Size mismatch in connection of port <rf_filter_coeff383_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 839: Size mismatch in connection of port <rf_filter_coeff384_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 840: Size mismatch in connection of port <rf_filter_coeff384_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 841: Size mismatch in connection of port <rf_filter_coeff385_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 842: Size mismatch in connection of port <rf_filter_coeff385_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 843: Size mismatch in connection of port <rf_filter_coeff386_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 844: Size mismatch in connection of port <rf_filter_coeff386_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 845: Size mismatch in connection of port <rf_filter_coeff387_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 846: Size mismatch in connection of port <rf_filter_coeff387_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 847: Size mismatch in connection of port <rf_filter_coeff388_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 848: Size mismatch in connection of port <rf_filter_coeff388_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 849: Size mismatch in connection of port <rf_filter_coeff389_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 850: Size mismatch in connection of port <rf_filter_coeff389_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 851: Size mismatch in connection of port <rf_filter_coeff390_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 852: Size mismatch in connection of port <rf_filter_coeff390_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 853: Size mismatch in connection of port <rf_filter_coeff391_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 854: Size mismatch in connection of port <rf_filter_coeff391_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 855: Size mismatch in connection of port <rf_filter_coeff392_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 856: Size mismatch in connection of port <rf_filter_coeff392_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 857: Size mismatch in connection of port <rf_filter_coeff393_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 858: Size mismatch in connection of port <rf_filter_coeff393_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 859: Size mismatch in connection of port <rf_filter_coeff394_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 860: Size mismatch in connection of port <rf_filter_coeff394_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 861: Size mismatch in connection of port <rf_filter_coeff395_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 862: Size mismatch in connection of port <rf_filter_coeff395_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 863: Size mismatch in connection of port <rf_filter_coeff396_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 864: Size mismatch in connection of port <rf_filter_coeff396_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 865: Size mismatch in connection of port <rf_filter_coeff397_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 866: Size mismatch in connection of port <rf_filter_coeff397_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 867: Size mismatch in connection of port <rf_filter_coeff398_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 868: Size mismatch in connection of port <rf_filter_coeff398_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 869: Size mismatch in connection of port <rf_filter_coeff399_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 870: Size mismatch in connection of port <rf_filter_coeff399_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 871: Size mismatch in connection of port <rf_filter_coeff400_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 872: Size mismatch in connection of port <rf_filter_coeff400_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 873: Size mismatch in connection of port <rf_filter_coeff401_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 874: Size mismatch in connection of port <rf_filter_coeff401_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 875: Size mismatch in connection of port <rf_filter_coeff402_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 876: Size mismatch in connection of port <rf_filter_coeff402_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 877: Size mismatch in connection of port <rf_filter_coeff403_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 878: Size mismatch in connection of port <rf_filter_coeff403_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 879: Size mismatch in connection of port <rf_filter_coeff404_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 880: Size mismatch in connection of port <rf_filter_coeff404_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 881: Size mismatch in connection of port <rf_filter_coeff405_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 882: Size mismatch in connection of port <rf_filter_coeff405_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 883: Size mismatch in connection of port <rf_filter_coeff406_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 884: Size mismatch in connection of port <rf_filter_coeff406_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 885: Size mismatch in connection of port <rf_filter_coeff407_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 886: Size mismatch in connection of port <rf_filter_coeff407_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 887: Size mismatch in connection of port <rf_filter_coeff408_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 888: Size mismatch in connection of port <rf_filter_coeff408_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 889: Size mismatch in connection of port <rf_filter_coeff409_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 890: Size mismatch in connection of port <rf_filter_coeff409_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 891: Size mismatch in connection of port <rf_filter_coeff410_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 892: Size mismatch in connection of port <rf_filter_coeff410_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 893: Size mismatch in connection of port <rf_filter_coeff411_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 894: Size mismatch in connection of port <rf_filter_coeff411_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 895: Size mismatch in connection of port <rf_filter_coeff412_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 896: Size mismatch in connection of port <rf_filter_coeff412_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 897: Size mismatch in connection of port <rf_filter_coeff413_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 898: Size mismatch in connection of port <rf_filter_coeff413_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 899: Size mismatch in connection of port <rf_filter_coeff414_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 900: Size mismatch in connection of port <rf_filter_coeff414_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 901: Size mismatch in connection of port <rf_filter_coeff415_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 902: Size mismatch in connection of port <rf_filter_coeff415_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 903: Size mismatch in connection of port <rf_filter_coeff416_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 904: Size mismatch in connection of port <rf_filter_coeff416_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 905: Size mismatch in connection of port <rf_filter_coeff417_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 906: Size mismatch in connection of port <rf_filter_coeff417_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 907: Size mismatch in connection of port <rf_filter_coeff418_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 908: Size mismatch in connection of port <rf_filter_coeff418_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 909: Size mismatch in connection of port <rf_filter_coeff419_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 910: Size mismatch in connection of port <rf_filter_coeff419_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 911: Size mismatch in connection of port <rf_filter_coeff420_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 912: Size mismatch in connection of port <rf_filter_coeff420_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 913: Size mismatch in connection of port <rf_filter_coeff421_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 914: Size mismatch in connection of port <rf_filter_coeff421_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 915: Size mismatch in connection of port <rf_filter_coeff422_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 916: Size mismatch in connection of port <rf_filter_coeff422_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 917: Size mismatch in connection of port <rf_filter_coeff423_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 918: Size mismatch in connection of port <rf_filter_coeff423_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 919: Size mismatch in connection of port <rf_filter_coeff424_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 920: Size mismatch in connection of port <rf_filter_coeff424_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 921: Size mismatch in connection of port <rf_filter_coeff425_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 922: Size mismatch in connection of port <rf_filter_coeff425_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 923: Size mismatch in connection of port <rf_filter_coeff426_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 924: Size mismatch in connection of port <rf_filter_coeff426_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 925: Size mismatch in connection of port <rf_filter_coeff427_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 926: Size mismatch in connection of port <rf_filter_coeff427_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 927: Size mismatch in connection of port <rf_filter_coeff428_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 928: Size mismatch in connection of port <rf_filter_coeff428_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 929: Size mismatch in connection of port <rf_filter_coeff429_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 930: Size mismatch in connection of port <rf_filter_coeff429_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 931: Size mismatch in connection of port <rf_filter_coeff430_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 932: Size mismatch in connection of port <rf_filter_coeff430_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 933: Size mismatch in connection of port <rf_filter_coeff431_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 934: Size mismatch in connection of port <rf_filter_coeff431_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 935: Size mismatch in connection of port <rf_filter_coeff432_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 936: Size mismatch in connection of port <rf_filter_coeff432_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 937: Size mismatch in connection of port <rf_filter_coeff433_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 938: Size mismatch in connection of port <rf_filter_coeff433_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 939: Size mismatch in connection of port <rf_filter_coeff434_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 940: Size mismatch in connection of port <rf_filter_coeff434_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 941: Size mismatch in connection of port <rf_filter_coeff435_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 942: Size mismatch in connection of port <rf_filter_coeff435_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 943: Size mismatch in connection of port <rf_filter_coeff436_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 944: Size mismatch in connection of port <rf_filter_coeff436_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 945: Size mismatch in connection of port <rf_filter_coeff437_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 946: Size mismatch in connection of port <rf_filter_coeff437_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 947: Size mismatch in connection of port <rf_filter_coeff438_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 948: Size mismatch in connection of port <rf_filter_coeff438_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 949: Size mismatch in connection of port <rf_filter_coeff439_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 950: Size mismatch in connection of port <rf_filter_coeff439_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 951: Size mismatch in connection of port <rf_filter_coeff440_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 952: Size mismatch in connection of port <rf_filter_coeff440_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 953: Size mismatch in connection of port <rf_filter_coeff441_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 954: Size mismatch in connection of port <rf_filter_coeff441_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 955: Size mismatch in connection of port <rf_filter_coeff442_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 956: Size mismatch in connection of port <rf_filter_coeff442_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 957: Size mismatch in connection of port <rf_filter_coeff443_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 958: Size mismatch in connection of port <rf_filter_coeff443_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 959: Size mismatch in connection of port <rf_filter_coeff444_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 960: Size mismatch in connection of port <rf_filter_coeff444_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 961: Size mismatch in connection of port <rf_filter_coeff445_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 962: Size mismatch in connection of port <rf_filter_coeff445_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 963: Size mismatch in connection of port <rf_filter_coeff446_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 964: Size mismatch in connection of port <rf_filter_coeff446_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 965: Size mismatch in connection of port <rf_filter_coeff447_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 966: Size mismatch in connection of port <rf_filter_coeff447_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 967: Size mismatch in connection of port <rf_filter_coeff448_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 968: Size mismatch in connection of port <rf_filter_coeff448_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 969: Size mismatch in connection of port <rf_filter_coeff449_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 970: Size mismatch in connection of port <rf_filter_coeff449_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 971: Size mismatch in connection of port <rf_filter_coeff450_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 972: Size mismatch in connection of port <rf_filter_coeff450_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 973: Size mismatch in connection of port <rf_filter_coeff451_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 974: Size mismatch in connection of port <rf_filter_coeff451_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 975: Size mismatch in connection of port <rf_filter_coeff452_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 976: Size mismatch in connection of port <rf_filter_coeff452_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 977: Size mismatch in connection of port <rf_filter_coeff453_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 978: Size mismatch in connection of port <rf_filter_coeff453_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 979: Size mismatch in connection of port <rf_filter_coeff454_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 980: Size mismatch in connection of port <rf_filter_coeff454_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 981: Size mismatch in connection of port <rf_filter_coeff455_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 982: Size mismatch in connection of port <rf_filter_coeff455_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 983: Size mismatch in connection of port <rf_filter_coeff456_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 984: Size mismatch in connection of port <rf_filter_coeff456_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 985: Size mismatch in connection of port <rf_filter_coeff457_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 986: Size mismatch in connection of port <rf_filter_coeff457_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 987: Size mismatch in connection of port <rf_filter_coeff458_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 988: Size mismatch in connection of port <rf_filter_coeff458_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 989: Size mismatch in connection of port <rf_filter_coeff459_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 990: Size mismatch in connection of port <rf_filter_coeff459_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 991: Size mismatch in connection of port <rf_filter_coeff460_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 992: Size mismatch in connection of port <rf_filter_coeff460_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 993: Size mismatch in connection of port <rf_filter_coeff461_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 994: Size mismatch in connection of port <rf_filter_coeff461_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 995: Size mismatch in connection of port <rf_filter_coeff462_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 996: Size mismatch in connection of port <rf_filter_coeff462_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 997: Size mismatch in connection of port <rf_filter_coeff463_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 998: Size mismatch in connection of port <rf_filter_coeff463_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 999: Size mismatch in connection of port <rf_filter_coeff464_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1000: Size mismatch in connection of port <rf_filter_coeff464_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1001: Size mismatch in connection of port <rf_filter_coeff465_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1002: Size mismatch in connection of port <rf_filter_coeff465_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1003: Size mismatch in connection of port <rf_filter_coeff466_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1004: Size mismatch in connection of port <rf_filter_coeff466_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1005: Size mismatch in connection of port <rf_filter_coeff467_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1006: Size mismatch in connection of port <rf_filter_coeff467_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1007: Size mismatch in connection of port <rf_filter_coeff468_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1008: Size mismatch in connection of port <rf_filter_coeff468_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1009: Size mismatch in connection of port <rf_filter_coeff469_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1010: Size mismatch in connection of port <rf_filter_coeff469_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1011: Size mismatch in connection of port <rf_filter_coeff470_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1012: Size mismatch in connection of port <rf_filter_coeff470_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1013: Size mismatch in connection of port <rf_filter_coeff471_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1014: Size mismatch in connection of port <rf_filter_coeff471_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1015: Size mismatch in connection of port <rf_filter_coeff472_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1016: Size mismatch in connection of port <rf_filter_coeff472_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1017: Size mismatch in connection of port <rf_filter_coeff473_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1018: Size mismatch in connection of port <rf_filter_coeff473_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1019: Size mismatch in connection of port <rf_filter_coeff474_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1020: Size mismatch in connection of port <rf_filter_coeff474_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1021: Size mismatch in connection of port <rf_filter_coeff475_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1022: Size mismatch in connection of port <rf_filter_coeff475_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1023: Size mismatch in connection of port <rf_filter_coeff476_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1024: Size mismatch in connection of port <rf_filter_coeff476_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1025: Size mismatch in connection of port <rf_filter_coeff477_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1026: Size mismatch in connection of port <rf_filter_coeff477_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1027: Size mismatch in connection of port <rf_filter_coeff478_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1028: Size mismatch in connection of port <rf_filter_coeff478_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1029: Size mismatch in connection of port <rf_filter_coeff479_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1030: Size mismatch in connection of port <rf_filter_coeff479_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1031: Size mismatch in connection of port <rf_filter_coeff480_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1032: Size mismatch in connection of port <rf_filter_coeff480_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1033: Size mismatch in connection of port <rf_filter_coeff481_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1034: Size mismatch in connection of port <rf_filter_coeff481_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1035: Size mismatch in connection of port <rf_filter_coeff482_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1036: Size mismatch in connection of port <rf_filter_coeff482_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1037: Size mismatch in connection of port <rf_filter_coeff483_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1038: Size mismatch in connection of port <rf_filter_coeff483_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1039: Size mismatch in connection of port <rf_filter_coeff484_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1040: Size mismatch in connection of port <rf_filter_coeff484_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1041: Size mismatch in connection of port <rf_filter_coeff485_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1042: Size mismatch in connection of port <rf_filter_coeff485_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1043: Size mismatch in connection of port <rf_filter_coeff486_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1044: Size mismatch in connection of port <rf_filter_coeff486_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1045: Size mismatch in connection of port <rf_filter_coeff487_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1046: Size mismatch in connection of port <rf_filter_coeff487_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1047: Size mismatch in connection of port <rf_filter_coeff488_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1048: Size mismatch in connection of port <rf_filter_coeff488_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1049: Size mismatch in connection of port <rf_filter_coeff489_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1050: Size mismatch in connection of port <rf_filter_coeff489_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1051: Size mismatch in connection of port <rf_filter_coeff490_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1052: Size mismatch in connection of port <rf_filter_coeff490_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1053: Size mismatch in connection of port <rf_filter_coeff491_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1054: Size mismatch in connection of port <rf_filter_coeff491_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1055: Size mismatch in connection of port <rf_filter_coeff492_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1056: Size mismatch in connection of port <rf_filter_coeff492_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1057: Size mismatch in connection of port <rf_filter_coeff493_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1058: Size mismatch in connection of port <rf_filter_coeff493_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1059: Size mismatch in connection of port <rf_filter_coeff494_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1060: Size mismatch in connection of port <rf_filter_coeff494_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1061: Size mismatch in connection of port <rf_filter_coeff495_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1062: Size mismatch in connection of port <rf_filter_coeff495_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1063: Size mismatch in connection of port <rf_filter_coeff496_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1064: Size mismatch in connection of port <rf_filter_coeff496_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1065: Size mismatch in connection of port <rf_filter_coeff497_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1066: Size mismatch in connection of port <rf_filter_coeff497_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1067: Size mismatch in connection of port <rf_filter_coeff498_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1068: Size mismatch in connection of port <rf_filter_coeff498_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1069: Size mismatch in connection of port <rf_filter_coeff499_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1070: Size mismatch in connection of port <rf_filter_coeff499_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1071: Size mismatch in connection of port <rf_filter_coeff500_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1072: Size mismatch in connection of port <rf_filter_coeff500_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1073: Size mismatch in connection of port <rf_filter_coeff501_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1074: Size mismatch in connection of port <rf_filter_coeff501_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1075: Size mismatch in connection of port <rf_filter_coeff502_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1076: Size mismatch in connection of port <rf_filter_coeff502_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1077: Size mismatch in connection of port <rf_filter_coeff503_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1078: Size mismatch in connection of port <rf_filter_coeff503_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1079: Size mismatch in connection of port <rf_filter_coeff504_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1080: Size mismatch in connection of port <rf_filter_coeff504_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1081: Size mismatch in connection of port <rf_filter_coeff505_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1082: Size mismatch in connection of port <rf_filter_coeff505_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1083: Size mismatch in connection of port <rf_filter_coeff506_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1084: Size mismatch in connection of port <rf_filter_coeff506_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1085: Size mismatch in connection of port <rf_filter_coeff507_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1086: Size mismatch in connection of port <rf_filter_coeff507_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1087: Size mismatch in connection of port <rf_filter_coeff508_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1088: Size mismatch in connection of port <rf_filter_coeff508_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1089: Size mismatch in connection of port <rf_filter_coeff509_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1090: Size mismatch in connection of port <rf_filter_coeff509_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1091: Size mismatch in connection of port <rf_filter_coeff510_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1092: Size mismatch in connection of port <rf_filter_coeff510_b>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1093: Size mismatch in connection of port <rf_filter_coeff511_a>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test.v" Line 1094: Size mismatch in connection of port <rf_filter_coeff511_b>. Formal port size is 8-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module Deserializer
Compiling module Sequencer
Compiling module Serializer
Compiling module i2c
Compiling module register
Compiling module trig_generator
Compiling module chip_reg
Compiling module i2c_reg_test
Compiling module i2c_reg_test_automated
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 10 Verilog Units
Built simulation executable H:/GitHub/Chip-Design/proj_asic/rtl/i2c_reg_test/i2c_reg_test_automated_isim_beh.exe
Fuse Memory Usage: 43664 KB
Fuse CPU Usage: 2121 ms
