
ESTUDO_LoRa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008540  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c94  08008650  08008650  00018650  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092e4  080092e4  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  080092e4  080092e4  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080092e4  080092e4  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092e4  080092e4  000192e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080092e8  080092e8  000192e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  080092ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  200001e8  080094d4  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  080094d4  000204bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a618  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c6d  00000000  00000000  0002a829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000968  00000000  00000000  0002c498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008b0  00000000  00000000  0002ce00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ea2  00000000  00000000  0002d6b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a9fc  00000000  00000000  00045552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084bbc  00000000  00000000  0004ff4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d4b0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cb4  00000000  00000000  000d4b5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08008638 	.word	0x08008638

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08008638 	.word	0x08008638

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <HAL_UARTEx_RxEventCallback>:
 * @param
 * @param
 * @retval ***NONE***
 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000bd8:	b5b0      	push	{r4, r5, r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	460b      	mov	r3, r1
 8000be2:	807b      	strh	r3, [r7, #2]
	/* Prevent unused argument(s) compilation warning */

	if (huart->Instance == USART3) {
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a1e      	ldr	r2, [pc, #120]	; (8000c64 <HAL_UARTEx_RxEventCallback+0x8c>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d135      	bne.n	8000c5a <HAL_UARTEx_RxEventCallback+0x82>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8000bee:	2110      	movs	r1, #16
 8000bf0:	481d      	ldr	r0, [pc, #116]	; (8000c68 <HAL_UARTEx_RxEventCallback+0x90>)
 8000bf2:	f001 fac1 	bl	8002178 <HAL_GPIO_TogglePin>
		HAL_UART_DMAPause(&huart3);
 8000bf6:	481d      	ldr	r0, [pc, #116]	; (8000c6c <HAL_UARTEx_RxEventCallback+0x94>)
 8000bf8:	f001 ffbb 	bl	8002b72 <HAL_UART_DMAPause>
		for (int i = 0; i < 11; i++)
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	e018      	b.n	8000c34 <HAL_UARTEx_RxEventCallback+0x5c>
			if (!memcmp(DMA_RX_Buffer_3 + i, fistTERM, strlen(fistTERM))) {
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	4a1a      	ldr	r2, [pc, #104]	; (8000c70 <HAL_UARTEx_RxEventCallback+0x98>)
 8000c06:	189c      	adds	r4, r3, r2
 8000c08:	4b1a      	ldr	r3, [pc, #104]	; (8000c74 <HAL_UARTEx_RxEventCallback+0x9c>)
 8000c0a:	681d      	ldr	r5, [r3, #0]
 8000c0c:	4b19      	ldr	r3, [pc, #100]	; (8000c74 <HAL_UARTEx_RxEventCallback+0x9c>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4618      	mov	r0, r3
 8000c12:	f7ff fa9d 	bl	8000150 <strlen>
 8000c16:	4603      	mov	r3, r0
 8000c18:	461a      	mov	r2, r3
 8000c1a:	4629      	mov	r1, r5
 8000c1c:	4620      	mov	r0, r4
 8000c1e:	f002 fc91 	bl	8003544 <memcmp>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d102      	bne.n	8000c2e <HAL_UARTEx_RxEventCallback+0x56>
				LORA_ReceivedCallback(DMA_RX_Buffer_3);
 8000c28:	4811      	ldr	r0, [pc, #68]	; (8000c70 <HAL_UARTEx_RxEventCallback+0x98>)
 8000c2a:	f000 f83f 	bl	8000cac <LORA_ReceivedCallback>
		for (int i = 0; i < 11; i++)
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	3301      	adds	r3, #1
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	2b0a      	cmp	r3, #10
 8000c38:	dde3      	ble.n	8000c02 <HAL_UARTEx_RxEventCallback+0x2a>
			}
		HAL_UART_DMAResume(&huart3);
 8000c3a:	480c      	ldr	r0, [pc, #48]	; (8000c6c <HAL_UARTEx_RxEventCallback+0x94>)
 8000c3c:	f002 f835 	bl	8002caa <HAL_UART_DMAResume>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
 8000c40:	2246      	movs	r2, #70	; 0x46
 8000c42:	490b      	ldr	r1, [pc, #44]	; (8000c70 <HAL_UARTEx_RxEventCallback+0x98>)
 8000c44:	4809      	ldr	r0, [pc, #36]	; (8000c6c <HAL_UARTEx_RxEventCallback+0x94>)
 8000c46:	f002 f8bd 	bl	8002dc4 <HAL_UARTEx_ReceiveToIdle_DMA>
		DMA_RX_BUFFER_SIZE);
		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <HAL_UARTEx_RxEventCallback+0xa0>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	4b09      	ldr	r3, [pc, #36]	; (8000c78 <HAL_UARTEx_RxEventCallback+0xa0>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f022 0204 	bic.w	r2, r2, #4
 8000c58:	601a      	str	r2, [r3, #0]
	}
}
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bdb0      	pop	{r4, r5, r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40004800 	.word	0x40004800
 8000c68:	40010800 	.word	0x40010800
 8000c6c:	20000318 	.word	0x20000318
 8000c70:	20000204 	.word	0x20000204
 8000c74:	20000000 	.word	0x20000000
 8000c78:	20000360 	.word	0x20000360

08000c7c <USART_Init>:
 * @brief
 * @param
 * @param
 * @retval ***NONE***
 */
void USART_Init(void) {
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
 8000c80:	2246      	movs	r2, #70	; 0x46
 8000c82:	4907      	ldr	r1, [pc, #28]	; (8000ca0 <USART_Init+0x24>)
 8000c84:	4807      	ldr	r0, [pc, #28]	; (8000ca4 <USART_Init+0x28>)
 8000c86:	f002 f89d 	bl	8002dc4 <HAL_UARTEx_ReceiveToIdle_DMA>
	DMA_RX_BUFFER_SIZE);
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8000c8a:	4b07      	ldr	r3, [pc, #28]	; (8000ca8 <USART_Init+0x2c>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	4b05      	ldr	r3, [pc, #20]	; (8000ca8 <USART_Init+0x2c>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f022 0204 	bic.w	r2, r2, #4
 8000c98:	601a      	str	r2, [r3, #0]
//	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, DMA_RX_Buffer_2, DMA_RX_BUFFER_SIZE);
}
 8000c9a:	bf00      	nop
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	20000204 	.word	0x20000204
 8000ca4:	20000318 	.word	0x20000318
 8000ca8:	20000360 	.word	0x20000360

08000cac <LORA_ReceivedCallback>:

/* USER CODE END PV */

/* Private functions ------------------------------------------------------------*/
/* USER CODE BEGIN PF */
void LORA_ReceivedCallback(uint8_t buffer[50]) {
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b08a      	sub	sp, #40	; 0x28
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
	int posicao_inicial = 0;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	627b      	str	r3, [r7, #36]	; 0x24
	int posicao_final = 0;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	623b      	str	r3, [r7, #32]
	for (int i = 0; i < 70; i++) {
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	61fb      	str	r3, [r7, #28]
 8000cc0:	e010      	b.n	8000ce4 <LORA_ReceivedCallback+0x38>
		if (!memcmp(buffer + i, "AT+", 3)) {
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	687a      	ldr	r2, [r7, #4]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	2203      	movs	r2, #3
 8000cca:	493a      	ldr	r1, [pc, #232]	; (8000db4 <LORA_ReceivedCallback+0x108>)
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f002 fc39 	bl	8003544 <memcmp>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d102      	bne.n	8000cde <LORA_ReceivedCallback+0x32>
			posicao_inicial = i;
 8000cd8:	69fb      	ldr	r3, [r7, #28]
 8000cda:	627b      	str	r3, [r7, #36]	; 0x24
			break;
 8000cdc:	e005      	b.n	8000cea <LORA_ReceivedCallback+0x3e>
	for (int i = 0; i < 70; i++) {
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	61fb      	str	r3, [r7, #28]
 8000ce4:	69fb      	ldr	r3, [r7, #28]
 8000ce6:	2b45      	cmp	r3, #69	; 0x45
 8000ce8:	ddeb      	ble.n	8000cc2 <LORA_ReceivedCallback+0x16>
		}
	}
	for (int i = posicao_inicial; i < 70; i++) {
 8000cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cec:	61bb      	str	r3, [r7, #24]
 8000cee:	e011      	b.n	8000d14 <LORA_ReceivedCallback+0x68>
		if (!memcmp(buffer + i, "<OK>", 4)) {
 8000cf0:	69bb      	ldr	r3, [r7, #24]
 8000cf2:	687a      	ldr	r2, [r7, #4]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	2204      	movs	r2, #4
 8000cf8:	492f      	ldr	r1, [pc, #188]	; (8000db8 <LORA_ReceivedCallback+0x10c>)
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f002 fc22 	bl	8003544 <memcmp>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d103      	bne.n	8000d0e <LORA_ReceivedCallback+0x62>
			posicao_final = i + 4;
 8000d06:	69bb      	ldr	r3, [r7, #24]
 8000d08:	3304      	adds	r3, #4
 8000d0a:	623b      	str	r3, [r7, #32]
			break;
 8000d0c:	e005      	b.n	8000d1a <LORA_ReceivedCallback+0x6e>
	for (int i = posicao_inicial; i < 70; i++) {
 8000d0e:	69bb      	ldr	r3, [r7, #24]
 8000d10:	3301      	adds	r3, #1
 8000d12:	61bb      	str	r3, [r7, #24]
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	2b45      	cmp	r3, #69	; 0x45
 8000d18:	ddea      	ble.n	8000cf0 <LORA_ReceivedCallback+0x44>
		}
	}
	if (posicao_inicial != 0 && posicao_final != 0) {
 8000d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d035      	beq.n	8000d8c <LORA_ReceivedCallback+0xe0>
 8000d20:	6a3b      	ldr	r3, [r7, #32]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d032      	beq.n	8000d8c <LORA_ReceivedCallback+0xe0>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 8000d26:	2102      	movs	r1, #2
 8000d28:	4824      	ldr	r0, [pc, #144]	; (8000dbc <LORA_ReceivedCallback+0x110>)
 8000d2a:	f001 fa25 	bl	8002178 <HAL_GPIO_TogglePin>
		for (int i = posicao_inicial; i < 100; i++) {
 8000d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d30:	617b      	str	r3, [r7, #20]
 8000d32:	e016      	b.n	8000d62 <LORA_ReceivedCallback+0xb6>
			if (i <= posicao_final + 1)
 8000d34:	6a3b      	ldr	r3, [r7, #32]
 8000d36:	3301      	adds	r3, #1
 8000d38:	697a      	ldr	r2, [r7, #20]
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	dc09      	bgt.n	8000d52 <LORA_ReceivedCallback+0xa6>
				LORA_UART_BUFFER[i - posicao_inicial] = buffer[i];
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	687a      	ldr	r2, [r7, #4]
 8000d42:	441a      	add	r2, r3
 8000d44:	6979      	ldr	r1, [r7, #20]
 8000d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d48:	1acb      	subs	r3, r1, r3
 8000d4a:	7811      	ldrb	r1, [r2, #0]
 8000d4c:	4a1c      	ldr	r2, [pc, #112]	; (8000dc0 <LORA_ReceivedCallback+0x114>)
 8000d4e:	54d1      	strb	r1, [r2, r3]
 8000d50:	e004      	b.n	8000d5c <LORA_ReceivedCallback+0xb0>
			else
				LORA_UART_BUFFER[i] = '\000';
 8000d52:	4a1b      	ldr	r2, [pc, #108]	; (8000dc0 <LORA_ReceivedCallback+0x114>)
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	4413      	add	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	701a      	strb	r2, [r3, #0]
		for (int i = posicao_inicial; i < 100; i++) {
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	617b      	str	r3, [r7, #20]
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	2b63      	cmp	r3, #99	; 0x63
 8000d66:	dde5      	ble.n	8000d34 <LORA_ReceivedCallback+0x88>
		}
		LORA_STATUS_RECEIVE = LORA_OK;
 8000d68:	4b16      	ldr	r3, [pc, #88]	; (8000dc4 <LORA_ReceivedCallback+0x118>)
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 15; i++)
 8000d6e:	2300      	movs	r3, #0
 8000d70:	613b      	str	r3, [r7, #16]
 8000d72:	e007      	b.n	8000d84 <LORA_ReceivedCallback+0xd8>
			buffer[i] = '\0';
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 15; i++)
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	3301      	adds	r3, #1
 8000d82:	613b      	str	r3, [r7, #16]
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	2b0e      	cmp	r3, #14
 8000d88:	ddf4      	ble.n	8000d74 <LORA_ReceivedCallback+0xc8>
		return;
 8000d8a:	e010      	b.n	8000dae <LORA_ReceivedCallback+0x102>
	}
	for (int i = 0; i < 15; i++)
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	e007      	b.n	8000da2 <LORA_ReceivedCallback+0xf6>
		buffer[i] = '\0';
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	4413      	add	r3, r2
 8000d98:	2200      	movs	r2, #0
 8000d9a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 15; i++)
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	3301      	adds	r3, #1
 8000da0:	60fb      	str	r3, [r7, #12]
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	2b0e      	cmp	r3, #14
 8000da6:	ddf4      	ble.n	8000d92 <LORA_ReceivedCallback+0xe6>
	LORA_STATUS_RECEIVE = LORA_FAILED;
 8000da8:	4b06      	ldr	r3, [pc, #24]	; (8000dc4 <LORA_ReceivedCallback+0x118>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	701a      	strb	r2, [r3, #0]
}
 8000dae:	3728      	adds	r7, #40	; 0x28
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	08008660 	.word	0x08008660
 8000db8:	08008664 	.word	0x08008664
 8000dbc:	40010800 	.word	0x40010800
 8000dc0:	2000024c 	.word	0x2000024c
 8000dc4:	20000004 	.word	0x20000004

08000dc8 <LORA_TransmitCommand>:

LoRa_StatusTypeDef LORA_TransmitCommand(uint16_t _Timeout) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	80fb      	strh	r3, [r7, #6]
	if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_TXcommand,
			strlen((char*) AT_TXcommand), _Timeout) != HAL_OK) {
 8000dd2:	480b      	ldr	r0, [pc, #44]	; (8000e00 <LORA_TransmitCommand+0x38>)
 8000dd4:	f7ff f9bc 	bl	8000150 <strlen>
 8000dd8:	4603      	mov	r3, r0
	if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_TXcommand,
 8000dda:	b29a      	uxth	r2, r3
 8000ddc:	88fb      	ldrh	r3, [r7, #6]
 8000dde:	4908      	ldr	r1, [pc, #32]	; (8000e00 <LORA_TransmitCommand+0x38>)
 8000de0:	4808      	ldr	r0, [pc, #32]	; (8000e04 <LORA_TransmitCommand+0x3c>)
 8000de2:	f001 fe43 	bl	8002a6c <HAL_UART_Transmit>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d004      	beq.n	8000df6 <LORA_TransmitCommand+0x2e>
		HAL_Delay(20);
 8000dec:	2014      	movs	r0, #20
 8000dee:	f000 fd07 	bl	8001800 <HAL_Delay>
		return LORA_FAILED;
 8000df2:	2300      	movs	r3, #0
 8000df4:	e000      	b.n	8000df8 <LORA_TransmitCommand+0x30>
	}
	return LORA_OK;
 8000df6:	2301      	movs	r3, #1
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3708      	adds	r7, #8
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	200002e4 	.word	0x200002e4
 8000e04:	20000318 	.word	0x20000318

08000e08 <LORA_ReceiveCommand>:

LoRa_StatusTypeDef LORA_ReceiveCommand(uint16_t _TimerWait, uint16_t _Periodo) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	4603      	mov	r3, r0
 8000e10:	460a      	mov	r2, r1
 8000e12:	80fb      	strh	r3, [r7, #6]
 8000e14:	4613      	mov	r3, r2
 8000e16:	80bb      	strh	r3, [r7, #4]
	HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
			strlen((char*) AT_RXcommand), 100);
 8000e18:	481f      	ldr	r0, [pc, #124]	; (8000e98 <LORA_ReceiveCommand+0x90>)
 8000e1a:	f7ff f999 	bl	8000150 <strlen>
 8000e1e:	4603      	mov	r3, r0
	HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
 8000e20:	b29a      	uxth	r2, r3
 8000e22:	2364      	movs	r3, #100	; 0x64
 8000e24:	491c      	ldr	r1, [pc, #112]	; (8000e98 <LORA_ReceiveCommand+0x90>)
 8000e26:	481d      	ldr	r0, [pc, #116]	; (8000e9c <LORA_ReceiveCommand+0x94>)
 8000e28:	f001 fe20 	bl	8002a6c <HAL_UART_Transmit>
	HAL_Delay(20);
 8000e2c:	2014      	movs	r0, #20
 8000e2e:	f000 fce7 	bl	8001800 <HAL_Delay>

	uint32_t Timer_start = HAL_GetTick();
 8000e32:	f000 fcdb 	bl	80017ec <HAL_GetTick>
 8000e36:	60f8      	str	r0, [r7, #12]
	while (LORA_STATUS_RECEIVE != LORA_OK) {
 8000e38:	e025      	b.n	8000e86 <LORA_ReceiveCommand+0x7e>
		if (((HAL_GetTick() - Timer_start) % _Periodo) == 0)
 8000e3a:	f000 fcd7 	bl	80017ec <HAL_GetTick>
 8000e3e:	4602      	mov	r2, r0
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	88ba      	ldrh	r2, [r7, #4]
 8000e46:	fbb3 f1f2 	udiv	r1, r3, r2
 8000e4a:	fb01 f202 	mul.w	r2, r1, r2
 8000e4e:	1a9b      	subs	r3, r3, r2
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d10e      	bne.n	8000e72 <LORA_ReceiveCommand+0x6a>
			if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
					strlen((char*) AT_RXcommand), 100) != HAL_OK)
 8000e54:	4810      	ldr	r0, [pc, #64]	; (8000e98 <LORA_ReceiveCommand+0x90>)
 8000e56:	f7ff f97b 	bl	8000150 <strlen>
 8000e5a:	4603      	mov	r3, r0
			if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
 8000e5c:	b29a      	uxth	r2, r3
 8000e5e:	2364      	movs	r3, #100	; 0x64
 8000e60:	490d      	ldr	r1, [pc, #52]	; (8000e98 <LORA_ReceiveCommand+0x90>)
 8000e62:	480e      	ldr	r0, [pc, #56]	; (8000e9c <LORA_ReceiveCommand+0x94>)
 8000e64:	f001 fe02 	bl	8002a6c <HAL_UART_Transmit>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <LORA_ReceiveCommand+0x6a>
				return LORA_FAILED;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	e00e      	b.n	8000e90 <LORA_ReceiveCommand+0x88>
		if ((HAL_GetTick() - Timer_start) > _TimerWait)
 8000e72:	f000 fcbb 	bl	80017ec <HAL_GetTick>
 8000e76:	4602      	mov	r2, r0
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	1ad2      	subs	r2, r2, r3
 8000e7c:	88fb      	ldrh	r3, [r7, #6]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d901      	bls.n	8000e86 <LORA_ReceiveCommand+0x7e>
			return LORA_TIMEOUT;
 8000e82:	2305      	movs	r3, #5
 8000e84:	e004      	b.n	8000e90 <LORA_ReceiveCommand+0x88>
	while (LORA_STATUS_RECEIVE != LORA_OK) {
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <LORA_ReceiveCommand+0x98>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d1d5      	bne.n	8000e3a <LORA_ReceiveCommand+0x32>
	}
	return LORA_OK;
 8000e8e:	2301      	movs	r3, #1
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	200002b0 	.word	0x200002b0
 8000e9c:	20000318 	.word	0x20000318
 8000ea0:	20000004 	.word	0x20000004

08000ea4 <AT_LoRaMacRegion>:
 * @param _Operacao: Modo de operao do comando
 * @param _Region: Regio de LoRaMAC
 * @retval Status de execuo do comando
 */
LoRa_StatusTypeDef AT_LoRaMacRegion(LoRa_OperationTypeDef _Operacao,
		LoRa_LoraMacRegionTypeDef *_Region) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	6039      	str	r1, [r7, #0]
 8000eae:	71fb      	strb	r3, [r7, #7]
	switch (_Operacao) {
 8000eb0:	79fb      	ldrb	r3, [r7, #7]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d002      	beq.n	8000ebc <AT_LoRaMacRegion+0x18>
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d018      	beq.n	8000eec <AT_LoRaMacRegion+0x48>
		sprintf((char*) AT_TXcommand, "AT+REGION %hu\r\n", (*_Region));
		if (LORA_TransmitCommand(100) != LORA_OK)
			return LORA_FAILED;
		break;
	default:
		break;
 8000eba:	e027      	b.n	8000f0c <AT_LoRaMacRegion+0x68>
		sprintf((char*) AT_RXcommand, "AT+REGION\r\n");
 8000ebc:	4916      	ldr	r1, [pc, #88]	; (8000f18 <AT_LoRaMacRegion+0x74>)
 8000ebe:	4817      	ldr	r0, [pc, #92]	; (8000f1c <AT_LoRaMacRegion+0x78>)
 8000ec0:	f003 f9ca 	bl	8004258 <siprintf>
		LORA_STATUS_RECEIVE = LORA_CLEAR;
 8000ec4:	4b16      	ldr	r3, [pc, #88]	; (8000f20 <AT_LoRaMacRegion+0x7c>)
 8000ec6:	2206      	movs	r2, #6
 8000ec8:	701a      	strb	r2, [r3, #0]
		if (LORA_ReceiveCommand(500, 10) != LORA_OK)
 8000eca:	210a      	movs	r1, #10
 8000ecc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ed0:	f7ff ff9a 	bl	8000e08 <LORA_ReceiveCommand>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d001      	beq.n	8000ede <AT_LoRaMacRegion+0x3a>
			return LORA_FAILED;
 8000eda:	2300      	movs	r3, #0
 8000edc:	e017      	b.n	8000f0e <AT_LoRaMacRegion+0x6a>
		sscanf(LORA_UART_BUFFER, "%s\r%hd\r\n", AT_RXcommand,
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	4a0e      	ldr	r2, [pc, #56]	; (8000f1c <AT_LoRaMacRegion+0x78>)
 8000ee2:	4910      	ldr	r1, [pc, #64]	; (8000f24 <AT_LoRaMacRegion+0x80>)
 8000ee4:	4810      	ldr	r0, [pc, #64]	; (8000f28 <AT_LoRaMacRegion+0x84>)
 8000ee6:	f003 f9d7 	bl	8004298 <siscanf>
		break;
 8000eea:	e00f      	b.n	8000f0c <AT_LoRaMacRegion+0x68>
		sprintf((char*) AT_TXcommand, "AT+REGION %hu\r\n", (*_Region));
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	490e      	ldr	r1, [pc, #56]	; (8000f2c <AT_LoRaMacRegion+0x88>)
 8000ef4:	480e      	ldr	r0, [pc, #56]	; (8000f30 <AT_LoRaMacRegion+0x8c>)
 8000ef6:	f003 f9af 	bl	8004258 <siprintf>
		if (LORA_TransmitCommand(100) != LORA_OK)
 8000efa:	2064      	movs	r0, #100	; 0x64
 8000efc:	f7ff ff64 	bl	8000dc8 <LORA_TransmitCommand>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d001      	beq.n	8000f0a <AT_LoRaMacRegion+0x66>
			return LORA_FAILED;
 8000f06:	2300      	movs	r3, #0
 8000f08:	e001      	b.n	8000f0e <AT_LoRaMacRegion+0x6a>
		break;
 8000f0a:	bf00      	nop
	}
	return LORA_OK;
 8000f0c:	2301      	movs	r3, #1
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	080088dc 	.word	0x080088dc
 8000f1c:	200002b0 	.word	0x200002b0
 8000f20:	20000004 	.word	0x20000004
 8000f24:	080088c4 	.word	0x080088c4
 8000f28:	2000024c 	.word	0x2000024c
 8000f2c:	080088e8 	.word	0x080088e8
 8000f30:	200002e4 	.word	0x200002e4

08000f34 <AT_ChannelConfiguration>:
 * @retval Status de execuo do comando
 * AT+CH 1?\rfreq 902500000 drrange 0 to 3 status 1\r\n\
 */
LoRa_StatusTypeDef AT_ChannelConfiguration(LoRa_OperationTypeDef _Operacao,
		LoRa_ChannelOperationTypeDef _ChOperation,
		LoRa_ChannelConfigurationTypeDef *_hConfiguration) {
 8000f34:	b590      	push	{r4, r7, lr}
 8000f36:	b087      	sub	sp, #28
 8000f38:	af04      	add	r7, sp, #16
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	603a      	str	r2, [r7, #0]
 8000f3e:	71fb      	strb	r3, [r7, #7]
 8000f40:	460b      	mov	r3, r1
 8000f42:	71bb      	strb	r3, [r7, #6]
	switch (_Operacao) {
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d003      	beq.n	8000f52 <AT_ChannelConfiguration+0x1e>
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	f000 809b 	beq.w	8001086 <AT_ChannelConfiguration+0x152>
		}
		if (LORA_TransmitCommand(300) != LORA_OK)
			return LORA_FAILED;
		break;
	default:
		break;
 8000f50:	e0d2      	b.n	80010f8 <AT_ChannelConfiguration+0x1c4>
		switch (_ChOperation) {
 8000f52:	79bb      	ldrb	r3, [r7, #6]
 8000f54:	2b03      	cmp	r3, #3
 8000f56:	f200 8093 	bhi.w	8001080 <AT_ChannelConfiguration+0x14c>
 8000f5a:	a201      	add	r2, pc, #4	; (adr r2, 8000f60 <AT_ChannelConfiguration+0x2c>)
 8000f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f60:	08000f71 	.word	0x08000f71
 8000f64:	08000fc1 	.word	0x08000fc1
 8000f68:	08000fff 	.word	0x08000fff
 8000f6c:	08001043 	.word	0x08001043
					_hConfiguration->LoRa_Channel);
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	881b      	ldrh	r3, [r3, #0]
			sprintf((char*) AT_RXcommand, "AT+CH %hu?\r\n",
 8000f74:	461a      	mov	r2, r3
 8000f76:	4963      	ldr	r1, [pc, #396]	; (8001104 <AT_ChannelConfiguration+0x1d0>)
 8000f78:	4863      	ldr	r0, [pc, #396]	; (8001108 <AT_ChannelConfiguration+0x1d4>)
 8000f7a:	f003 f96d 	bl	8004258 <siprintf>
			LORA_STATUS_RECEIVE = LORA_CLEAR;
 8000f7e:	4b63      	ldr	r3, [pc, #396]	; (800110c <AT_ChannelConfiguration+0x1d8>)
 8000f80:	2206      	movs	r2, #6
 8000f82:	701a      	strb	r2, [r3, #0]
			if (LORA_ReceiveCommand(1000, 10) != LORA_OK)
 8000f84:	210a      	movs	r1, #10
 8000f86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f8a:	f7ff ff3d 	bl	8000e08 <LORA_ReceiveCommand>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d001      	beq.n	8000f98 <AT_ChannelConfiguration+0x64>
				return LORA_FAILED;
 8000f94:	2300      	movs	r3, #0
 8000f96:	e0b0      	b.n	80010fa <AT_ChannelConfiguration+0x1c6>
			sscanf(LORA_UART_BUFFER,
 8000f98:	683c      	ldr	r4, [r7, #0]
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	3304      	adds	r3, #4
 8000f9e:	683a      	ldr	r2, [r7, #0]
 8000fa0:	3208      	adds	r2, #8
 8000fa2:	6839      	ldr	r1, [r7, #0]
 8000fa4:	310a      	adds	r1, #10
 8000fa6:	6838      	ldr	r0, [r7, #0]
 8000fa8:	300c      	adds	r0, #12
 8000faa:	9003      	str	r0, [sp, #12]
 8000fac:	9102      	str	r1, [sp, #8]
 8000fae:	9201      	str	r2, [sp, #4]
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	4623      	mov	r3, r4
 8000fb4:	4a54      	ldr	r2, [pc, #336]	; (8001108 <AT_ChannelConfiguration+0x1d4>)
 8000fb6:	4956      	ldr	r1, [pc, #344]	; (8001110 <AT_ChannelConfiguration+0x1dc>)
 8000fb8:	4856      	ldr	r0, [pc, #344]	; (8001114 <AT_ChannelConfiguration+0x1e0>)
 8000fba:	f003 f96d 	bl	8004298 <siscanf>
			break;
 8000fbe:	e061      	b.n	8001084 <AT_ChannelConfiguration+0x150>
					_hConfiguration->LoRa_Channel);
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	881b      	ldrh	r3, [r3, #0]
			sprintf((char*) AT_RXcommand, "AT+CH %hu freq?\r\n",
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	4954      	ldr	r1, [pc, #336]	; (8001118 <AT_ChannelConfiguration+0x1e4>)
 8000fc8:	484f      	ldr	r0, [pc, #316]	; (8001108 <AT_ChannelConfiguration+0x1d4>)
 8000fca:	f003 f945 	bl	8004258 <siprintf>
			LORA_STATUS_RECEIVE = LORA_CLEAR;
 8000fce:	4b4f      	ldr	r3, [pc, #316]	; (800110c <AT_ChannelConfiguration+0x1d8>)
 8000fd0:	2206      	movs	r2, #6
 8000fd2:	701a      	strb	r2, [r3, #0]
			if (LORA_ReceiveCommand(750, 20) != LORA_OK)
 8000fd4:	2114      	movs	r1, #20
 8000fd6:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000fda:	f7ff ff15 	bl	8000e08 <LORA_ReceiveCommand>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d001      	beq.n	8000fe8 <AT_ChannelConfiguration+0xb4>
				return LORA_FAILED;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	e088      	b.n	80010fa <AT_ChannelConfiguration+0x1c6>
			sscanf(LORA_UART_BUFFER, "%s %hu freq?\r%lu\r\n", AT_RXcommand,
 8000fe8:	683a      	ldr	r2, [r7, #0]
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	3304      	adds	r3, #4
 8000fee:	9300      	str	r3, [sp, #0]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	4a45      	ldr	r2, [pc, #276]	; (8001108 <AT_ChannelConfiguration+0x1d4>)
 8000ff4:	4949      	ldr	r1, [pc, #292]	; (800111c <AT_ChannelConfiguration+0x1e8>)
 8000ff6:	4847      	ldr	r0, [pc, #284]	; (8001114 <AT_ChannelConfiguration+0x1e0>)
 8000ff8:	f003 f94e 	bl	8004298 <siscanf>
			break;
 8000ffc:	e042      	b.n	8001084 <AT_ChannelConfiguration+0x150>
					_hConfiguration->LoRa_Channel);
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	881b      	ldrh	r3, [r3, #0]
			sprintf((char*) AT_RXcommand, "AT+CH %hu drrange?\r\n",
 8001002:	461a      	mov	r2, r3
 8001004:	4946      	ldr	r1, [pc, #280]	; (8001120 <AT_ChannelConfiguration+0x1ec>)
 8001006:	4840      	ldr	r0, [pc, #256]	; (8001108 <AT_ChannelConfiguration+0x1d4>)
 8001008:	f003 f926 	bl	8004258 <siprintf>
			LORA_STATUS_RECEIVE = LORA_CLEAR;
 800100c:	4b3f      	ldr	r3, [pc, #252]	; (800110c <AT_ChannelConfiguration+0x1d8>)
 800100e:	2206      	movs	r2, #6
 8001010:	701a      	strb	r2, [r3, #0]
			if (LORA_ReceiveCommand(500, 10) != LORA_OK)
 8001012:	210a      	movs	r1, #10
 8001014:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001018:	f7ff fef6 	bl	8000e08 <LORA_ReceiveCommand>
 800101c:	4603      	mov	r3, r0
 800101e:	2b01      	cmp	r3, #1
 8001020:	d001      	beq.n	8001026 <AT_ChannelConfiguration+0xf2>
				return LORA_FAILED;
 8001022:	2300      	movs	r3, #0
 8001024:	e069      	b.n	80010fa <AT_ChannelConfiguration+0x1c6>
			sscanf(LORA_UART_BUFFER, "%s %hu drrange?\r%hu to %hu\r\n",
 8001026:	6839      	ldr	r1, [r7, #0]
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	3308      	adds	r3, #8
 800102c:	683a      	ldr	r2, [r7, #0]
 800102e:	320a      	adds	r2, #10
 8001030:	9201      	str	r2, [sp, #4]
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	460b      	mov	r3, r1
 8001036:	4a34      	ldr	r2, [pc, #208]	; (8001108 <AT_ChannelConfiguration+0x1d4>)
 8001038:	493a      	ldr	r1, [pc, #232]	; (8001124 <AT_ChannelConfiguration+0x1f0>)
 800103a:	4836      	ldr	r0, [pc, #216]	; (8001114 <AT_ChannelConfiguration+0x1e0>)
 800103c:	f003 f92c 	bl	8004298 <siscanf>
			break;
 8001040:	e020      	b.n	8001084 <AT_ChannelConfiguration+0x150>
					_hConfiguration->LoRa_Channel);
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	881b      	ldrh	r3, [r3, #0]
			sprintf((char*) AT_RXcommand, "AT+CH %hu status?\r\n",
 8001046:	461a      	mov	r2, r3
 8001048:	4937      	ldr	r1, [pc, #220]	; (8001128 <AT_ChannelConfiguration+0x1f4>)
 800104a:	482f      	ldr	r0, [pc, #188]	; (8001108 <AT_ChannelConfiguration+0x1d4>)
 800104c:	f003 f904 	bl	8004258 <siprintf>
			LORA_STATUS_RECEIVE = LORA_CLEAR;
 8001050:	4b2e      	ldr	r3, [pc, #184]	; (800110c <AT_ChannelConfiguration+0x1d8>)
 8001052:	2206      	movs	r2, #6
 8001054:	701a      	strb	r2, [r3, #0]
			if (LORA_ReceiveCommand(500, 10) != LORA_OK)
 8001056:	210a      	movs	r1, #10
 8001058:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800105c:	f7ff fed4 	bl	8000e08 <LORA_ReceiveCommand>
 8001060:	4603      	mov	r3, r0
 8001062:	2b01      	cmp	r3, #1
 8001064:	d001      	beq.n	800106a <AT_ChannelConfiguration+0x136>
				return LORA_FAILED;
 8001066:	2300      	movs	r3, #0
 8001068:	e047      	b.n	80010fa <AT_ChannelConfiguration+0x1c6>
			sscanf(LORA_UART_BUFFER, "%s %hu status?\r%hu\r\n", AT_RXcommand,
 800106a:	683a      	ldr	r2, [r7, #0]
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	330c      	adds	r3, #12
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	4613      	mov	r3, r2
 8001074:	4a24      	ldr	r2, [pc, #144]	; (8001108 <AT_ChannelConfiguration+0x1d4>)
 8001076:	492d      	ldr	r1, [pc, #180]	; (800112c <AT_ChannelConfiguration+0x1f8>)
 8001078:	4826      	ldr	r0, [pc, #152]	; (8001114 <AT_ChannelConfiguration+0x1e0>)
 800107a:	f003 f90d 	bl	8004298 <siscanf>
			break;
 800107e:	e001      	b.n	8001084 <AT_ChannelConfiguration+0x150>
			return LORA_FAILED_COMMAND;
 8001080:	2303      	movs	r3, #3
 8001082:	e03a      	b.n	80010fa <AT_ChannelConfiguration+0x1c6>
		break;
 8001084:	e038      	b.n	80010f8 <AT_ChannelConfiguration+0x1c4>
		switch (_ChOperation) {
 8001086:	79bb      	ldrb	r3, [r7, #6]
 8001088:	2b03      	cmp	r3, #3
 800108a:	d01f      	beq.n	80010cc <AT_ChannelConfiguration+0x198>
 800108c:	2b03      	cmp	r3, #3
 800108e:	dc27      	bgt.n	80010e0 <AT_ChannelConfiguration+0x1ac>
 8001090:	2b01      	cmp	r3, #1
 8001092:	d002      	beq.n	800109a <AT_ChannelConfiguration+0x166>
 8001094:	2b02      	cmp	r3, #2
 8001096:	d00a      	beq.n	80010ae <AT_ChannelConfiguration+0x17a>
 8001098:	e022      	b.n	80010e0 <AT_ChannelConfiguration+0x1ac>
					_hConfiguration->LoRa_Channel,
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	881b      	ldrh	r3, [r3, #0]
			sprintf((char*) AT_TXcommand, "AT+CH %hu freq=%lu\r\n",
 800109e:	461a      	mov	r2, r3
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	4922      	ldr	r1, [pc, #136]	; (8001130 <AT_ChannelConfiguration+0x1fc>)
 80010a6:	4823      	ldr	r0, [pc, #140]	; (8001134 <AT_ChannelConfiguration+0x200>)
 80010a8:	f003 f8d6 	bl	8004258 <siprintf>
			break;
 80010ac:	e01a      	b.n	80010e4 <AT_ChannelConfiguration+0x1b0>
					_hConfiguration->LoRa_Channel,
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	881b      	ldrh	r3, [r3, #0]
			sprintf((char*) AT_TXcommand, "AT+CH %hu drrange=%hu %hu\r\n",
 80010b2:	461a      	mov	r2, r3
					_hConfiguration->LoRa_MinDrRange,
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	891b      	ldrh	r3, [r3, #8]
			sprintf((char*) AT_TXcommand, "AT+CH %hu drrange=%hu %hu\r\n",
 80010b8:	4619      	mov	r1, r3
					_hConfiguration->LoRa_MaxDrRange);
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	895b      	ldrh	r3, [r3, #10]
			sprintf((char*) AT_TXcommand, "AT+CH %hu drrange=%hu %hu\r\n",
 80010be:	9300      	str	r3, [sp, #0]
 80010c0:	460b      	mov	r3, r1
 80010c2:	491d      	ldr	r1, [pc, #116]	; (8001138 <AT_ChannelConfiguration+0x204>)
 80010c4:	481b      	ldr	r0, [pc, #108]	; (8001134 <AT_ChannelConfiguration+0x200>)
 80010c6:	f003 f8c7 	bl	8004258 <siprintf>
			break;
 80010ca:	e00b      	b.n	80010e4 <AT_ChannelConfiguration+0x1b0>
					_hConfiguration->LoRa_Channel,
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	881b      	ldrh	r3, [r3, #0]
			sprintf((char*) AT_TXcommand, "AT+CH %hu status=%hu\r\n",
 80010d0:	461a      	mov	r2, r3
					_hConfiguration->LoRa_StatusChannel);
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	899b      	ldrh	r3, [r3, #12]
			sprintf((char*) AT_TXcommand, "AT+CH %hu status=%hu\r\n",
 80010d6:	4919      	ldr	r1, [pc, #100]	; (800113c <AT_ChannelConfiguration+0x208>)
 80010d8:	4816      	ldr	r0, [pc, #88]	; (8001134 <AT_ChannelConfiguration+0x200>)
 80010da:	f003 f8bd 	bl	8004258 <siprintf>
			break;
 80010de:	e001      	b.n	80010e4 <AT_ChannelConfiguration+0x1b0>
			return LORA_FAILED_COMMAND;
 80010e0:	2303      	movs	r3, #3
 80010e2:	e00a      	b.n	80010fa <AT_ChannelConfiguration+0x1c6>
		if (LORA_TransmitCommand(300) != LORA_OK)
 80010e4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80010e8:	f7ff fe6e 	bl	8000dc8 <LORA_TransmitCommand>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d001      	beq.n	80010f6 <AT_ChannelConfiguration+0x1c2>
			return LORA_FAILED;
 80010f2:	2300      	movs	r3, #0
 80010f4:	e001      	b.n	80010fa <AT_ChannelConfiguration+0x1c6>
		break;
 80010f6:	bf00      	nop
	}
	return LORA_OK;
 80010f8:	2301      	movs	r3, #1
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd90      	pop	{r4, r7, pc}
 8001102:	bf00      	nop
 8001104:	08008a84 	.word	0x08008a84
 8001108:	200002b0 	.word	0x200002b0
 800110c:	20000004 	.word	0x20000004
 8001110:	08008a94 	.word	0x08008a94
 8001114:	2000024c 	.word	0x2000024c
 8001118:	08008ac8 	.word	0x08008ac8
 800111c:	08008adc 	.word	0x08008adc
 8001120:	08008af0 	.word	0x08008af0
 8001124:	08008b08 	.word	0x08008b08
 8001128:	08008b28 	.word	0x08008b28
 800112c:	08008b3c 	.word	0x08008b3c
 8001130:	08008b54 	.word	0x08008b54
 8001134:	200002e4 	.word	0x200002e4
 8001138:	08008b6c 	.word	0x08008b6c
 800113c:	08008b88 	.word	0x08008b88

08001140 <AT_RegionalChannelListP2P>:
 * @param _Channel: Canal de comunicao P2P
 * @param _ChannelsList: Lista de canais disponveis
 * @retval Status de execuo do comando
 */
LoRa_StatusTypeDef AT_RegionalChannelListP2P(LoRa_OperationTypeDef _Operacao,
		LoRa_Value _Channel, LoRa_ChannelsTypeDef *_ChannelsList) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	4603      	mov	r3, r0
 8001148:	603a      	str	r2, [r7, #0]
 800114a:	71fb      	strb	r3, [r7, #7]
 800114c:	460b      	mov	r3, r1
 800114e:	80bb      	strh	r3, [r7, #4]
	switch (_Operacao) {
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d002      	beq.n	800115c <AT_RegionalChannelListP2P+0x1c>
 8001156:	2b01      	cmp	r3, #1
 8001158:	d01b      	beq.n	8001192 <AT_RegionalChannelListP2P+0x52>
		sprintf((char*) AT_TXcommand, "AT+P2PCH %hu\r\n", _Channel);
		if (LORA_TransmitCommand(100) != LORA_OK)
			return LORA_FAILED;
		break;
	default:
		break;
 800115a:	e029      	b.n	80011b0 <AT_RegionalChannelListP2P+0x70>
		for (int i = 0; i < 16; i++) {
 800115c:	2300      	movs	r3, #0
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	e013      	b.n	800118a <AT_RegionalChannelListP2P+0x4a>
			_ChannelsList->LoRa_Channels[i].LoRa_Channel = i;
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	b299      	uxth	r1, r3
 8001166:	683a      	ldr	r2, [r7, #0]
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	011b      	lsls	r3, r3, #4
 800116c:	4413      	add	r3, r2
 800116e:	460a      	mov	r2, r1
 8001170:	801a      	strh	r2, [r3, #0]
			AT_ChannelConfiguration(AT_OPERATION_READ,
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	011b      	lsls	r3, r3, #4
 8001176:	683a      	ldr	r2, [r7, #0]
 8001178:	4413      	add	r3, r2
 800117a:	461a      	mov	r2, r3
 800117c:	2100      	movs	r1, #0
 800117e:	2000      	movs	r0, #0
 8001180:	f7ff fed8 	bl	8000f34 <AT_ChannelConfiguration>
		for (int i = 0; i < 16; i++) {
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	3301      	adds	r3, #1
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	2b0f      	cmp	r3, #15
 800118e:	dde8      	ble.n	8001162 <AT_RegionalChannelListP2P+0x22>
		break;
 8001190:	e00e      	b.n	80011b0 <AT_RegionalChannelListP2P+0x70>
		sprintf((char*) AT_TXcommand, "AT+P2PCH %hu\r\n", _Channel);
 8001192:	88bb      	ldrh	r3, [r7, #4]
 8001194:	461a      	mov	r2, r3
 8001196:	4909      	ldr	r1, [pc, #36]	; (80011bc <AT_RegionalChannelListP2P+0x7c>)
 8001198:	4809      	ldr	r0, [pc, #36]	; (80011c0 <AT_RegionalChannelListP2P+0x80>)
 800119a:	f003 f85d 	bl	8004258 <siprintf>
		if (LORA_TransmitCommand(100) != LORA_OK)
 800119e:	2064      	movs	r0, #100	; 0x64
 80011a0:	f7ff fe12 	bl	8000dc8 <LORA_TransmitCommand>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d001      	beq.n	80011ae <AT_RegionalChannelListP2P+0x6e>
			return LORA_FAILED;
 80011aa:	2300      	movs	r3, #0
 80011ac:	e001      	b.n	80011b2 <AT_RegionalChannelListP2P+0x72>
		break;
 80011ae:	bf00      	nop
	}
	return LORA_OK;
 80011b0:	2301      	movs	r3, #1
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	08008de0 	.word	0x08008de0
 80011c0:	200002e4 	.word	0x200002e4

080011c4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80011c8:	f000 fab8 	bl	800173c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80011cc:	f000 f81a 	bl	8001204 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80011d0:	f000 f8a6 	bl	8001320 <MX_GPIO_Init>
	MX_DMA_Init();
 80011d4:	f000 f886 	bl	80012e4 <MX_DMA_Init>
	MX_USART3_UART_Init();
 80011d8:	f000 f85a 	bl	8001290 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	USART_Init();
 80011dc:	f7ff fd4e 	bl	8000c7c <USART_Init>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
//	AT_StopRFTest();
//	AT_LoRaTxSignalStrengthTest(922500000, 12, 5, 1, 3, 2);
//	AT_RegionalChannelListP2P(AT_OPERATION_WRITE, 1, &list);
	AT_LoRaMacRegion(AT_OPERATION_READ, &regiao);
 80011e0:	4906      	ldr	r1, [pc, #24]	; (80011fc <main+0x38>)
 80011e2:	2000      	movs	r0, #0
 80011e4:	f7ff fe5e 	bl	8000ea4 <AT_LoRaMacRegion>
	AT_LoRaMacRegion(AT_OPERATION_WRITE, &regiao);
 80011e8:	4904      	ldr	r1, [pc, #16]	; (80011fc <main+0x38>)
 80011ea:	2001      	movs	r0, #1
 80011ec:	f7ff fe5a 	bl	8000ea4 <AT_LoRaMacRegion>

	AT_RegionalChannelListP2P(AT_OPERATION_READ, 0, &chanel);
 80011f0:	4a03      	ldr	r2, [pc, #12]	; (8001200 <main+0x3c>)
 80011f2:	2100      	movs	r1, #0
 80011f4:	2000      	movs	r0, #0
 80011f6:	f7ff ffa3 	bl	8001140 <AT_RegionalChannelListP2P>
//	AT_GPIOPinInformation(AT_OPERATION_READ, &pino, AT_GPIO_DEFAULT);
//	pino.LoRa_PinMode = !pino.LoRa_PinMode;
//	AT_GPIOPinInformation(AT_OPERATION_WRITE, &pino, Value);
//	pino.LoRa_PinMode = !pino.LoRa_PinMode;
//	AT_GPIOPinInformation(AT_OPERATION_READ, &pino, AT_GPIO_MODE_OUTPUT);
	while (1) {
 80011fa:	e7fe      	b.n	80011fa <main+0x36>
 80011fc:	20000005 	.word	0x20000005
 8001200:	200003a4 	.word	0x200003a4

08001204 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b090      	sub	sp, #64	; 0x40
 8001208:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800120a:	f107 0318 	add.w	r3, r7, #24
 800120e:	2228      	movs	r2, #40	; 0x28
 8001210:	2100      	movs	r1, #0
 8001212:	4618      	mov	r0, r3
 8001214:	f002 f9a6 	bl	8003564 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	605a      	str	r2, [r3, #4]
 8001220:	609a      	str	r2, [r3, #8]
 8001222:	60da      	str	r2, [r3, #12]
 8001224:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001226:	2301      	movs	r3, #1
 8001228:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800122a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800122e:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001230:	2300      	movs	r3, #0
 8001232:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001234:	2301      	movs	r3, #1
 8001236:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001238:	2302      	movs	r3, #2
 800123a:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800123c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001240:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001242:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001246:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001248:	f107 0318 	add.w	r3, r7, #24
 800124c:	4618      	mov	r0, r3
 800124e:	f000 ffad 	bl	80021ac <HAL_RCC_OscConfig>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <SystemClock_Config+0x58>
		Error_Handler();
 8001258:	f000 f8ac 	bl	80013b4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800125c:	230f      	movs	r3, #15
 800125e:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001260:	2302      	movs	r3, #2
 8001262:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001264:	2300      	movs	r3, #0
 8001266:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001268:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800126c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800126e:	2300      	movs	r3, #0
 8001270:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	2102      	movs	r1, #2
 8001276:	4618      	mov	r0, r3
 8001278:	f001 fa1a 	bl	80026b0 <HAL_RCC_ClockConfig>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <SystemClock_Config+0x82>
		Error_Handler();
 8001282:	f000 f897 	bl	80013b4 <Error_Handler>
	}
}
 8001286:	bf00      	nop
 8001288:	3740      	adds	r7, #64	; 0x40
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001294:	4b11      	ldr	r3, [pc, #68]	; (80012dc <MX_USART3_UART_Init+0x4c>)
 8001296:	4a12      	ldr	r2, [pc, #72]	; (80012e0 <MX_USART3_UART_Init+0x50>)
 8001298:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 800129a:	4b10      	ldr	r3, [pc, #64]	; (80012dc <MX_USART3_UART_Init+0x4c>)
 800129c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012a0:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012a2:	4b0e      	ldr	r3, [pc, #56]	; (80012dc <MX_USART3_UART_Init+0x4c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80012a8:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <MX_USART3_UART_Init+0x4c>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80012ae:	4b0b      	ldr	r3, [pc, #44]	; (80012dc <MX_USART3_UART_Init+0x4c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80012b4:	4b09      	ldr	r3, [pc, #36]	; (80012dc <MX_USART3_UART_Init+0x4c>)
 80012b6:	220c      	movs	r2, #12
 80012b8:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ba:	4b08      	ldr	r3, [pc, #32]	; (80012dc <MX_USART3_UART_Init+0x4c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c0:	4b06      	ldr	r3, [pc, #24]	; (80012dc <MX_USART3_UART_Init+0x4c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80012c6:	4805      	ldr	r0, [pc, #20]	; (80012dc <MX_USART3_UART_Init+0x4c>)
 80012c8:	f001 fb80 	bl	80029cc <HAL_UART_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_USART3_UART_Init+0x46>
		Error_Handler();
 80012d2:	f000 f86f 	bl	80013b4 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	20000318 	.word	0x20000318
 80012e0:	40004800 	.word	0x40004800

080012e4 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80012ea:	4b0c      	ldr	r3, [pc, #48]	; (800131c <MX_DMA_Init+0x38>)
 80012ec:	695b      	ldr	r3, [r3, #20]
 80012ee:	4a0b      	ldr	r2, [pc, #44]	; (800131c <MX_DMA_Init+0x38>)
 80012f0:	f043 0301 	orr.w	r3, r3, #1
 80012f4:	6153      	str	r3, [r2, #20]
 80012f6:	4b09      	ldr	r3, [pc, #36]	; (800131c <MX_DMA_Init+0x38>)
 80012f8:	695b      	ldr	r3, [r3, #20]
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	607b      	str	r3, [r7, #4]
 8001300:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001302:	2200      	movs	r2, #0
 8001304:	2100      	movs	r1, #0
 8001306:	200d      	movs	r0, #13
 8001308:	f000 fb75 	bl	80019f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800130c:	200d      	movs	r0, #13
 800130e:	f000 fb8e 	bl	8001a2e <HAL_NVIC_EnableIRQ>

}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40021000 	.word	0x40021000

08001320 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001320:	b580      	push	{r7, lr}
 8001322:	b088      	sub	sp, #32
 8001324:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001326:	f107 0310 	add.w	r3, r7, #16
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001334:	4b1d      	ldr	r3, [pc, #116]	; (80013ac <MX_GPIO_Init+0x8c>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	4a1c      	ldr	r2, [pc, #112]	; (80013ac <MX_GPIO_Init+0x8c>)
 800133a:	f043 0320 	orr.w	r3, r3, #32
 800133e:	6193      	str	r3, [r2, #24]
 8001340:	4b1a      	ldr	r3, [pc, #104]	; (80013ac <MX_GPIO_Init+0x8c>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	f003 0320 	and.w	r3, r3, #32
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800134c:	4b17      	ldr	r3, [pc, #92]	; (80013ac <MX_GPIO_Init+0x8c>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	4a16      	ldr	r2, [pc, #88]	; (80013ac <MX_GPIO_Init+0x8c>)
 8001352:	f043 0304 	orr.w	r3, r3, #4
 8001356:	6193      	str	r3, [r2, #24]
 8001358:	4b14      	ldr	r3, [pc, #80]	; (80013ac <MX_GPIO_Init+0x8c>)
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	f003 0304 	and.w	r3, r3, #4
 8001360:	60bb      	str	r3, [r7, #8]
 8001362:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001364:	4b11      	ldr	r3, [pc, #68]	; (80013ac <MX_GPIO_Init+0x8c>)
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	4a10      	ldr	r2, [pc, #64]	; (80013ac <MX_GPIO_Init+0x8c>)
 800136a:	f043 0308 	orr.w	r3, r3, #8
 800136e:	6193      	str	r3, [r2, #24]
 8001370:	4b0e      	ldr	r3, [pc, #56]	; (80013ac <MX_GPIO_Init+0x8c>)
 8001372:	699b      	ldr	r3, [r3, #24]
 8001374:	f003 0308 	and.w	r3, r3, #8
 8001378:	607b      	str	r3, [r7, #4]
 800137a:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4,
 800137c:	2200      	movs	r2, #0
 800137e:	2113      	movs	r1, #19
 8001380:	480b      	ldr	r0, [pc, #44]	; (80013b0 <MX_GPIO_Init+0x90>)
 8001382:	f000 fee1 	bl	8002148 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : PA0 PA1 PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4;
 8001386:	2313      	movs	r3, #19
 8001388:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138a:	2301      	movs	r3, #1
 800138c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001392:	2302      	movs	r3, #2
 8001394:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001396:	f107 0310 	add.w	r3, r7, #16
 800139a:	4619      	mov	r1, r3
 800139c:	4804      	ldr	r0, [pc, #16]	; (80013b0 <MX_GPIO_Init+0x90>)
 800139e:	f000 fd4f 	bl	8001e40 <HAL_GPIO_Init>

}
 80013a2:	bf00      	nop
 80013a4:	3720      	adds	r7, #32
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40021000 	.word	0x40021000
 80013b0:	40010800 	.word	0x40010800

080013b4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013b8:	b672      	cpsid	i
}
 80013ba:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80013bc:	e7fe      	b.n	80013bc <Error_Handler+0x8>
	...

080013c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013c6:	4b15      	ldr	r3, [pc, #84]	; (800141c <HAL_MspInit+0x5c>)
 80013c8:	699b      	ldr	r3, [r3, #24]
 80013ca:	4a14      	ldr	r2, [pc, #80]	; (800141c <HAL_MspInit+0x5c>)
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	6193      	str	r3, [r2, #24]
 80013d2:	4b12      	ldr	r3, [pc, #72]	; (800141c <HAL_MspInit+0x5c>)
 80013d4:	699b      	ldr	r3, [r3, #24]
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	60bb      	str	r3, [r7, #8]
 80013dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013de:	4b0f      	ldr	r3, [pc, #60]	; (800141c <HAL_MspInit+0x5c>)
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	4a0e      	ldr	r2, [pc, #56]	; (800141c <HAL_MspInit+0x5c>)
 80013e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e8:	61d3      	str	r3, [r2, #28]
 80013ea:	4b0c      	ldr	r3, [pc, #48]	; (800141c <HAL_MspInit+0x5c>)
 80013ec:	69db      	ldr	r3, [r3, #28]
 80013ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f2:	607b      	str	r3, [r7, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013f6:	4b0a      	ldr	r3, [pc, #40]	; (8001420 <HAL_MspInit+0x60>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800140a:	60fb      	str	r3, [r7, #12]
 800140c:	4a04      	ldr	r2, [pc, #16]	; (8001420 <HAL_MspInit+0x60>)
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001412:	bf00      	nop
 8001414:	3714      	adds	r7, #20
 8001416:	46bd      	mov	sp, r7
 8001418:	bc80      	pop	{r7}
 800141a:	4770      	bx	lr
 800141c:	40021000 	.word	0x40021000
 8001420:	40010000 	.word	0x40010000

08001424 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b088      	sub	sp, #32
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142c:	f107 0310 	add.w	r3, r7, #16
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a2f      	ldr	r2, [pc, #188]	; (80014fc <HAL_UART_MspInit+0xd8>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d157      	bne.n	80014f4 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001444:	4b2e      	ldr	r3, [pc, #184]	; (8001500 <HAL_UART_MspInit+0xdc>)
 8001446:	69db      	ldr	r3, [r3, #28]
 8001448:	4a2d      	ldr	r2, [pc, #180]	; (8001500 <HAL_UART_MspInit+0xdc>)
 800144a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800144e:	61d3      	str	r3, [r2, #28]
 8001450:	4b2b      	ldr	r3, [pc, #172]	; (8001500 <HAL_UART_MspInit+0xdc>)
 8001452:	69db      	ldr	r3, [r3, #28]
 8001454:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001458:	60fb      	str	r3, [r7, #12]
 800145a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800145c:	4b28      	ldr	r3, [pc, #160]	; (8001500 <HAL_UART_MspInit+0xdc>)
 800145e:	699b      	ldr	r3, [r3, #24]
 8001460:	4a27      	ldr	r2, [pc, #156]	; (8001500 <HAL_UART_MspInit+0xdc>)
 8001462:	f043 0308 	orr.w	r3, r3, #8
 8001466:	6193      	str	r3, [r2, #24]
 8001468:	4b25      	ldr	r3, [pc, #148]	; (8001500 <HAL_UART_MspInit+0xdc>)
 800146a:	699b      	ldr	r3, [r3, #24]
 800146c:	f003 0308 	and.w	r3, r3, #8
 8001470:	60bb      	str	r3, [r7, #8]
 8001472:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001474:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001478:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147a:	2302      	movs	r3, #2
 800147c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800147e:	2303      	movs	r3, #3
 8001480:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001482:	f107 0310 	add.w	r3, r7, #16
 8001486:	4619      	mov	r1, r3
 8001488:	481e      	ldr	r0, [pc, #120]	; (8001504 <HAL_UART_MspInit+0xe0>)
 800148a:	f000 fcd9 	bl	8001e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800148e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001492:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001494:	2300      	movs	r3, #0
 8001496:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149c:	f107 0310 	add.w	r3, r7, #16
 80014a0:	4619      	mov	r1, r3
 80014a2:	4818      	ldr	r0, [pc, #96]	; (8001504 <HAL_UART_MspInit+0xe0>)
 80014a4:	f000 fccc 	bl	8001e40 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80014a8:	4b17      	ldr	r3, [pc, #92]	; (8001508 <HAL_UART_MspInit+0xe4>)
 80014aa:	4a18      	ldr	r2, [pc, #96]	; (800150c <HAL_UART_MspInit+0xe8>)
 80014ac:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014ae:	4b16      	ldr	r3, [pc, #88]	; (8001508 <HAL_UART_MspInit+0xe4>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <HAL_UART_MspInit+0xe4>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014ba:	4b13      	ldr	r3, [pc, #76]	; (8001508 <HAL_UART_MspInit+0xe4>)
 80014bc:	2280      	movs	r2, #128	; 0x80
 80014be:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014c0:	4b11      	ldr	r3, [pc, #68]	; (8001508 <HAL_UART_MspInit+0xe4>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014c6:	4b10      	ldr	r3, [pc, #64]	; (8001508 <HAL_UART_MspInit+0xe4>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80014cc:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <HAL_UART_MspInit+0xe4>)
 80014ce:	2220      	movs	r2, #32
 80014d0:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014d2:	4b0d      	ldr	r3, [pc, #52]	; (8001508 <HAL_UART_MspInit+0xe4>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80014d8:	480b      	ldr	r0, [pc, #44]	; (8001508 <HAL_UART_MspInit+0xe4>)
 80014da:	f000 fac3 	bl	8001a64 <HAL_DMA_Init>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 80014e4:	f7ff ff66 	bl	80013b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a07      	ldr	r2, [pc, #28]	; (8001508 <HAL_UART_MspInit+0xe4>)
 80014ec:	63da      	str	r2, [r3, #60]	; 0x3c
 80014ee:	4a06      	ldr	r2, [pc, #24]	; (8001508 <HAL_UART_MspInit+0xe4>)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80014f4:	bf00      	nop
 80014f6:	3720      	adds	r7, #32
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40004800 	.word	0x40004800
 8001500:	40021000 	.word	0x40021000
 8001504:	40010c00 	.word	0x40010c00
 8001508:	20000360 	.word	0x20000360
 800150c:	40020030 	.word	0x40020030

08001510 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001514:	e7fe      	b.n	8001514 <NMI_Handler+0x4>

08001516 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800151a:	e7fe      	b.n	800151a <HardFault_Handler+0x4>

0800151c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001520:	e7fe      	b.n	8001520 <MemManage_Handler+0x4>

08001522 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001526:	e7fe      	b.n	8001526 <BusFault_Handler+0x4>

08001528 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800152c:	e7fe      	b.n	800152c <UsageFault_Handler+0x4>

0800152e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800152e:	b480      	push	{r7}
 8001530:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001532:	bf00      	nop
 8001534:	46bd      	mov	sp, r7
 8001536:	bc80      	pop	{r7}
 8001538:	4770      	bx	lr

0800153a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800153a:	b480      	push	{r7}
 800153c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	46bd      	mov	sp, r7
 8001542:	bc80      	pop	{r7}
 8001544:	4770      	bx	lr

08001546 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001546:	b480      	push	{r7}
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr

08001552 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001556:	f000 f937 	bl	80017c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
	...

08001560 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001564:	4802      	ldr	r0, [pc, #8]	; (8001570 <DMA1_Channel3_IRQHandler+0x10>)
 8001566:	f000 fb37 	bl	8001bd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000360 	.word	0x20000360

08001574 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
	return 1;
 8001578:	2301      	movs	r3, #1
}
 800157a:	4618      	mov	r0, r3
 800157c:	46bd      	mov	sp, r7
 800157e:	bc80      	pop	{r7}
 8001580:	4770      	bx	lr

08001582 <_kill>:

int _kill(int pid, int sig)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b082      	sub	sp, #8
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
 800158a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800158c:	f001 ffb0 	bl	80034f0 <__errno>
 8001590:	4603      	mov	r3, r0
 8001592:	2216      	movs	r2, #22
 8001594:	601a      	str	r2, [r3, #0]
	return -1;
 8001596:	f04f 33ff 	mov.w	r3, #4294967295
}
 800159a:	4618      	mov	r0, r3
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <_exit>:

void _exit (int status)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80015aa:	f04f 31ff 	mov.w	r1, #4294967295
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7ff ffe7 	bl	8001582 <_kill>
	while (1) {}		/* Make sure we hang here */
 80015b4:	e7fe      	b.n	80015b4 <_exit+0x12>

080015b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b086      	sub	sp, #24
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	60f8      	str	r0, [r7, #12]
 80015be:	60b9      	str	r1, [r7, #8]
 80015c0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c2:	2300      	movs	r3, #0
 80015c4:	617b      	str	r3, [r7, #20]
 80015c6:	e00a      	b.n	80015de <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015c8:	f3af 8000 	nop.w
 80015cc:	4601      	mov	r1, r0
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	1c5a      	adds	r2, r3, #1
 80015d2:	60ba      	str	r2, [r7, #8]
 80015d4:	b2ca      	uxtb	r2, r1
 80015d6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	3301      	adds	r3, #1
 80015dc:	617b      	str	r3, [r7, #20]
 80015de:	697a      	ldr	r2, [r7, #20]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	dbf0      	blt.n	80015c8 <_read+0x12>
	}

return len;
 80015e6:	687b      	ldr	r3, [r7, #4]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3718      	adds	r7, #24
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fc:	2300      	movs	r3, #0
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	e009      	b.n	8001616 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	1c5a      	adds	r2, r3, #1
 8001606:	60ba      	str	r2, [r7, #8]
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	4618      	mov	r0, r3
 800160c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	3301      	adds	r3, #1
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	697a      	ldr	r2, [r7, #20]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	429a      	cmp	r2, r3
 800161c:	dbf1      	blt.n	8001602 <_write+0x12>
	}
	return len;
 800161e:	687b      	ldr	r3, [r7, #4]
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <_close>:

int _close(int file)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
	return -1;
 8001630:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001634:	4618      	mov	r0, r3
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr

0800163e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800163e:	b480      	push	{r7}
 8001640:	b083      	sub	sp, #12
 8001642:	af00      	add	r7, sp, #0
 8001644:	6078      	str	r0, [r7, #4]
 8001646:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800164e:	605a      	str	r2, [r3, #4]
	return 0;
 8001650:	2300      	movs	r3, #0
}
 8001652:	4618      	mov	r0, r3
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr

0800165c <_isatty>:

int _isatty(int file)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
	return 1;
 8001664:	2301      	movs	r3, #1
}
 8001666:	4618      	mov	r0, r3
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr

08001670 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001670:	b480      	push	{r7}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
	return 0;
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3714      	adds	r7, #20
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr

08001688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001690:	4a14      	ldr	r2, [pc, #80]	; (80016e4 <_sbrk+0x5c>)
 8001692:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <_sbrk+0x60>)
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800169c:	4b13      	ldr	r3, [pc, #76]	; (80016ec <_sbrk+0x64>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d102      	bne.n	80016aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016a4:	4b11      	ldr	r3, [pc, #68]	; (80016ec <_sbrk+0x64>)
 80016a6:	4a12      	ldr	r2, [pc, #72]	; (80016f0 <_sbrk+0x68>)
 80016a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016aa:	4b10      	ldr	r3, [pc, #64]	; (80016ec <_sbrk+0x64>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d207      	bcs.n	80016c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016b8:	f001 ff1a 	bl	80034f0 <__errno>
 80016bc:	4603      	mov	r3, r0
 80016be:	220c      	movs	r2, #12
 80016c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016c2:	f04f 33ff 	mov.w	r3, #4294967295
 80016c6:	e009      	b.n	80016dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016c8:	4b08      	ldr	r3, [pc, #32]	; (80016ec <_sbrk+0x64>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ce:	4b07      	ldr	r3, [pc, #28]	; (80016ec <_sbrk+0x64>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4413      	add	r3, r2
 80016d6:	4a05      	ldr	r2, [pc, #20]	; (80016ec <_sbrk+0x64>)
 80016d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016da:	68fb      	ldr	r3, [r7, #12]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3718      	adds	r7, #24
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20005000 	.word	0x20005000
 80016e8:	00000400 	.word	0x00000400
 80016ec:	200004a4 	.word	0x200004a4
 80016f0:	200004c0 	.word	0x200004c0

080016f4 <Reset_Handler>:

/* Call the clock system initialization function.*/
#    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016f4:	480b      	ldr	r0, [pc, #44]	; (8001724 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80016f6:	490c      	ldr	r1, [pc, #48]	; (8001728 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80016f8:	4a0c      	ldr	r2, [pc, #48]	; (800172c <LoopFillZerobss+0x16>)
  movs r3, #0
 80016fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016fc:	e002      	b.n	8001704 <LoopCopyDataInit>

080016fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001700:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001702:	3304      	adds	r3, #4

08001704 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001704:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001706:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001708:	d3f9      	bcc.n	80016fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800170a:	4a09      	ldr	r2, [pc, #36]	; (8001730 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800170c:	4c09      	ldr	r4, [pc, #36]	; (8001734 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800170e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001710:	e001      	b.n	8001716 <LoopFillZerobss>

08001712 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001712:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001714:	3204      	adds	r2, #4

08001716 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001716:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001718:	d3fb      	bcc.n	8001712 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800171a:	f001 feef 	bl	80034fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800171e:	f7ff fd51 	bl	80011c4 <main>
  bx lr
 8001722:	4770      	bx	lr
  ldr r0, =_sdata
 8001724:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001728:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800172c:	080092ec 	.word	0x080092ec
  ldr r2, =_sbss
 8001730:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001734:	200004bc 	.word	0x200004bc

08001738 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001738:	e7fe      	b.n	8001738 <ADC1_2_IRQHandler>
	...

0800173c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001740:	4b08      	ldr	r3, [pc, #32]	; (8001764 <HAL_Init+0x28>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a07      	ldr	r2, [pc, #28]	; (8001764 <HAL_Init+0x28>)
 8001746:	f043 0310 	orr.w	r3, r3, #16
 800174a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800174c:	2003      	movs	r0, #3
 800174e:	f000 f947 	bl	80019e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001752:	200f      	movs	r0, #15
 8001754:	f000 f808 	bl	8001768 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001758:	f7ff fe32 	bl	80013c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40022000 	.word	0x40022000

08001768 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001770:	4b12      	ldr	r3, [pc, #72]	; (80017bc <HAL_InitTick+0x54>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	4b12      	ldr	r3, [pc, #72]	; (80017c0 <HAL_InitTick+0x58>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	4619      	mov	r1, r3
 800177a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800177e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001782:	fbb2 f3f3 	udiv	r3, r2, r3
 8001786:	4618      	mov	r0, r3
 8001788:	f000 f95f 	bl	8001a4a <HAL_SYSTICK_Config>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e00e      	b.n	80017b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2b0f      	cmp	r3, #15
 800179a:	d80a      	bhi.n	80017b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800179c:	2200      	movs	r2, #0
 800179e:	6879      	ldr	r1, [r7, #4]
 80017a0:	f04f 30ff 	mov.w	r0, #4294967295
 80017a4:	f000 f927 	bl	80019f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017a8:	4a06      	ldr	r2, [pc, #24]	; (80017c4 <HAL_InitTick+0x5c>)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017ae:	2300      	movs	r3, #0
 80017b0:	e000      	b.n	80017b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	20000008 	.word	0x20000008
 80017c0:	20000010 	.word	0x20000010
 80017c4:	2000000c 	.word	0x2000000c

080017c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017cc:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <HAL_IncTick+0x1c>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	461a      	mov	r2, r3
 80017d2:	4b05      	ldr	r3, [pc, #20]	; (80017e8 <HAL_IncTick+0x20>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4413      	add	r3, r2
 80017d8:	4a03      	ldr	r2, [pc, #12]	; (80017e8 <HAL_IncTick+0x20>)
 80017da:	6013      	str	r3, [r2, #0]
}
 80017dc:	bf00      	nop
 80017de:	46bd      	mov	sp, r7
 80017e0:	bc80      	pop	{r7}
 80017e2:	4770      	bx	lr
 80017e4:	20000010 	.word	0x20000010
 80017e8:	200004a8 	.word	0x200004a8

080017ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  return uwTick;
 80017f0:	4b02      	ldr	r3, [pc, #8]	; (80017fc <HAL_GetTick+0x10>)
 80017f2:	681b      	ldr	r3, [r3, #0]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr
 80017fc:	200004a8 	.word	0x200004a8

08001800 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001808:	f7ff fff0 	bl	80017ec <HAL_GetTick>
 800180c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001818:	d005      	beq.n	8001826 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800181a:	4b0a      	ldr	r3, [pc, #40]	; (8001844 <HAL_Delay+0x44>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	461a      	mov	r2, r3
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	4413      	add	r3, r2
 8001824:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001826:	bf00      	nop
 8001828:	f7ff ffe0 	bl	80017ec <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	429a      	cmp	r2, r3
 8001836:	d8f7      	bhi.n	8001828 <HAL_Delay+0x28>
  {
  }
}
 8001838:	bf00      	nop
 800183a:	bf00      	nop
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000010 	.word	0x20000010

08001848 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f003 0307 	and.w	r3, r3, #7
 8001856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001858:	4b0c      	ldr	r3, [pc, #48]	; (800188c <__NVIC_SetPriorityGrouping+0x44>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001864:	4013      	ands	r3, r2
 8001866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001870:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001874:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800187a:	4a04      	ldr	r2, [pc, #16]	; (800188c <__NVIC_SetPriorityGrouping+0x44>)
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	60d3      	str	r3, [r2, #12]
}
 8001880:	bf00      	nop
 8001882:	3714      	adds	r7, #20
 8001884:	46bd      	mov	sp, r7
 8001886:	bc80      	pop	{r7}
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001894:	4b04      	ldr	r3, [pc, #16]	; (80018a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	0a1b      	lsrs	r3, r3, #8
 800189a:	f003 0307 	and.w	r3, r3, #7
}
 800189e:	4618      	mov	r0, r3
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bc80      	pop	{r7}
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	db0b      	blt.n	80018d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	f003 021f 	and.w	r2, r3, #31
 80018c4:	4906      	ldr	r1, [pc, #24]	; (80018e0 <__NVIC_EnableIRQ+0x34>)
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	095b      	lsrs	r3, r3, #5
 80018cc:	2001      	movs	r0, #1
 80018ce:	fa00 f202 	lsl.w	r2, r0, r2
 80018d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018d6:	bf00      	nop
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr
 80018e0:	e000e100 	.word	0xe000e100

080018e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	6039      	str	r1, [r7, #0]
 80018ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	db0a      	blt.n	800190e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	b2da      	uxtb	r2, r3
 80018fc:	490c      	ldr	r1, [pc, #48]	; (8001930 <__NVIC_SetPriority+0x4c>)
 80018fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001902:	0112      	lsls	r2, r2, #4
 8001904:	b2d2      	uxtb	r2, r2
 8001906:	440b      	add	r3, r1
 8001908:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800190c:	e00a      	b.n	8001924 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	b2da      	uxtb	r2, r3
 8001912:	4908      	ldr	r1, [pc, #32]	; (8001934 <__NVIC_SetPriority+0x50>)
 8001914:	79fb      	ldrb	r3, [r7, #7]
 8001916:	f003 030f 	and.w	r3, r3, #15
 800191a:	3b04      	subs	r3, #4
 800191c:	0112      	lsls	r2, r2, #4
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	440b      	add	r3, r1
 8001922:	761a      	strb	r2, [r3, #24]
}
 8001924:	bf00      	nop
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	e000e100 	.word	0xe000e100
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001938:	b480      	push	{r7}
 800193a:	b089      	sub	sp, #36	; 0x24
 800193c:	af00      	add	r7, sp, #0
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f003 0307 	and.w	r3, r3, #7
 800194a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	f1c3 0307 	rsb	r3, r3, #7
 8001952:	2b04      	cmp	r3, #4
 8001954:	bf28      	it	cs
 8001956:	2304      	movcs	r3, #4
 8001958:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	3304      	adds	r3, #4
 800195e:	2b06      	cmp	r3, #6
 8001960:	d902      	bls.n	8001968 <NVIC_EncodePriority+0x30>
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	3b03      	subs	r3, #3
 8001966:	e000      	b.n	800196a <NVIC_EncodePriority+0x32>
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800196c:	f04f 32ff 	mov.w	r2, #4294967295
 8001970:	69bb      	ldr	r3, [r7, #24]
 8001972:	fa02 f303 	lsl.w	r3, r2, r3
 8001976:	43da      	mvns	r2, r3
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	401a      	ands	r2, r3
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001980:	f04f 31ff 	mov.w	r1, #4294967295
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	fa01 f303 	lsl.w	r3, r1, r3
 800198a:	43d9      	mvns	r1, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001990:	4313      	orrs	r3, r2
         );
}
 8001992:	4618      	mov	r0, r3
 8001994:	3724      	adds	r7, #36	; 0x24
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	3b01      	subs	r3, #1
 80019a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019ac:	d301      	bcc.n	80019b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019ae:	2301      	movs	r3, #1
 80019b0:	e00f      	b.n	80019d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019b2:	4a0a      	ldr	r2, [pc, #40]	; (80019dc <SysTick_Config+0x40>)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	3b01      	subs	r3, #1
 80019b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ba:	210f      	movs	r1, #15
 80019bc:	f04f 30ff 	mov.w	r0, #4294967295
 80019c0:	f7ff ff90 	bl	80018e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019c4:	4b05      	ldr	r3, [pc, #20]	; (80019dc <SysTick_Config+0x40>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ca:	4b04      	ldr	r3, [pc, #16]	; (80019dc <SysTick_Config+0x40>)
 80019cc:	2207      	movs	r2, #7
 80019ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	e000e010 	.word	0xe000e010

080019e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	f7ff ff2d 	bl	8001848 <__NVIC_SetPriorityGrouping>
}
 80019ee:	bf00      	nop
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b086      	sub	sp, #24
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	4603      	mov	r3, r0
 80019fe:	60b9      	str	r1, [r7, #8]
 8001a00:	607a      	str	r2, [r7, #4]
 8001a02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a04:	2300      	movs	r3, #0
 8001a06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a08:	f7ff ff42 	bl	8001890 <__NVIC_GetPriorityGrouping>
 8001a0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	68b9      	ldr	r1, [r7, #8]
 8001a12:	6978      	ldr	r0, [r7, #20]
 8001a14:	f7ff ff90 	bl	8001938 <NVIC_EncodePriority>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a1e:	4611      	mov	r1, r2
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7ff ff5f 	bl	80018e4 <__NVIC_SetPriority>
}
 8001a26:	bf00      	nop
 8001a28:	3718      	adds	r7, #24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b082      	sub	sp, #8
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	4603      	mov	r3, r0
 8001a36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff ff35 	bl	80018ac <__NVIC_EnableIRQ>
}
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b082      	sub	sp, #8
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f7ff ffa2 	bl	800199c <SysTick_Config>
 8001a58:	4603      	mov	r3, r0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
	...

08001a64 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b085      	sub	sp, #20
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d101      	bne.n	8001a7a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e043      	b.n	8001b02 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	461a      	mov	r2, r3
 8001a80:	4b22      	ldr	r3, [pc, #136]	; (8001b0c <HAL_DMA_Init+0xa8>)
 8001a82:	4413      	add	r3, r2
 8001a84:	4a22      	ldr	r2, [pc, #136]	; (8001b10 <HAL_DMA_Init+0xac>)
 8001a86:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8a:	091b      	lsrs	r3, r3, #4
 8001a8c:	009a      	lsls	r2, r3, #2
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a1f      	ldr	r2, [pc, #124]	; (8001b14 <HAL_DMA_Init+0xb0>)
 8001a96:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2202      	movs	r2, #2
 8001a9c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001aae:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001ab2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001abc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ad4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	69db      	ldr	r3, [r3, #28]
 8001ada:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001adc:	68fa      	ldr	r2, [r7, #12]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2200      	movs	r2, #0
 8001aee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2201      	movs	r2, #1
 8001af4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2200      	movs	r2, #0
 8001afc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3714      	adds	r7, #20
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bc80      	pop	{r7}
 8001b0a:	4770      	bx	lr
 8001b0c:	bffdfff8 	.word	0xbffdfff8
 8001b10:	cccccccd 	.word	0xcccccccd
 8001b14:	40020000 	.word	0x40020000

08001b18 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b26:	2300      	movs	r3, #0
 8001b28:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d101      	bne.n	8001b38 <HAL_DMA_Start_IT+0x20>
 8001b34:	2302      	movs	r3, #2
 8001b36:	e04b      	b.n	8001bd0 <HAL_DMA_Start_IT+0xb8>
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d13a      	bne.n	8001bc2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2202      	movs	r2, #2
 8001b50:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2200      	movs	r2, #0
 8001b58:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f022 0201 	bic.w	r2, r2, #1
 8001b68:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	68b9      	ldr	r1, [r7, #8]
 8001b70:	68f8      	ldr	r0, [r7, #12]
 8001b72:	f000 f937 	bl	8001de4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d008      	beq.n	8001b90 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f042 020e 	orr.w	r2, r2, #14
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	e00f      	b.n	8001bb0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f022 0204 	bic.w	r2, r2, #4
 8001b9e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f042 020a 	orr.w	r2, r2, #10
 8001bae:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f042 0201 	orr.w	r2, r2, #1
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	e005      	b.n	8001bce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001bca:	2302      	movs	r3, #2
 8001bcc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001bce:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf4:	2204      	movs	r2, #4
 8001bf6:	409a      	lsls	r2, r3
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d04f      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0xc8>
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	f003 0304 	and.w	r3, r3, #4
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d04a      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0320 	and.w	r3, r3, #32
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d107      	bne.n	8001c28 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f022 0204 	bic.w	r2, r2, #4
 8001c26:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a66      	ldr	r2, [pc, #408]	; (8001dc8 <HAL_DMA_IRQHandler+0x1f0>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d029      	beq.n	8001c86 <HAL_DMA_IRQHandler+0xae>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a65      	ldr	r2, [pc, #404]	; (8001dcc <HAL_DMA_IRQHandler+0x1f4>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d022      	beq.n	8001c82 <HAL_DMA_IRQHandler+0xaa>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a63      	ldr	r2, [pc, #396]	; (8001dd0 <HAL_DMA_IRQHandler+0x1f8>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d01a      	beq.n	8001c7c <HAL_DMA_IRQHandler+0xa4>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a62      	ldr	r2, [pc, #392]	; (8001dd4 <HAL_DMA_IRQHandler+0x1fc>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d012      	beq.n	8001c76 <HAL_DMA_IRQHandler+0x9e>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a60      	ldr	r2, [pc, #384]	; (8001dd8 <HAL_DMA_IRQHandler+0x200>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d00a      	beq.n	8001c70 <HAL_DMA_IRQHandler+0x98>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a5f      	ldr	r2, [pc, #380]	; (8001ddc <HAL_DMA_IRQHandler+0x204>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d102      	bne.n	8001c6a <HAL_DMA_IRQHandler+0x92>
 8001c64:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c68:	e00e      	b.n	8001c88 <HAL_DMA_IRQHandler+0xb0>
 8001c6a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001c6e:	e00b      	b.n	8001c88 <HAL_DMA_IRQHandler+0xb0>
 8001c70:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001c74:	e008      	b.n	8001c88 <HAL_DMA_IRQHandler+0xb0>
 8001c76:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c7a:	e005      	b.n	8001c88 <HAL_DMA_IRQHandler+0xb0>
 8001c7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c80:	e002      	b.n	8001c88 <HAL_DMA_IRQHandler+0xb0>
 8001c82:	2340      	movs	r3, #64	; 0x40
 8001c84:	e000      	b.n	8001c88 <HAL_DMA_IRQHandler+0xb0>
 8001c86:	2304      	movs	r3, #4
 8001c88:	4a55      	ldr	r2, [pc, #340]	; (8001de0 <HAL_DMA_IRQHandler+0x208>)
 8001c8a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	f000 8094 	beq.w	8001dbe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001c9e:	e08e      	b.n	8001dbe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	409a      	lsls	r2, r3
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	4013      	ands	r3, r2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d056      	beq.n	8001d5e <HAL_DMA_IRQHandler+0x186>
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d051      	beq.n	8001d5e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0320 	and.w	r3, r3, #32
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d10b      	bne.n	8001ce0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f022 020a 	bic.w	r2, r2, #10
 8001cd6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a38      	ldr	r2, [pc, #224]	; (8001dc8 <HAL_DMA_IRQHandler+0x1f0>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d029      	beq.n	8001d3e <HAL_DMA_IRQHandler+0x166>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a37      	ldr	r2, [pc, #220]	; (8001dcc <HAL_DMA_IRQHandler+0x1f4>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d022      	beq.n	8001d3a <HAL_DMA_IRQHandler+0x162>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a35      	ldr	r2, [pc, #212]	; (8001dd0 <HAL_DMA_IRQHandler+0x1f8>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d01a      	beq.n	8001d34 <HAL_DMA_IRQHandler+0x15c>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a34      	ldr	r2, [pc, #208]	; (8001dd4 <HAL_DMA_IRQHandler+0x1fc>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d012      	beq.n	8001d2e <HAL_DMA_IRQHandler+0x156>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a32      	ldr	r2, [pc, #200]	; (8001dd8 <HAL_DMA_IRQHandler+0x200>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d00a      	beq.n	8001d28 <HAL_DMA_IRQHandler+0x150>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a31      	ldr	r2, [pc, #196]	; (8001ddc <HAL_DMA_IRQHandler+0x204>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d102      	bne.n	8001d22 <HAL_DMA_IRQHandler+0x14a>
 8001d1c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d20:	e00e      	b.n	8001d40 <HAL_DMA_IRQHandler+0x168>
 8001d22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d26:	e00b      	b.n	8001d40 <HAL_DMA_IRQHandler+0x168>
 8001d28:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d2c:	e008      	b.n	8001d40 <HAL_DMA_IRQHandler+0x168>
 8001d2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d32:	e005      	b.n	8001d40 <HAL_DMA_IRQHandler+0x168>
 8001d34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d38:	e002      	b.n	8001d40 <HAL_DMA_IRQHandler+0x168>
 8001d3a:	2320      	movs	r3, #32
 8001d3c:	e000      	b.n	8001d40 <HAL_DMA_IRQHandler+0x168>
 8001d3e:	2302      	movs	r3, #2
 8001d40:	4a27      	ldr	r2, [pc, #156]	; (8001de0 <HAL_DMA_IRQHandler+0x208>)
 8001d42:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2200      	movs	r2, #0
 8001d48:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d034      	beq.n	8001dbe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001d5c:	e02f      	b.n	8001dbe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d62:	2208      	movs	r2, #8
 8001d64:	409a      	lsls	r2, r3
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d028      	beq.n	8001dc0 <HAL_DMA_IRQHandler+0x1e8>
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	f003 0308 	and.w	r3, r3, #8
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d023      	beq.n	8001dc0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f022 020e 	bic.w	r2, r2, #14
 8001d86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d90:	2101      	movs	r1, #1
 8001d92:	fa01 f202 	lsl.w	r2, r1, r2
 8001d96:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2201      	movs	r2, #1
 8001da2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d004      	beq.n	8001dc0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	4798      	blx	r3
    }
  }
  return;
 8001dbe:	bf00      	nop
 8001dc0:	bf00      	nop
}
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	40020008 	.word	0x40020008
 8001dcc:	4002001c 	.word	0x4002001c
 8001dd0:	40020030 	.word	0x40020030
 8001dd4:	40020044 	.word	0x40020044
 8001dd8:	40020058 	.word	0x40020058
 8001ddc:	4002006c 	.word	0x4002006c
 8001de0:	40020000 	.word	0x40020000

08001de4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	60b9      	str	r1, [r7, #8]
 8001dee:	607a      	str	r2, [r7, #4]
 8001df0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dfa:	2101      	movs	r1, #1
 8001dfc:	fa01 f202 	lsl.w	r2, r1, r2
 8001e00:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	2b10      	cmp	r3, #16
 8001e10:	d108      	bne.n	8001e24 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	68ba      	ldr	r2, [r7, #8]
 8001e20:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e22:	e007      	b.n	8001e34 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68ba      	ldr	r2, [r7, #8]
 8001e2a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	60da      	str	r2, [r3, #12]
}
 8001e34:	bf00      	nop
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
	...

08001e40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b08b      	sub	sp, #44	; 0x2c
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e52:	e169      	b.n	8002128 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e54:	2201      	movs	r2, #1
 8001e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	69fa      	ldr	r2, [r7, #28]
 8001e64:	4013      	ands	r3, r2
 8001e66:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	f040 8158 	bne.w	8002122 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	4a9a      	ldr	r2, [pc, #616]	; (80020e0 <HAL_GPIO_Init+0x2a0>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d05e      	beq.n	8001f3a <HAL_GPIO_Init+0xfa>
 8001e7c:	4a98      	ldr	r2, [pc, #608]	; (80020e0 <HAL_GPIO_Init+0x2a0>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d875      	bhi.n	8001f6e <HAL_GPIO_Init+0x12e>
 8001e82:	4a98      	ldr	r2, [pc, #608]	; (80020e4 <HAL_GPIO_Init+0x2a4>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d058      	beq.n	8001f3a <HAL_GPIO_Init+0xfa>
 8001e88:	4a96      	ldr	r2, [pc, #600]	; (80020e4 <HAL_GPIO_Init+0x2a4>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d86f      	bhi.n	8001f6e <HAL_GPIO_Init+0x12e>
 8001e8e:	4a96      	ldr	r2, [pc, #600]	; (80020e8 <HAL_GPIO_Init+0x2a8>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d052      	beq.n	8001f3a <HAL_GPIO_Init+0xfa>
 8001e94:	4a94      	ldr	r2, [pc, #592]	; (80020e8 <HAL_GPIO_Init+0x2a8>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d869      	bhi.n	8001f6e <HAL_GPIO_Init+0x12e>
 8001e9a:	4a94      	ldr	r2, [pc, #592]	; (80020ec <HAL_GPIO_Init+0x2ac>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d04c      	beq.n	8001f3a <HAL_GPIO_Init+0xfa>
 8001ea0:	4a92      	ldr	r2, [pc, #584]	; (80020ec <HAL_GPIO_Init+0x2ac>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d863      	bhi.n	8001f6e <HAL_GPIO_Init+0x12e>
 8001ea6:	4a92      	ldr	r2, [pc, #584]	; (80020f0 <HAL_GPIO_Init+0x2b0>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d046      	beq.n	8001f3a <HAL_GPIO_Init+0xfa>
 8001eac:	4a90      	ldr	r2, [pc, #576]	; (80020f0 <HAL_GPIO_Init+0x2b0>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d85d      	bhi.n	8001f6e <HAL_GPIO_Init+0x12e>
 8001eb2:	2b12      	cmp	r3, #18
 8001eb4:	d82a      	bhi.n	8001f0c <HAL_GPIO_Init+0xcc>
 8001eb6:	2b12      	cmp	r3, #18
 8001eb8:	d859      	bhi.n	8001f6e <HAL_GPIO_Init+0x12e>
 8001eba:	a201      	add	r2, pc, #4	; (adr r2, 8001ec0 <HAL_GPIO_Init+0x80>)
 8001ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ec0:	08001f3b 	.word	0x08001f3b
 8001ec4:	08001f15 	.word	0x08001f15
 8001ec8:	08001f27 	.word	0x08001f27
 8001ecc:	08001f69 	.word	0x08001f69
 8001ed0:	08001f6f 	.word	0x08001f6f
 8001ed4:	08001f6f 	.word	0x08001f6f
 8001ed8:	08001f6f 	.word	0x08001f6f
 8001edc:	08001f6f 	.word	0x08001f6f
 8001ee0:	08001f6f 	.word	0x08001f6f
 8001ee4:	08001f6f 	.word	0x08001f6f
 8001ee8:	08001f6f 	.word	0x08001f6f
 8001eec:	08001f6f 	.word	0x08001f6f
 8001ef0:	08001f6f 	.word	0x08001f6f
 8001ef4:	08001f6f 	.word	0x08001f6f
 8001ef8:	08001f6f 	.word	0x08001f6f
 8001efc:	08001f6f 	.word	0x08001f6f
 8001f00:	08001f6f 	.word	0x08001f6f
 8001f04:	08001f1d 	.word	0x08001f1d
 8001f08:	08001f31 	.word	0x08001f31
 8001f0c:	4a79      	ldr	r2, [pc, #484]	; (80020f4 <HAL_GPIO_Init+0x2b4>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d013      	beq.n	8001f3a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f12:	e02c      	b.n	8001f6e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	623b      	str	r3, [r7, #32]
          break;
 8001f1a:	e029      	b.n	8001f70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	3304      	adds	r3, #4
 8001f22:	623b      	str	r3, [r7, #32]
          break;
 8001f24:	e024      	b.n	8001f70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	3308      	adds	r3, #8
 8001f2c:	623b      	str	r3, [r7, #32]
          break;
 8001f2e:	e01f      	b.n	8001f70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	330c      	adds	r3, #12
 8001f36:	623b      	str	r3, [r7, #32]
          break;
 8001f38:	e01a      	b.n	8001f70 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d102      	bne.n	8001f48 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f42:	2304      	movs	r3, #4
 8001f44:	623b      	str	r3, [r7, #32]
          break;
 8001f46:	e013      	b.n	8001f70 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d105      	bne.n	8001f5c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f50:	2308      	movs	r3, #8
 8001f52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	69fa      	ldr	r2, [r7, #28]
 8001f58:	611a      	str	r2, [r3, #16]
          break;
 8001f5a:	e009      	b.n	8001f70 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f5c:	2308      	movs	r3, #8
 8001f5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	69fa      	ldr	r2, [r7, #28]
 8001f64:	615a      	str	r2, [r3, #20]
          break;
 8001f66:	e003      	b.n	8001f70 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	623b      	str	r3, [r7, #32]
          break;
 8001f6c:	e000      	b.n	8001f70 <HAL_GPIO_Init+0x130>
          break;
 8001f6e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	2bff      	cmp	r3, #255	; 0xff
 8001f74:	d801      	bhi.n	8001f7a <HAL_GPIO_Init+0x13a>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	e001      	b.n	8001f7e <HAL_GPIO_Init+0x13e>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	3304      	adds	r3, #4
 8001f7e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	2bff      	cmp	r3, #255	; 0xff
 8001f84:	d802      	bhi.n	8001f8c <HAL_GPIO_Init+0x14c>
 8001f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	e002      	b.n	8001f92 <HAL_GPIO_Init+0x152>
 8001f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8e:	3b08      	subs	r3, #8
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	210f      	movs	r1, #15
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	401a      	ands	r2, r3
 8001fa4:	6a39      	ldr	r1, [r7, #32]
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fac:	431a      	orrs	r2, r3
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	f000 80b1 	beq.w	8002122 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001fc0:	4b4d      	ldr	r3, [pc, #308]	; (80020f8 <HAL_GPIO_Init+0x2b8>)
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	4a4c      	ldr	r2, [pc, #304]	; (80020f8 <HAL_GPIO_Init+0x2b8>)
 8001fc6:	f043 0301 	orr.w	r3, r3, #1
 8001fca:	6193      	str	r3, [r2, #24]
 8001fcc:	4b4a      	ldr	r3, [pc, #296]	; (80020f8 <HAL_GPIO_Init+0x2b8>)
 8001fce:	699b      	ldr	r3, [r3, #24]
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	60bb      	str	r3, [r7, #8]
 8001fd6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fd8:	4a48      	ldr	r2, [pc, #288]	; (80020fc <HAL_GPIO_Init+0x2bc>)
 8001fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fdc:	089b      	lsrs	r3, r3, #2
 8001fde:	3302      	adds	r3, #2
 8001fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe8:	f003 0303 	and.w	r3, r3, #3
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	220f      	movs	r2, #15
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4a40      	ldr	r2, [pc, #256]	; (8002100 <HAL_GPIO_Init+0x2c0>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d013      	beq.n	800202c <HAL_GPIO_Init+0x1ec>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	4a3f      	ldr	r2, [pc, #252]	; (8002104 <HAL_GPIO_Init+0x2c4>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d00d      	beq.n	8002028 <HAL_GPIO_Init+0x1e8>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4a3e      	ldr	r2, [pc, #248]	; (8002108 <HAL_GPIO_Init+0x2c8>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d007      	beq.n	8002024 <HAL_GPIO_Init+0x1e4>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a3d      	ldr	r2, [pc, #244]	; (800210c <HAL_GPIO_Init+0x2cc>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d101      	bne.n	8002020 <HAL_GPIO_Init+0x1e0>
 800201c:	2303      	movs	r3, #3
 800201e:	e006      	b.n	800202e <HAL_GPIO_Init+0x1ee>
 8002020:	2304      	movs	r3, #4
 8002022:	e004      	b.n	800202e <HAL_GPIO_Init+0x1ee>
 8002024:	2302      	movs	r3, #2
 8002026:	e002      	b.n	800202e <HAL_GPIO_Init+0x1ee>
 8002028:	2301      	movs	r3, #1
 800202a:	e000      	b.n	800202e <HAL_GPIO_Init+0x1ee>
 800202c:	2300      	movs	r3, #0
 800202e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002030:	f002 0203 	and.w	r2, r2, #3
 8002034:	0092      	lsls	r2, r2, #2
 8002036:	4093      	lsls	r3, r2
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	4313      	orrs	r3, r2
 800203c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800203e:	492f      	ldr	r1, [pc, #188]	; (80020fc <HAL_GPIO_Init+0x2bc>)
 8002040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002042:	089b      	lsrs	r3, r3, #2
 8002044:	3302      	adds	r3, #2
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d006      	beq.n	8002066 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002058:	4b2d      	ldr	r3, [pc, #180]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 800205a:	689a      	ldr	r2, [r3, #8]
 800205c:	492c      	ldr	r1, [pc, #176]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	4313      	orrs	r3, r2
 8002062:	608b      	str	r3, [r1, #8]
 8002064:	e006      	b.n	8002074 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002066:	4b2a      	ldr	r3, [pc, #168]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 8002068:	689a      	ldr	r2, [r3, #8]
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	43db      	mvns	r3, r3
 800206e:	4928      	ldr	r1, [pc, #160]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 8002070:	4013      	ands	r3, r2
 8002072:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d006      	beq.n	800208e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002080:	4b23      	ldr	r3, [pc, #140]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 8002082:	68da      	ldr	r2, [r3, #12]
 8002084:	4922      	ldr	r1, [pc, #136]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	4313      	orrs	r3, r2
 800208a:	60cb      	str	r3, [r1, #12]
 800208c:	e006      	b.n	800209c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800208e:	4b20      	ldr	r3, [pc, #128]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 8002090:	68da      	ldr	r2, [r3, #12]
 8002092:	69bb      	ldr	r3, [r7, #24]
 8002094:	43db      	mvns	r3, r3
 8002096:	491e      	ldr	r1, [pc, #120]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 8002098:	4013      	ands	r3, r2
 800209a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d006      	beq.n	80020b6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020a8:	4b19      	ldr	r3, [pc, #100]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 80020aa:	685a      	ldr	r2, [r3, #4]
 80020ac:	4918      	ldr	r1, [pc, #96]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	604b      	str	r3, [r1, #4]
 80020b4:	e006      	b.n	80020c4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020b6:	4b16      	ldr	r3, [pc, #88]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 80020b8:	685a      	ldr	r2, [r3, #4]
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	43db      	mvns	r3, r3
 80020be:	4914      	ldr	r1, [pc, #80]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 80020c0:	4013      	ands	r3, r2
 80020c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d021      	beq.n	8002114 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020d0:	4b0f      	ldr	r3, [pc, #60]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	490e      	ldr	r1, [pc, #56]	; (8002110 <HAL_GPIO_Init+0x2d0>)
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	4313      	orrs	r3, r2
 80020da:	600b      	str	r3, [r1, #0]
 80020dc:	e021      	b.n	8002122 <HAL_GPIO_Init+0x2e2>
 80020de:	bf00      	nop
 80020e0:	10320000 	.word	0x10320000
 80020e4:	10310000 	.word	0x10310000
 80020e8:	10220000 	.word	0x10220000
 80020ec:	10210000 	.word	0x10210000
 80020f0:	10120000 	.word	0x10120000
 80020f4:	10110000 	.word	0x10110000
 80020f8:	40021000 	.word	0x40021000
 80020fc:	40010000 	.word	0x40010000
 8002100:	40010800 	.word	0x40010800
 8002104:	40010c00 	.word	0x40010c00
 8002108:	40011000 	.word	0x40011000
 800210c:	40011400 	.word	0x40011400
 8002110:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002114:	4b0b      	ldr	r3, [pc, #44]	; (8002144 <HAL_GPIO_Init+0x304>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	43db      	mvns	r3, r3
 800211c:	4909      	ldr	r1, [pc, #36]	; (8002144 <HAL_GPIO_Init+0x304>)
 800211e:	4013      	ands	r3, r2
 8002120:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002124:	3301      	adds	r3, #1
 8002126:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212e:	fa22 f303 	lsr.w	r3, r2, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	f47f ae8e 	bne.w	8001e54 <HAL_GPIO_Init+0x14>
  }
}
 8002138:	bf00      	nop
 800213a:	bf00      	nop
 800213c:	372c      	adds	r7, #44	; 0x2c
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr
 8002144:	40010400 	.word	0x40010400

08002148 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	460b      	mov	r3, r1
 8002152:	807b      	strh	r3, [r7, #2]
 8002154:	4613      	mov	r3, r2
 8002156:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002158:	787b      	ldrb	r3, [r7, #1]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d003      	beq.n	8002166 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800215e:	887a      	ldrh	r2, [r7, #2]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002164:	e003      	b.n	800216e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002166:	887b      	ldrh	r3, [r7, #2]
 8002168:	041a      	lsls	r2, r3, #16
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	611a      	str	r2, [r3, #16]
}
 800216e:	bf00      	nop
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	bc80      	pop	{r7}
 8002176:	4770      	bx	lr

08002178 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	460b      	mov	r3, r1
 8002182:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800218a:	887a      	ldrh	r2, [r7, #2]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	4013      	ands	r3, r2
 8002190:	041a      	lsls	r2, r3, #16
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	43d9      	mvns	r1, r3
 8002196:	887b      	ldrh	r3, [r7, #2]
 8002198:	400b      	ands	r3, r1
 800219a:	431a      	orrs	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	611a      	str	r2, [r3, #16]
}
 80021a0:	bf00      	nop
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr
	...

080021ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b086      	sub	sp, #24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e272      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	f000 8087 	beq.w	80022da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021cc:	4b92      	ldr	r3, [pc, #584]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f003 030c 	and.w	r3, r3, #12
 80021d4:	2b04      	cmp	r3, #4
 80021d6:	d00c      	beq.n	80021f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021d8:	4b8f      	ldr	r3, [pc, #572]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f003 030c 	and.w	r3, r3, #12
 80021e0:	2b08      	cmp	r3, #8
 80021e2:	d112      	bne.n	800220a <HAL_RCC_OscConfig+0x5e>
 80021e4:	4b8c      	ldr	r3, [pc, #560]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021f0:	d10b      	bne.n	800220a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021f2:	4b89      	ldr	r3, [pc, #548]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d06c      	beq.n	80022d8 <HAL_RCC_OscConfig+0x12c>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d168      	bne.n	80022d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e24c      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002212:	d106      	bne.n	8002222 <HAL_RCC_OscConfig+0x76>
 8002214:	4b80      	ldr	r3, [pc, #512]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a7f      	ldr	r2, [pc, #508]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 800221a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800221e:	6013      	str	r3, [r2, #0]
 8002220:	e02e      	b.n	8002280 <HAL_RCC_OscConfig+0xd4>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d10c      	bne.n	8002244 <HAL_RCC_OscConfig+0x98>
 800222a:	4b7b      	ldr	r3, [pc, #492]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a7a      	ldr	r2, [pc, #488]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 8002230:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002234:	6013      	str	r3, [r2, #0]
 8002236:	4b78      	ldr	r3, [pc, #480]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a77      	ldr	r2, [pc, #476]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 800223c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002240:	6013      	str	r3, [r2, #0]
 8002242:	e01d      	b.n	8002280 <HAL_RCC_OscConfig+0xd4>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800224c:	d10c      	bne.n	8002268 <HAL_RCC_OscConfig+0xbc>
 800224e:	4b72      	ldr	r3, [pc, #456]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a71      	ldr	r2, [pc, #452]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 8002254:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002258:	6013      	str	r3, [r2, #0]
 800225a:	4b6f      	ldr	r3, [pc, #444]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a6e      	ldr	r2, [pc, #440]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 8002260:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002264:	6013      	str	r3, [r2, #0]
 8002266:	e00b      	b.n	8002280 <HAL_RCC_OscConfig+0xd4>
 8002268:	4b6b      	ldr	r3, [pc, #428]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a6a      	ldr	r2, [pc, #424]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 800226e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002272:	6013      	str	r3, [r2, #0]
 8002274:	4b68      	ldr	r3, [pc, #416]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a67      	ldr	r2, [pc, #412]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 800227a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800227e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d013      	beq.n	80022b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002288:	f7ff fab0 	bl	80017ec <HAL_GetTick>
 800228c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002290:	f7ff faac 	bl	80017ec <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b64      	cmp	r3, #100	; 0x64
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e200      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022a2:	4b5d      	ldr	r3, [pc, #372]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d0f0      	beq.n	8002290 <HAL_RCC_OscConfig+0xe4>
 80022ae:	e014      	b.n	80022da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b0:	f7ff fa9c 	bl	80017ec <HAL_GetTick>
 80022b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022b8:	f7ff fa98 	bl	80017ec <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b64      	cmp	r3, #100	; 0x64
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e1ec      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ca:	4b53      	ldr	r3, [pc, #332]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d1f0      	bne.n	80022b8 <HAL_RCC_OscConfig+0x10c>
 80022d6:	e000      	b.n	80022da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d063      	beq.n	80023ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022e6:	4b4c      	ldr	r3, [pc, #304]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f003 030c 	and.w	r3, r3, #12
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d00b      	beq.n	800230a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022f2:	4b49      	ldr	r3, [pc, #292]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f003 030c 	and.w	r3, r3, #12
 80022fa:	2b08      	cmp	r3, #8
 80022fc:	d11c      	bne.n	8002338 <HAL_RCC_OscConfig+0x18c>
 80022fe:	4b46      	ldr	r3, [pc, #280]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d116      	bne.n	8002338 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800230a:	4b43      	ldr	r3, [pc, #268]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d005      	beq.n	8002322 <HAL_RCC_OscConfig+0x176>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	691b      	ldr	r3, [r3, #16]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d001      	beq.n	8002322 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e1c0      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002322:	4b3d      	ldr	r3, [pc, #244]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	695b      	ldr	r3, [r3, #20]
 800232e:	00db      	lsls	r3, r3, #3
 8002330:	4939      	ldr	r1, [pc, #228]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 8002332:	4313      	orrs	r3, r2
 8002334:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002336:	e03a      	b.n	80023ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d020      	beq.n	8002382 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002340:	4b36      	ldr	r3, [pc, #216]	; (800241c <HAL_RCC_OscConfig+0x270>)
 8002342:	2201      	movs	r2, #1
 8002344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002346:	f7ff fa51 	bl	80017ec <HAL_GetTick>
 800234a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800234c:	e008      	b.n	8002360 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800234e:	f7ff fa4d 	bl	80017ec <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d901      	bls.n	8002360 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e1a1      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002360:	4b2d      	ldr	r3, [pc, #180]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0302 	and.w	r3, r3, #2
 8002368:	2b00      	cmp	r3, #0
 800236a:	d0f0      	beq.n	800234e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800236c:	4b2a      	ldr	r3, [pc, #168]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	695b      	ldr	r3, [r3, #20]
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	4927      	ldr	r1, [pc, #156]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 800237c:	4313      	orrs	r3, r2
 800237e:	600b      	str	r3, [r1, #0]
 8002380:	e015      	b.n	80023ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002382:	4b26      	ldr	r3, [pc, #152]	; (800241c <HAL_RCC_OscConfig+0x270>)
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002388:	f7ff fa30 	bl	80017ec <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002390:	f7ff fa2c 	bl	80017ec <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e180      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023a2:	4b1d      	ldr	r3, [pc, #116]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f0      	bne.n	8002390 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0308 	and.w	r3, r3, #8
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d03a      	beq.n	8002430 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d019      	beq.n	80023f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023c2:	4b17      	ldr	r3, [pc, #92]	; (8002420 <HAL_RCC_OscConfig+0x274>)
 80023c4:	2201      	movs	r2, #1
 80023c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023c8:	f7ff fa10 	bl	80017ec <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023d0:	f7ff fa0c 	bl	80017ec <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e160      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023e2:	4b0d      	ldr	r3, [pc, #52]	; (8002418 <HAL_RCC_OscConfig+0x26c>)
 80023e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f0      	beq.n	80023d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023ee:	2001      	movs	r0, #1
 80023f0:	f000 face 	bl	8002990 <RCC_Delay>
 80023f4:	e01c      	b.n	8002430 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023f6:	4b0a      	ldr	r3, [pc, #40]	; (8002420 <HAL_RCC_OscConfig+0x274>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023fc:	f7ff f9f6 	bl	80017ec <HAL_GetTick>
 8002400:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002402:	e00f      	b.n	8002424 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002404:	f7ff f9f2 	bl	80017ec <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d908      	bls.n	8002424 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e146      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
 8002416:	bf00      	nop
 8002418:	40021000 	.word	0x40021000
 800241c:	42420000 	.word	0x42420000
 8002420:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002424:	4b92      	ldr	r3, [pc, #584]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	2b00      	cmp	r3, #0
 800242e:	d1e9      	bne.n	8002404 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b00      	cmp	r3, #0
 800243a:	f000 80a6 	beq.w	800258a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800243e:	2300      	movs	r3, #0
 8002440:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002442:	4b8b      	ldr	r3, [pc, #556]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002444:	69db      	ldr	r3, [r3, #28]
 8002446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d10d      	bne.n	800246a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800244e:	4b88      	ldr	r3, [pc, #544]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002450:	69db      	ldr	r3, [r3, #28]
 8002452:	4a87      	ldr	r2, [pc, #540]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002458:	61d3      	str	r3, [r2, #28]
 800245a:	4b85      	ldr	r3, [pc, #532]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002462:	60bb      	str	r3, [r7, #8]
 8002464:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002466:	2301      	movs	r3, #1
 8002468:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800246a:	4b82      	ldr	r3, [pc, #520]	; (8002674 <HAL_RCC_OscConfig+0x4c8>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002472:	2b00      	cmp	r3, #0
 8002474:	d118      	bne.n	80024a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002476:	4b7f      	ldr	r3, [pc, #508]	; (8002674 <HAL_RCC_OscConfig+0x4c8>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a7e      	ldr	r2, [pc, #504]	; (8002674 <HAL_RCC_OscConfig+0x4c8>)
 800247c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002480:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002482:	f7ff f9b3 	bl	80017ec <HAL_GetTick>
 8002486:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002488:	e008      	b.n	800249c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800248a:	f7ff f9af 	bl	80017ec <HAL_GetTick>
 800248e:	4602      	mov	r2, r0
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	2b64      	cmp	r3, #100	; 0x64
 8002496:	d901      	bls.n	800249c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e103      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800249c:	4b75      	ldr	r3, [pc, #468]	; (8002674 <HAL_RCC_OscConfig+0x4c8>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d0f0      	beq.n	800248a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d106      	bne.n	80024be <HAL_RCC_OscConfig+0x312>
 80024b0:	4b6f      	ldr	r3, [pc, #444]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	4a6e      	ldr	r2, [pc, #440]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80024b6:	f043 0301 	orr.w	r3, r3, #1
 80024ba:	6213      	str	r3, [r2, #32]
 80024bc:	e02d      	b.n	800251a <HAL_RCC_OscConfig+0x36e>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10c      	bne.n	80024e0 <HAL_RCC_OscConfig+0x334>
 80024c6:	4b6a      	ldr	r3, [pc, #424]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80024c8:	6a1b      	ldr	r3, [r3, #32]
 80024ca:	4a69      	ldr	r2, [pc, #420]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80024cc:	f023 0301 	bic.w	r3, r3, #1
 80024d0:	6213      	str	r3, [r2, #32]
 80024d2:	4b67      	ldr	r3, [pc, #412]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	4a66      	ldr	r2, [pc, #408]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80024d8:	f023 0304 	bic.w	r3, r3, #4
 80024dc:	6213      	str	r3, [r2, #32]
 80024de:	e01c      	b.n	800251a <HAL_RCC_OscConfig+0x36e>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	2b05      	cmp	r3, #5
 80024e6:	d10c      	bne.n	8002502 <HAL_RCC_OscConfig+0x356>
 80024e8:	4b61      	ldr	r3, [pc, #388]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	4a60      	ldr	r2, [pc, #384]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80024ee:	f043 0304 	orr.w	r3, r3, #4
 80024f2:	6213      	str	r3, [r2, #32]
 80024f4:	4b5e      	ldr	r3, [pc, #376]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	4a5d      	ldr	r2, [pc, #372]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80024fa:	f043 0301 	orr.w	r3, r3, #1
 80024fe:	6213      	str	r3, [r2, #32]
 8002500:	e00b      	b.n	800251a <HAL_RCC_OscConfig+0x36e>
 8002502:	4b5b      	ldr	r3, [pc, #364]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002504:	6a1b      	ldr	r3, [r3, #32]
 8002506:	4a5a      	ldr	r2, [pc, #360]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002508:	f023 0301 	bic.w	r3, r3, #1
 800250c:	6213      	str	r3, [r2, #32]
 800250e:	4b58      	ldr	r3, [pc, #352]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002510:	6a1b      	ldr	r3, [r3, #32]
 8002512:	4a57      	ldr	r2, [pc, #348]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002514:	f023 0304 	bic.w	r3, r3, #4
 8002518:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d015      	beq.n	800254e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002522:	f7ff f963 	bl	80017ec <HAL_GetTick>
 8002526:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002528:	e00a      	b.n	8002540 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800252a:	f7ff f95f 	bl	80017ec <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	f241 3288 	movw	r2, #5000	; 0x1388
 8002538:	4293      	cmp	r3, r2
 800253a:	d901      	bls.n	8002540 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e0b1      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002540:	4b4b      	ldr	r3, [pc, #300]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002542:	6a1b      	ldr	r3, [r3, #32]
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0ee      	beq.n	800252a <HAL_RCC_OscConfig+0x37e>
 800254c:	e014      	b.n	8002578 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800254e:	f7ff f94d 	bl	80017ec <HAL_GetTick>
 8002552:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002554:	e00a      	b.n	800256c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002556:	f7ff f949 	bl	80017ec <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	f241 3288 	movw	r2, #5000	; 0x1388
 8002564:	4293      	cmp	r3, r2
 8002566:	d901      	bls.n	800256c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e09b      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800256c:	4b40      	ldr	r3, [pc, #256]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 800256e:	6a1b      	ldr	r3, [r3, #32]
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b00      	cmp	r3, #0
 8002576:	d1ee      	bne.n	8002556 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002578:	7dfb      	ldrb	r3, [r7, #23]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d105      	bne.n	800258a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800257e:	4b3c      	ldr	r3, [pc, #240]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	4a3b      	ldr	r2, [pc, #236]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002584:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002588:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	2b00      	cmp	r3, #0
 8002590:	f000 8087 	beq.w	80026a2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002594:	4b36      	ldr	r3, [pc, #216]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f003 030c 	and.w	r3, r3, #12
 800259c:	2b08      	cmp	r3, #8
 800259e:	d061      	beq.n	8002664 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	69db      	ldr	r3, [r3, #28]
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d146      	bne.n	8002636 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025a8:	4b33      	ldr	r3, [pc, #204]	; (8002678 <HAL_RCC_OscConfig+0x4cc>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ae:	f7ff f91d 	bl	80017ec <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025b4:	e008      	b.n	80025c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025b6:	f7ff f919 	bl	80017ec <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d901      	bls.n	80025c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e06d      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025c8:	4b29      	ldr	r3, [pc, #164]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d1f0      	bne.n	80025b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a1b      	ldr	r3, [r3, #32]
 80025d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025dc:	d108      	bne.n	80025f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025de:	4b24      	ldr	r3, [pc, #144]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	4921      	ldr	r1, [pc, #132]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025f0:	4b1f      	ldr	r3, [pc, #124]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a19      	ldr	r1, [r3, #32]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002600:	430b      	orrs	r3, r1
 8002602:	491b      	ldr	r1, [pc, #108]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002604:	4313      	orrs	r3, r2
 8002606:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002608:	4b1b      	ldr	r3, [pc, #108]	; (8002678 <HAL_RCC_OscConfig+0x4cc>)
 800260a:	2201      	movs	r2, #1
 800260c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260e:	f7ff f8ed 	bl	80017ec <HAL_GetTick>
 8002612:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002616:	f7ff f8e9 	bl	80017ec <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e03d      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002628:	4b11      	ldr	r3, [pc, #68]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0f0      	beq.n	8002616 <HAL_RCC_OscConfig+0x46a>
 8002634:	e035      	b.n	80026a2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002636:	4b10      	ldr	r3, [pc, #64]	; (8002678 <HAL_RCC_OscConfig+0x4cc>)
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800263c:	f7ff f8d6 	bl	80017ec <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002644:	f7ff f8d2 	bl	80017ec <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e026      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002656:	4b06      	ldr	r3, [pc, #24]	; (8002670 <HAL_RCC_OscConfig+0x4c4>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1f0      	bne.n	8002644 <HAL_RCC_OscConfig+0x498>
 8002662:	e01e      	b.n	80026a2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	69db      	ldr	r3, [r3, #28]
 8002668:	2b01      	cmp	r3, #1
 800266a:	d107      	bne.n	800267c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e019      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
 8002670:	40021000 	.word	0x40021000
 8002674:	40007000 	.word	0x40007000
 8002678:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800267c:	4b0b      	ldr	r3, [pc, #44]	; (80026ac <HAL_RCC_OscConfig+0x500>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	429a      	cmp	r2, r3
 800268e:	d106      	bne.n	800269e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800269a:	429a      	cmp	r2, r3
 800269c:	d001      	beq.n	80026a2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e000      	b.n	80026a4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80026a2:	2300      	movs	r3, #0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40021000 	.word	0x40021000

080026b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d101      	bne.n	80026c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e0d0      	b.n	8002866 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026c4:	4b6a      	ldr	r3, [pc, #424]	; (8002870 <HAL_RCC_ClockConfig+0x1c0>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0307 	and.w	r3, r3, #7
 80026cc:	683a      	ldr	r2, [r7, #0]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d910      	bls.n	80026f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026d2:	4b67      	ldr	r3, [pc, #412]	; (8002870 <HAL_RCC_ClockConfig+0x1c0>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f023 0207 	bic.w	r2, r3, #7
 80026da:	4965      	ldr	r1, [pc, #404]	; (8002870 <HAL_RCC_ClockConfig+0x1c0>)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	4313      	orrs	r3, r2
 80026e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026e2:	4b63      	ldr	r3, [pc, #396]	; (8002870 <HAL_RCC_ClockConfig+0x1c0>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0307 	and.w	r3, r3, #7
 80026ea:	683a      	ldr	r2, [r7, #0]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d001      	beq.n	80026f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e0b8      	b.n	8002866 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d020      	beq.n	8002742 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0304 	and.w	r3, r3, #4
 8002708:	2b00      	cmp	r3, #0
 800270a:	d005      	beq.n	8002718 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800270c:	4b59      	ldr	r3, [pc, #356]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	4a58      	ldr	r2, [pc, #352]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 8002712:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002716:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0308 	and.w	r3, r3, #8
 8002720:	2b00      	cmp	r3, #0
 8002722:	d005      	beq.n	8002730 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002724:	4b53      	ldr	r3, [pc, #332]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	4a52      	ldr	r2, [pc, #328]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 800272a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800272e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002730:	4b50      	ldr	r3, [pc, #320]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	494d      	ldr	r1, [pc, #308]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 800273e:	4313      	orrs	r3, r2
 8002740:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	2b00      	cmp	r3, #0
 800274c:	d040      	beq.n	80027d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d107      	bne.n	8002766 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002756:	4b47      	ldr	r3, [pc, #284]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d115      	bne.n	800278e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e07f      	b.n	8002866 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	2b02      	cmp	r3, #2
 800276c:	d107      	bne.n	800277e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800276e:	4b41      	ldr	r3, [pc, #260]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d109      	bne.n	800278e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e073      	b.n	8002866 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800277e:	4b3d      	ldr	r3, [pc, #244]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0302 	and.w	r3, r3, #2
 8002786:	2b00      	cmp	r3, #0
 8002788:	d101      	bne.n	800278e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e06b      	b.n	8002866 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800278e:	4b39      	ldr	r3, [pc, #228]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f023 0203 	bic.w	r2, r3, #3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	4936      	ldr	r1, [pc, #216]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 800279c:	4313      	orrs	r3, r2
 800279e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027a0:	f7ff f824 	bl	80017ec <HAL_GetTick>
 80027a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027a6:	e00a      	b.n	80027be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027a8:	f7ff f820 	bl	80017ec <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d901      	bls.n	80027be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e053      	b.n	8002866 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027be:	4b2d      	ldr	r3, [pc, #180]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f003 020c 	and.w	r2, r3, #12
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d1eb      	bne.n	80027a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027d0:	4b27      	ldr	r3, [pc, #156]	; (8002870 <HAL_RCC_ClockConfig+0x1c0>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0307 	and.w	r3, r3, #7
 80027d8:	683a      	ldr	r2, [r7, #0]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d210      	bcs.n	8002800 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027de:	4b24      	ldr	r3, [pc, #144]	; (8002870 <HAL_RCC_ClockConfig+0x1c0>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f023 0207 	bic.w	r2, r3, #7
 80027e6:	4922      	ldr	r1, [pc, #136]	; (8002870 <HAL_RCC_ClockConfig+0x1c0>)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ee:	4b20      	ldr	r3, [pc, #128]	; (8002870 <HAL_RCC_ClockConfig+0x1c0>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0307 	and.w	r3, r3, #7
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d001      	beq.n	8002800 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e032      	b.n	8002866 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0304 	and.w	r3, r3, #4
 8002808:	2b00      	cmp	r3, #0
 800280a:	d008      	beq.n	800281e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800280c:	4b19      	ldr	r3, [pc, #100]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	4916      	ldr	r1, [pc, #88]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 800281a:	4313      	orrs	r3, r2
 800281c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0308 	and.w	r3, r3, #8
 8002826:	2b00      	cmp	r3, #0
 8002828:	d009      	beq.n	800283e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800282a:	4b12      	ldr	r3, [pc, #72]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	00db      	lsls	r3, r3, #3
 8002838:	490e      	ldr	r1, [pc, #56]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 800283a:	4313      	orrs	r3, r2
 800283c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800283e:	f000 f821 	bl	8002884 <HAL_RCC_GetSysClockFreq>
 8002842:	4602      	mov	r2, r0
 8002844:	4b0b      	ldr	r3, [pc, #44]	; (8002874 <HAL_RCC_ClockConfig+0x1c4>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	091b      	lsrs	r3, r3, #4
 800284a:	f003 030f 	and.w	r3, r3, #15
 800284e:	490a      	ldr	r1, [pc, #40]	; (8002878 <HAL_RCC_ClockConfig+0x1c8>)
 8002850:	5ccb      	ldrb	r3, [r1, r3]
 8002852:	fa22 f303 	lsr.w	r3, r2, r3
 8002856:	4a09      	ldr	r2, [pc, #36]	; (800287c <HAL_RCC_ClockConfig+0x1cc>)
 8002858:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800285a:	4b09      	ldr	r3, [pc, #36]	; (8002880 <HAL_RCC_ClockConfig+0x1d0>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4618      	mov	r0, r3
 8002860:	f7fe ff82 	bl	8001768 <HAL_InitTick>

  return HAL_OK;
 8002864:	2300      	movs	r3, #0
}
 8002866:	4618      	mov	r0, r3
 8002868:	3710      	adds	r7, #16
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	40022000 	.word	0x40022000
 8002874:	40021000 	.word	0x40021000
 8002878:	08008dfc 	.word	0x08008dfc
 800287c:	20000008 	.word	0x20000008
 8002880:	2000000c 	.word	0x2000000c

08002884 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002884:	b480      	push	{r7}
 8002886:	b087      	sub	sp, #28
 8002888:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800288a:	2300      	movs	r3, #0
 800288c:	60fb      	str	r3, [r7, #12]
 800288e:	2300      	movs	r3, #0
 8002890:	60bb      	str	r3, [r7, #8]
 8002892:	2300      	movs	r3, #0
 8002894:	617b      	str	r3, [r7, #20]
 8002896:	2300      	movs	r3, #0
 8002898:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800289a:	2300      	movs	r3, #0
 800289c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800289e:	4b1e      	ldr	r3, [pc, #120]	; (8002918 <HAL_RCC_GetSysClockFreq+0x94>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f003 030c 	and.w	r3, r3, #12
 80028aa:	2b04      	cmp	r3, #4
 80028ac:	d002      	beq.n	80028b4 <HAL_RCC_GetSysClockFreq+0x30>
 80028ae:	2b08      	cmp	r3, #8
 80028b0:	d003      	beq.n	80028ba <HAL_RCC_GetSysClockFreq+0x36>
 80028b2:	e027      	b.n	8002904 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028b4:	4b19      	ldr	r3, [pc, #100]	; (800291c <HAL_RCC_GetSysClockFreq+0x98>)
 80028b6:	613b      	str	r3, [r7, #16]
      break;
 80028b8:	e027      	b.n	800290a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	0c9b      	lsrs	r3, r3, #18
 80028be:	f003 030f 	and.w	r3, r3, #15
 80028c2:	4a17      	ldr	r2, [pc, #92]	; (8002920 <HAL_RCC_GetSysClockFreq+0x9c>)
 80028c4:	5cd3      	ldrb	r3, [r2, r3]
 80028c6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d010      	beq.n	80028f4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028d2:	4b11      	ldr	r3, [pc, #68]	; (8002918 <HAL_RCC_GetSysClockFreq+0x94>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	0c5b      	lsrs	r3, r3, #17
 80028d8:	f003 0301 	and.w	r3, r3, #1
 80028dc:	4a11      	ldr	r2, [pc, #68]	; (8002924 <HAL_RCC_GetSysClockFreq+0xa0>)
 80028de:	5cd3      	ldrb	r3, [r2, r3]
 80028e0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a0d      	ldr	r2, [pc, #52]	; (800291c <HAL_RCC_GetSysClockFreq+0x98>)
 80028e6:	fb03 f202 	mul.w	r2, r3, r2
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80028f0:	617b      	str	r3, [r7, #20]
 80028f2:	e004      	b.n	80028fe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a0c      	ldr	r2, [pc, #48]	; (8002928 <HAL_RCC_GetSysClockFreq+0xa4>)
 80028f8:	fb02 f303 	mul.w	r3, r2, r3
 80028fc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	613b      	str	r3, [r7, #16]
      break;
 8002902:	e002      	b.n	800290a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002904:	4b05      	ldr	r3, [pc, #20]	; (800291c <HAL_RCC_GetSysClockFreq+0x98>)
 8002906:	613b      	str	r3, [r7, #16]
      break;
 8002908:	bf00      	nop
    }
  }
  return sysclockfreq;
 800290a:	693b      	ldr	r3, [r7, #16]
}
 800290c:	4618      	mov	r0, r3
 800290e:	371c      	adds	r7, #28
 8002910:	46bd      	mov	sp, r7
 8002912:	bc80      	pop	{r7}
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	40021000 	.word	0x40021000
 800291c:	007a1200 	.word	0x007a1200
 8002920:	08008e14 	.word	0x08008e14
 8002924:	08008e24 	.word	0x08008e24
 8002928:	003d0900 	.word	0x003d0900

0800292c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002930:	4b02      	ldr	r3, [pc, #8]	; (800293c <HAL_RCC_GetHCLKFreq+0x10>)
 8002932:	681b      	ldr	r3, [r3, #0]
}
 8002934:	4618      	mov	r0, r3
 8002936:	46bd      	mov	sp, r7
 8002938:	bc80      	pop	{r7}
 800293a:	4770      	bx	lr
 800293c:	20000008 	.word	0x20000008

08002940 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002944:	f7ff fff2 	bl	800292c <HAL_RCC_GetHCLKFreq>
 8002948:	4602      	mov	r2, r0
 800294a:	4b05      	ldr	r3, [pc, #20]	; (8002960 <HAL_RCC_GetPCLK1Freq+0x20>)
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	0a1b      	lsrs	r3, r3, #8
 8002950:	f003 0307 	and.w	r3, r3, #7
 8002954:	4903      	ldr	r1, [pc, #12]	; (8002964 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002956:	5ccb      	ldrb	r3, [r1, r3]
 8002958:	fa22 f303 	lsr.w	r3, r2, r3
}
 800295c:	4618      	mov	r0, r3
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40021000 	.word	0x40021000
 8002964:	08008e0c 	.word	0x08008e0c

08002968 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800296c:	f7ff ffde 	bl	800292c <HAL_RCC_GetHCLKFreq>
 8002970:	4602      	mov	r2, r0
 8002972:	4b05      	ldr	r3, [pc, #20]	; (8002988 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	0adb      	lsrs	r3, r3, #11
 8002978:	f003 0307 	and.w	r3, r3, #7
 800297c:	4903      	ldr	r1, [pc, #12]	; (800298c <HAL_RCC_GetPCLK2Freq+0x24>)
 800297e:	5ccb      	ldrb	r3, [r1, r3]
 8002980:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002984:	4618      	mov	r0, r3
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40021000 	.word	0x40021000
 800298c:	08008e0c 	.word	0x08008e0c

08002990 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002998:	4b0a      	ldr	r3, [pc, #40]	; (80029c4 <RCC_Delay+0x34>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a0a      	ldr	r2, [pc, #40]	; (80029c8 <RCC_Delay+0x38>)
 800299e:	fba2 2303 	umull	r2, r3, r2, r3
 80029a2:	0a5b      	lsrs	r3, r3, #9
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	fb02 f303 	mul.w	r3, r2, r3
 80029aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80029ac:	bf00      	nop
  }
  while (Delay --);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	1e5a      	subs	r2, r3, #1
 80029b2:	60fa      	str	r2, [r7, #12]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1f9      	bne.n	80029ac <RCC_Delay+0x1c>
}
 80029b8:	bf00      	nop
 80029ba:	bf00      	nop
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr
 80029c4:	20000008 	.word	0x20000008
 80029c8:	10624dd3 	.word	0x10624dd3

080029cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e042      	b.n	8002a64 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d106      	bne.n	80029f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7fe fd16 	bl	8001424 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2224      	movs	r2, #36	; 0x24
 80029fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68da      	ldr	r2, [r3, #12]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f000 fcdf 	bl	80033d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	691a      	ldr	r2, [r3, #16]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	695a      	ldr	r2, [r3, #20]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68da      	ldr	r2, [r3, #12]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2220      	movs	r2, #32
 8002a58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3708      	adds	r7, #8
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b08a      	sub	sp, #40	; 0x28
 8002a70:	af02      	add	r7, sp, #8
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	603b      	str	r3, [r7, #0]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	2b20      	cmp	r3, #32
 8002a8a:	d16d      	bne.n	8002b68 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d002      	beq.n	8002a98 <HAL_UART_Transmit+0x2c>
 8002a92:	88fb      	ldrh	r3, [r7, #6]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d101      	bne.n	8002a9c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e066      	b.n	8002b6a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2221      	movs	r2, #33	; 0x21
 8002aa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002aaa:	f7fe fe9f 	bl	80017ec <HAL_GetTick>
 8002aae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	88fa      	ldrh	r2, [r7, #6]
 8002ab4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	88fa      	ldrh	r2, [r7, #6]
 8002aba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ac4:	d108      	bne.n	8002ad8 <HAL_UART_Transmit+0x6c>
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d104      	bne.n	8002ad8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	61bb      	str	r3, [r7, #24]
 8002ad6:	e003      	b.n	8002ae0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002adc:	2300      	movs	r3, #0
 8002ade:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ae0:	e02a      	b.n	8002b38 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	9300      	str	r3, [sp, #0]
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	2180      	movs	r1, #128	; 0x80
 8002aec:	68f8      	ldr	r0, [r7, #12]
 8002aee:	f000 fadf 	bl	80030b0 <UART_WaitOnFlagUntilTimeout>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e036      	b.n	8002b6a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d10b      	bne.n	8002b1a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	881b      	ldrh	r3, [r3, #0]
 8002b06:	461a      	mov	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	3302      	adds	r3, #2
 8002b16:	61bb      	str	r3, [r7, #24]
 8002b18:	e007      	b.n	8002b2a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	781a      	ldrb	r2, [r3, #0]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	3301      	adds	r3, #1
 8002b28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	3b01      	subs	r3, #1
 8002b32:	b29a      	uxth	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1cf      	bne.n	8002ae2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	2140      	movs	r1, #64	; 0x40
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	f000 faaf 	bl	80030b0 <UART_WaitOnFlagUntilTimeout>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e006      	b.n	8002b6a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2220      	movs	r2, #32
 8002b60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002b64:	2300      	movs	r3, #0
 8002b66:	e000      	b.n	8002b6a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002b68:	2302      	movs	r3, #2
  }
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3720      	adds	r7, #32
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_UART_DMAPause>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8002b72:	b480      	push	{r7}
 8002b74:	b09d      	sub	sp, #116	; 0x74
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	66fb      	str	r3, [r7, #108]	; 0x6c

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	bf14      	ite	ne
 8002b8c:	2301      	movne	r3, #1
 8002b8e:	2300      	moveq	r3, #0
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b21      	cmp	r3, #33	; 0x21
 8002b9e:	d11c      	bne.n	8002bda <HAL_UART_DMAPause+0x68>
 8002ba0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d019      	beq.n	8002bda <HAL_UART_DMAPause+0x68>
  {
    /* Disable the UART DMA Tx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	3314      	adds	r3, #20
 8002bac:	64fb      	str	r3, [r7, #76]	; 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bb0:	e853 3f00 	ldrex	r3, [r3]
 8002bb4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002bb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bbc:	66bb      	str	r3, [r7, #104]	; 0x68
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	3314      	adds	r3, #20
 8002bc4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002bc6:	65ba      	str	r2, [r7, #88]	; 0x58
 8002bc8:	657b      	str	r3, [r7, #84]	; 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002bcc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002bce:	e841 2300 	strex	r3, r2, [r1]
 8002bd2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002bd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1e5      	bne.n	8002ba6 <HAL_UART_DMAPause+0x34>
  }

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	695b      	ldr	r3, [r3, #20]
 8002be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	bf14      	ite	ne
 8002be8:	2301      	movne	r3, #1
 8002bea:	2300      	moveq	r3, #0
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b22      	cmp	r3, #34	; 0x22
 8002bfa:	d150      	bne.n	8002c9e <HAL_UART_DMAPause+0x12c>
 8002bfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d04d      	beq.n	8002c9e <HAL_UART_DMAPause+0x12c>
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	330c      	adds	r3, #12
 8002c08:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c0c:	e853 3f00 	ldrex	r3, [r3]
 8002c10:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c18:	667b      	str	r3, [r7, #100]	; 0x64
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	330c      	adds	r3, #12
 8002c20:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002c22:	647a      	str	r2, [r7, #68]	; 0x44
 8002c24:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c26:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002c28:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c2a:	e841 2300 	strex	r3, r2, [r1]
 8002c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002c30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1e5      	bne.n	8002c02 <HAL_UART_DMAPause+0x90>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	3314      	adds	r3, #20
 8002c3c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c40:	e853 3f00 	ldrex	r3, [r3]
 8002c44:	623b      	str	r3, [r7, #32]
   return(result);
 8002c46:	6a3b      	ldr	r3, [r7, #32]
 8002c48:	f023 0301 	bic.w	r3, r3, #1
 8002c4c:	663b      	str	r3, [r7, #96]	; 0x60
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	3314      	adds	r3, #20
 8002c54:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002c56:	633a      	str	r2, [r7, #48]	; 0x30
 8002c58:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002c5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c5e:	e841 2300 	strex	r3, r2, [r1]
 8002c62:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1e5      	bne.n	8002c36 <HAL_UART_DMAPause+0xc4>

    /* Disable the UART DMA Rx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	3314      	adds	r3, #20
 8002c70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	e853 3f00 	ldrex	r3, [r3]
 8002c78:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c80:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	3314      	adds	r3, #20
 8002c88:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002c8a:	61fa      	str	r2, [r7, #28]
 8002c8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c8e:	69b9      	ldr	r1, [r7, #24]
 8002c90:	69fa      	ldr	r2, [r7, #28]
 8002c92:	e841 2300 	strex	r3, r2, [r1]
 8002c96:	617b      	str	r3, [r7, #20]
   return(result);
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1e5      	bne.n	8002c6a <HAL_UART_DMAPause+0xf8>
  }

  return HAL_OK;
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3774      	adds	r7, #116	; 0x74
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bc80      	pop	{r7}
 8002ca8:	4770      	bx	lr

08002caa <HAL_UART_DMAResume>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8002caa:	b480      	push	{r7}
 8002cac:	b09d      	sub	sp, #116	; 0x74
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b21      	cmp	r3, #33	; 0x21
 8002cbc:	d119      	bne.n	8002cf2 <HAL_UART_DMAResume+0x48>
  {
    /* Enable the UART DMA Tx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	3314      	adds	r3, #20
 8002cc4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002cc8:	e853 3f00 	ldrex	r3, [r3]
 8002ccc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8002cce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cd4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	3314      	adds	r3, #20
 8002cdc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002cde:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002ce0:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ce2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002ce4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002ce6:	e841 2300 	strex	r3, r2, [r1]
 8002cea:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8002cec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1e5      	bne.n	8002cbe <HAL_UART_DMAResume+0x14>
  }

  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b22      	cmp	r3, #34	; 0x22
 8002cfc:	d15c      	bne.n	8002db8 <HAL_UART_DMAResume+0x10e>
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
 8002cfe:	2300      	movs	r3, #0
 8002d00:	60fb      	str	r3, [r7, #12]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	60fb      	str	r3, [r7, #12]
 8002d12:	68fb      	ldr	r3, [r7, #12]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	691b      	ldr	r3, [r3, #16]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d019      	beq.n	8002d50 <HAL_UART_DMAResume+0xa6>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	330c      	adds	r3, #12
 8002d22:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d26:	e853 3f00 	ldrex	r3, [r3]
 8002d2a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d32:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	330c      	adds	r3, #12
 8002d3a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002d3c:	64ba      	str	r2, [r7, #72]	; 0x48
 8002d3e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d40:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002d42:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d44:	e841 2300 	strex	r3, r2, [r1]
 8002d48:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8002d4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d1e5      	bne.n	8002d1c <HAL_UART_DMAResume+0x72>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	3314      	adds	r3, #20
 8002d56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d5a:	e853 3f00 	ldrex	r3, [r3]
 8002d5e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d62:	f043 0301 	orr.w	r3, r3, #1
 8002d66:	667b      	str	r3, [r7, #100]	; 0x64
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	3314      	adds	r3, #20
 8002d6e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002d70:	637a      	str	r2, [r7, #52]	; 0x34
 8002d72:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d74:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002d76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d78:	e841 2300 	strex	r3, r2, [r1]
 8002d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1e5      	bne.n	8002d50 <HAL_UART_DMAResume+0xa6>

    /* Enable the UART DMA Rx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	3314      	adds	r3, #20
 8002d8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	e853 3f00 	ldrex	r3, [r3]
 8002d92:	613b      	str	r3, [r7, #16]
   return(result);
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d9a:	663b      	str	r3, [r7, #96]	; 0x60
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	3314      	adds	r3, #20
 8002da2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002da4:	623a      	str	r2, [r7, #32]
 8002da6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002da8:	69f9      	ldr	r1, [r7, #28]
 8002daa:	6a3a      	ldr	r2, [r7, #32]
 8002dac:	e841 2300 	strex	r3, r2, [r1]
 8002db0:	61bb      	str	r3, [r7, #24]
   return(result);
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d1e5      	bne.n	8002d84 <HAL_UART_DMAResume+0xda>
  }

  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3774      	adds	r7, #116	; 0x74
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bc80      	pop	{r7}
 8002dc2:	4770      	bx	lr

08002dc4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b08c      	sub	sp, #48	; 0x30
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b20      	cmp	r3, #32
 8002ddc:	d14a      	bne.n	8002e74 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d002      	beq.n	8002dea <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8002de4:	88fb      	ldrh	r3, [r7, #6]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e043      	b.n	8002e76 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2201      	movs	r2, #1
 8002df2:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8002dfa:	88fb      	ldrh	r3, [r7, #6]
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	68b9      	ldr	r1, [r7, #8]
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 f9c3 	bl	800318c <UART_Start_Receive_DMA>
 8002e06:	4603      	mov	r3, r0
 8002e08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8002e0c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d12c      	bne.n	8002e6e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d125      	bne.n	8002e68 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	613b      	str	r3, [r7, #16]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	613b      	str	r3, [r7, #16]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	613b      	str	r3, [r7, #16]
 8002e30:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	330c      	adds	r3, #12
 8002e38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	e853 3f00 	ldrex	r3, [r3]
 8002e40:	617b      	str	r3, [r7, #20]
   return(result);
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	f043 0310 	orr.w	r3, r3, #16
 8002e48:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	330c      	adds	r3, #12
 8002e50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e52:	627a      	str	r2, [r7, #36]	; 0x24
 8002e54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e56:	6a39      	ldr	r1, [r7, #32]
 8002e58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e5a:	e841 2300 	strex	r3, r2, [r1]
 8002e5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e60:	69fb      	ldr	r3, [r7, #28]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1e5      	bne.n	8002e32 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8002e66:	e002      	b.n	8002e6e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8002e6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002e72:	e000      	b.n	8002e76 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8002e74:	2302      	movs	r3, #2
  }
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3730      	adds	r7, #48	; 0x30
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e7e:	b480      	push	{r7}
 8002e80:	b083      	sub	sp, #12
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002e86:	bf00      	nop
 8002e88:	370c      	adds	r7, #12
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr

08002e90 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bc80      	pop	{r7}
 8002ea0:	4770      	bx	lr

08002ea2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b083      	sub	sp, #12
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002eaa:	bf00      	nop
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bc80      	pop	{r7}
 8002eb2:	4770      	bx	lr

08002eb4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b09c      	sub	sp, #112	; 0x70
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec0:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0320 	and.w	r3, r3, #32
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d172      	bne.n	8002fb6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002ed0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ed6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	330c      	adds	r3, #12
 8002edc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ede:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ee0:	e853 3f00 	ldrex	r3, [r3]
 8002ee4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002ee6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ee8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002eec:	66bb      	str	r3, [r7, #104]	; 0x68
 8002eee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	330c      	adds	r3, #12
 8002ef4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002ef6:	65ba      	str	r2, [r7, #88]	; 0x58
 8002ef8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002efa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002efc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002efe:	e841 2300 	strex	r3, r2, [r1]
 8002f02:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002f04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1e5      	bne.n	8002ed6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	3314      	adds	r3, #20
 8002f10:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f14:	e853 3f00 	ldrex	r3, [r3]
 8002f18:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002f1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f1c:	f023 0301 	bic.w	r3, r3, #1
 8002f20:	667b      	str	r3, [r7, #100]	; 0x64
 8002f22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	3314      	adds	r3, #20
 8002f28:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002f2a:	647a      	str	r2, [r7, #68]	; 0x44
 8002f2c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f2e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002f30:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f32:	e841 2300 	strex	r3, r2, [r1]
 8002f36:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002f38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1e5      	bne.n	8002f0a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	3314      	adds	r3, #20
 8002f44:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f48:	e853 3f00 	ldrex	r3, [r3]
 8002f4c:	623b      	str	r3, [r7, #32]
   return(result);
 8002f4e:	6a3b      	ldr	r3, [r7, #32]
 8002f50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f54:	663b      	str	r3, [r7, #96]	; 0x60
 8002f56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	3314      	adds	r3, #20
 8002f5c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f5e:	633a      	str	r2, [r7, #48]	; 0x30
 8002f60:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002f64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f66:	e841 2300 	strex	r3, r2, [r1]
 8002f6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002f6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1e5      	bne.n	8002f3e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002f72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f74:	2220      	movs	r2, #32
 8002f76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d119      	bne.n	8002fb6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	330c      	adds	r3, #12
 8002f88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	e853 3f00 	ldrex	r3, [r3]
 8002f90:	60fb      	str	r3, [r7, #12]
   return(result);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f023 0310 	bic.w	r3, r3, #16
 8002f98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002f9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	330c      	adds	r3, #12
 8002fa0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002fa2:	61fa      	str	r2, [r7, #28]
 8002fa4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fa6:	69b9      	ldr	r1, [r7, #24]
 8002fa8:	69fa      	ldr	r2, [r7, #28]
 8002faa:	e841 2300 	strex	r3, r2, [r1]
 8002fae:	617b      	str	r3, [r7, #20]
   return(result);
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d1e5      	bne.n	8002f82 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fb8:	2200      	movs	r2, #0
 8002fba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d106      	bne.n	8002fd2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002fc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fc6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002fc8:	4619      	mov	r1, r3
 8002fca:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002fcc:	f7fd fe04 	bl	8000bd8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002fd0:	e002      	b.n	8002fd8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8002fd2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8002fd4:	f7ff ff53 	bl	8002e7e <HAL_UART_RxCpltCallback>
}
 8002fd8:	bf00      	nop
 8002fda:	3770      	adds	r7, #112	; 0x70
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fec:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d108      	bne.n	800300e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003000:	085b      	lsrs	r3, r3, #1
 8003002:	b29b      	uxth	r3, r3
 8003004:	4619      	mov	r1, r3
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f7fd fde6 	bl	8000bd8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800300c:	e002      	b.n	8003014 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800300e:	68f8      	ldr	r0, [r7, #12]
 8003010:	f7ff ff3e 	bl	8002e90 <HAL_UART_RxHalfCpltCallback>
}
 8003014:	bf00      	nop
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003024:	2300      	movs	r3, #0
 8003026:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003038:	2b00      	cmp	r3, #0
 800303a:	bf14      	ite	ne
 800303c:	2301      	movne	r3, #1
 800303e:	2300      	moveq	r3, #0
 8003040:	b2db      	uxtb	r3, r3
 8003042:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800304a:	b2db      	uxtb	r3, r3
 800304c:	2b21      	cmp	r3, #33	; 0x21
 800304e:	d108      	bne.n	8003062 <UART_DMAError+0x46>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d005      	beq.n	8003062 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	2200      	movs	r2, #0
 800305a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800305c:	68b8      	ldr	r0, [r7, #8]
 800305e:	f000 f92f 	bl	80032c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	695b      	ldr	r3, [r3, #20]
 8003068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800306c:	2b00      	cmp	r3, #0
 800306e:	bf14      	ite	ne
 8003070:	2301      	movne	r3, #1
 8003072:	2300      	moveq	r3, #0
 8003074:	b2db      	uxtb	r3, r3
 8003076:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800307e:	b2db      	uxtb	r3, r3
 8003080:	2b22      	cmp	r3, #34	; 0x22
 8003082:	d108      	bne.n	8003096 <UART_DMAError+0x7a>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d005      	beq.n	8003096 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	2200      	movs	r2, #0
 800308e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003090:	68b8      	ldr	r0, [r7, #8]
 8003092:	f000 f93c 	bl	800330e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309a:	f043 0210 	orr.w	r2, r3, #16
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80030a2:	68b8      	ldr	r0, [r7, #8]
 80030a4:	f7ff fefd 	bl	8002ea2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80030a8:	bf00      	nop
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b090      	sub	sp, #64	; 0x40
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	603b      	str	r3, [r7, #0]
 80030bc:	4613      	mov	r3, r2
 80030be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030c0:	e050      	b.n	8003164 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c8:	d04c      	beq.n	8003164 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80030ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d007      	beq.n	80030e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80030d0:	f7fe fb8c 	bl	80017ec <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030dc:	429a      	cmp	r2, r3
 80030de:	d241      	bcs.n	8003164 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	330c      	adds	r3, #12
 80030e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ea:	e853 3f00 	ldrex	r3, [r3]
 80030ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80030f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80030f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	330c      	adds	r3, #12
 80030fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003100:	637a      	str	r2, [r7, #52]	; 0x34
 8003102:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003104:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003106:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003108:	e841 2300 	strex	r3, r2, [r1]
 800310c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800310e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003110:	2b00      	cmp	r3, #0
 8003112:	d1e5      	bne.n	80030e0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	3314      	adds	r3, #20
 800311a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	e853 3f00 	ldrex	r3, [r3]
 8003122:	613b      	str	r3, [r7, #16]
   return(result);
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	f023 0301 	bic.w	r3, r3, #1
 800312a:	63bb      	str	r3, [r7, #56]	; 0x38
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	3314      	adds	r3, #20
 8003132:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003134:	623a      	str	r2, [r7, #32]
 8003136:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003138:	69f9      	ldr	r1, [r7, #28]
 800313a:	6a3a      	ldr	r2, [r7, #32]
 800313c:	e841 2300 	strex	r3, r2, [r1]
 8003140:	61bb      	str	r3, [r7, #24]
   return(result);
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d1e5      	bne.n	8003114 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2220      	movs	r2, #32
 800314c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2220      	movs	r2, #32
 8003154:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e00f      	b.n	8003184 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	4013      	ands	r3, r2
 800316e:	68ba      	ldr	r2, [r7, #8]
 8003170:	429a      	cmp	r2, r3
 8003172:	bf0c      	ite	eq
 8003174:	2301      	moveq	r3, #1
 8003176:	2300      	movne	r3, #0
 8003178:	b2db      	uxtb	r3, r3
 800317a:	461a      	mov	r2, r3
 800317c:	79fb      	ldrb	r3, [r7, #7]
 800317e:	429a      	cmp	r2, r3
 8003180:	d09f      	beq.n	80030c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	3740      	adds	r7, #64	; 0x40
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b098      	sub	sp, #96	; 0x60
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	4613      	mov	r3, r2
 8003198:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800319a:	68ba      	ldr	r2, [r7, #8]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	88fa      	ldrh	r2, [r7, #6]
 80031a4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2200      	movs	r2, #0
 80031aa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2222      	movs	r2, #34	; 0x22
 80031b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031b8:	4a3e      	ldr	r2, [pc, #248]	; (80032b4 <UART_Start_Receive_DMA+0x128>)
 80031ba:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031c0:	4a3d      	ldr	r2, [pc, #244]	; (80032b8 <UART_Start_Receive_DMA+0x12c>)
 80031c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031c8:	4a3c      	ldr	r2, [pc, #240]	; (80032bc <UART_Start_Receive_DMA+0x130>)
 80031ca:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031d0:	2200      	movs	r2, #0
 80031d2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80031d4:	f107 0308 	add.w	r3, r7, #8
 80031d8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	3304      	adds	r3, #4
 80031e4:	4619      	mov	r1, r3
 80031e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	88fb      	ldrh	r3, [r7, #6]
 80031ec:	f7fe fc94 	bl	8001b18 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80031f0:	2300      	movs	r3, #0
 80031f2:	613b      	str	r3, [r7, #16]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	613b      	str	r3, [r7, #16]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	613b      	str	r3, [r7, #16]
 8003204:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	691b      	ldr	r3, [r3, #16]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d019      	beq.n	8003242 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	330c      	adds	r3, #12
 8003214:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003216:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003218:	e853 3f00 	ldrex	r3, [r3]
 800321c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800321e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003220:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003224:	65bb      	str	r3, [r7, #88]	; 0x58
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	330c      	adds	r3, #12
 800322c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800322e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003230:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003232:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003234:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003236:	e841 2300 	strex	r3, r2, [r1]
 800323a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800323c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1e5      	bne.n	800320e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	3314      	adds	r3, #20
 8003248:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800324a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800324c:	e853 3f00 	ldrex	r3, [r3]
 8003250:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003254:	f043 0301 	orr.w	r3, r3, #1
 8003258:	657b      	str	r3, [r7, #84]	; 0x54
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	3314      	adds	r3, #20
 8003260:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003262:	63ba      	str	r2, [r7, #56]	; 0x38
 8003264:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003266:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003268:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800326a:	e841 2300 	strex	r3, r2, [r1]
 800326e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003272:	2b00      	cmp	r3, #0
 8003274:	d1e5      	bne.n	8003242 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	3314      	adds	r3, #20
 800327c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	e853 3f00 	ldrex	r3, [r3]
 8003284:	617b      	str	r3, [r7, #20]
   return(result);
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800328c:	653b      	str	r3, [r7, #80]	; 0x50
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	3314      	adds	r3, #20
 8003294:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003296:	627a      	str	r2, [r7, #36]	; 0x24
 8003298:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800329a:	6a39      	ldr	r1, [r7, #32]
 800329c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800329e:	e841 2300 	strex	r3, r2, [r1]
 80032a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1e5      	bne.n	8003276 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80032aa:	2300      	movs	r3, #0
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3760      	adds	r7, #96	; 0x60
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	08002eb5 	.word	0x08002eb5
 80032b8:	08002fe1 	.word	0x08002fe1
 80032bc:	0800301d 	.word	0x0800301d

080032c0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b089      	sub	sp, #36	; 0x24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	330c      	adds	r3, #12
 80032ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	e853 3f00 	ldrex	r3, [r3]
 80032d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80032de:	61fb      	str	r3, [r7, #28]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	330c      	adds	r3, #12
 80032e6:	69fa      	ldr	r2, [r7, #28]
 80032e8:	61ba      	str	r2, [r7, #24]
 80032ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032ec:	6979      	ldr	r1, [r7, #20]
 80032ee:	69ba      	ldr	r2, [r7, #24]
 80032f0:	e841 2300 	strex	r3, r2, [r1]
 80032f4:	613b      	str	r3, [r7, #16]
   return(result);
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d1e5      	bne.n	80032c8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2220      	movs	r2, #32
 8003300:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8003304:	bf00      	nop
 8003306:	3724      	adds	r7, #36	; 0x24
 8003308:	46bd      	mov	sp, r7
 800330a:	bc80      	pop	{r7}
 800330c:	4770      	bx	lr

0800330e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800330e:	b480      	push	{r7}
 8003310:	b095      	sub	sp, #84	; 0x54
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	330c      	adds	r3, #12
 800331c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800331e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003320:	e853 3f00 	ldrex	r3, [r3]
 8003324:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003328:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800332c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	330c      	adds	r3, #12
 8003334:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003336:	643a      	str	r2, [r7, #64]	; 0x40
 8003338:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800333a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800333c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800333e:	e841 2300 	strex	r3, r2, [r1]
 8003342:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1e5      	bne.n	8003316 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	3314      	adds	r3, #20
 8003350:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003352:	6a3b      	ldr	r3, [r7, #32]
 8003354:	e853 3f00 	ldrex	r3, [r3]
 8003358:	61fb      	str	r3, [r7, #28]
   return(result);
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	f023 0301 	bic.w	r3, r3, #1
 8003360:	64bb      	str	r3, [r7, #72]	; 0x48
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	3314      	adds	r3, #20
 8003368:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800336a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800336c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800336e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003370:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003372:	e841 2300 	strex	r3, r2, [r1]
 8003376:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1e5      	bne.n	800334a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003382:	2b01      	cmp	r3, #1
 8003384:	d119      	bne.n	80033ba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	330c      	adds	r3, #12
 800338c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	e853 3f00 	ldrex	r3, [r3]
 8003394:	60bb      	str	r3, [r7, #8]
   return(result);
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	f023 0310 	bic.w	r3, r3, #16
 800339c:	647b      	str	r3, [r7, #68]	; 0x44
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	330c      	adds	r3, #12
 80033a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80033a6:	61ba      	str	r2, [r7, #24]
 80033a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033aa:	6979      	ldr	r1, [r7, #20]
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	e841 2300 	strex	r3, r2, [r1]
 80033b2:	613b      	str	r3, [r7, #16]
   return(result);
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1e5      	bne.n	8003386 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2220      	movs	r2, #32
 80033be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80033c8:	bf00      	nop
 80033ca:	3754      	adds	r7, #84	; 0x54
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bc80      	pop	{r7}
 80033d0:	4770      	bx	lr
	...

080033d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	68da      	ldr	r2, [r3, #12]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	430a      	orrs	r2, r1
 80033f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	689a      	ldr	r2, [r3, #8]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	691b      	ldr	r3, [r3, #16]
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	4313      	orrs	r3, r2
 8003402:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800340e:	f023 030c 	bic.w	r3, r3, #12
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	6812      	ldr	r2, [r2, #0]
 8003416:	68b9      	ldr	r1, [r7, #8]
 8003418:	430b      	orrs	r3, r1
 800341a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	695b      	ldr	r3, [r3, #20]
 8003422:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	699a      	ldr	r2, [r3, #24]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a2c      	ldr	r2, [pc, #176]	; (80034e8 <UART_SetConfig+0x114>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d103      	bne.n	8003444 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800343c:	f7ff fa94 	bl	8002968 <HAL_RCC_GetPCLK2Freq>
 8003440:	60f8      	str	r0, [r7, #12]
 8003442:	e002      	b.n	800344a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003444:	f7ff fa7c 	bl	8002940 <HAL_RCC_GetPCLK1Freq>
 8003448:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	4613      	mov	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	4413      	add	r3, r2
 8003452:	009a      	lsls	r2, r3, #2
 8003454:	441a      	add	r2, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003460:	4a22      	ldr	r2, [pc, #136]	; (80034ec <UART_SetConfig+0x118>)
 8003462:	fba2 2303 	umull	r2, r3, r2, r3
 8003466:	095b      	lsrs	r3, r3, #5
 8003468:	0119      	lsls	r1, r3, #4
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	4613      	mov	r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	4413      	add	r3, r2
 8003472:	009a      	lsls	r2, r3, #2
 8003474:	441a      	add	r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003480:	4b1a      	ldr	r3, [pc, #104]	; (80034ec <UART_SetConfig+0x118>)
 8003482:	fba3 0302 	umull	r0, r3, r3, r2
 8003486:	095b      	lsrs	r3, r3, #5
 8003488:	2064      	movs	r0, #100	; 0x64
 800348a:	fb00 f303 	mul.w	r3, r0, r3
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	011b      	lsls	r3, r3, #4
 8003492:	3332      	adds	r3, #50	; 0x32
 8003494:	4a15      	ldr	r2, [pc, #84]	; (80034ec <UART_SetConfig+0x118>)
 8003496:	fba2 2303 	umull	r2, r3, r2, r3
 800349a:	095b      	lsrs	r3, r3, #5
 800349c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034a0:	4419      	add	r1, r3
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	4613      	mov	r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	4413      	add	r3, r2
 80034aa:	009a      	lsls	r2, r3, #2
 80034ac:	441a      	add	r2, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80034b8:	4b0c      	ldr	r3, [pc, #48]	; (80034ec <UART_SetConfig+0x118>)
 80034ba:	fba3 0302 	umull	r0, r3, r3, r2
 80034be:	095b      	lsrs	r3, r3, #5
 80034c0:	2064      	movs	r0, #100	; 0x64
 80034c2:	fb00 f303 	mul.w	r3, r0, r3
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	011b      	lsls	r3, r3, #4
 80034ca:	3332      	adds	r3, #50	; 0x32
 80034cc:	4a07      	ldr	r2, [pc, #28]	; (80034ec <UART_SetConfig+0x118>)
 80034ce:	fba2 2303 	umull	r2, r3, r2, r3
 80034d2:	095b      	lsrs	r3, r3, #5
 80034d4:	f003 020f 	and.w	r2, r3, #15
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	440a      	add	r2, r1
 80034de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80034e0:	bf00      	nop
 80034e2:	3710      	adds	r7, #16
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	40013800 	.word	0x40013800
 80034ec:	51eb851f 	.word	0x51eb851f

080034f0 <__errno>:
 80034f0:	4b01      	ldr	r3, [pc, #4]	; (80034f8 <__errno+0x8>)
 80034f2:	6818      	ldr	r0, [r3, #0]
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	20000014 	.word	0x20000014

080034fc <__libc_init_array>:
 80034fc:	b570      	push	{r4, r5, r6, lr}
 80034fe:	2600      	movs	r6, #0
 8003500:	4d0c      	ldr	r5, [pc, #48]	; (8003534 <__libc_init_array+0x38>)
 8003502:	4c0d      	ldr	r4, [pc, #52]	; (8003538 <__libc_init_array+0x3c>)
 8003504:	1b64      	subs	r4, r4, r5
 8003506:	10a4      	asrs	r4, r4, #2
 8003508:	42a6      	cmp	r6, r4
 800350a:	d109      	bne.n	8003520 <__libc_init_array+0x24>
 800350c:	f005 f894 	bl	8008638 <_init>
 8003510:	2600      	movs	r6, #0
 8003512:	4d0a      	ldr	r5, [pc, #40]	; (800353c <__libc_init_array+0x40>)
 8003514:	4c0a      	ldr	r4, [pc, #40]	; (8003540 <__libc_init_array+0x44>)
 8003516:	1b64      	subs	r4, r4, r5
 8003518:	10a4      	asrs	r4, r4, #2
 800351a:	42a6      	cmp	r6, r4
 800351c:	d105      	bne.n	800352a <__libc_init_array+0x2e>
 800351e:	bd70      	pop	{r4, r5, r6, pc}
 8003520:	f855 3b04 	ldr.w	r3, [r5], #4
 8003524:	4798      	blx	r3
 8003526:	3601      	adds	r6, #1
 8003528:	e7ee      	b.n	8003508 <__libc_init_array+0xc>
 800352a:	f855 3b04 	ldr.w	r3, [r5], #4
 800352e:	4798      	blx	r3
 8003530:	3601      	adds	r6, #1
 8003532:	e7f2      	b.n	800351a <__libc_init_array+0x1e>
 8003534:	080092e4 	.word	0x080092e4
 8003538:	080092e4 	.word	0x080092e4
 800353c:	080092e4 	.word	0x080092e4
 8003540:	080092e8 	.word	0x080092e8

08003544 <memcmp>:
 8003544:	b510      	push	{r4, lr}
 8003546:	3901      	subs	r1, #1
 8003548:	4402      	add	r2, r0
 800354a:	4290      	cmp	r0, r2
 800354c:	d101      	bne.n	8003552 <memcmp+0xe>
 800354e:	2000      	movs	r0, #0
 8003550:	e005      	b.n	800355e <memcmp+0x1a>
 8003552:	7803      	ldrb	r3, [r0, #0]
 8003554:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8003558:	42a3      	cmp	r3, r4
 800355a:	d001      	beq.n	8003560 <memcmp+0x1c>
 800355c:	1b18      	subs	r0, r3, r4
 800355e:	bd10      	pop	{r4, pc}
 8003560:	3001      	adds	r0, #1
 8003562:	e7f2      	b.n	800354a <memcmp+0x6>

08003564 <memset>:
 8003564:	4603      	mov	r3, r0
 8003566:	4402      	add	r2, r0
 8003568:	4293      	cmp	r3, r2
 800356a:	d100      	bne.n	800356e <memset+0xa>
 800356c:	4770      	bx	lr
 800356e:	f803 1b01 	strb.w	r1, [r3], #1
 8003572:	e7f9      	b.n	8003568 <memset+0x4>

08003574 <__cvt>:
 8003574:	2b00      	cmp	r3, #0
 8003576:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800357a:	461f      	mov	r7, r3
 800357c:	bfbb      	ittet	lt
 800357e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003582:	461f      	movlt	r7, r3
 8003584:	2300      	movge	r3, #0
 8003586:	232d      	movlt	r3, #45	; 0x2d
 8003588:	b088      	sub	sp, #32
 800358a:	4614      	mov	r4, r2
 800358c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800358e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003590:	7013      	strb	r3, [r2, #0]
 8003592:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003594:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003598:	f023 0820 	bic.w	r8, r3, #32
 800359c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80035a0:	d005      	beq.n	80035ae <__cvt+0x3a>
 80035a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80035a6:	d100      	bne.n	80035aa <__cvt+0x36>
 80035a8:	3501      	adds	r5, #1
 80035aa:	2302      	movs	r3, #2
 80035ac:	e000      	b.n	80035b0 <__cvt+0x3c>
 80035ae:	2303      	movs	r3, #3
 80035b0:	aa07      	add	r2, sp, #28
 80035b2:	9204      	str	r2, [sp, #16]
 80035b4:	aa06      	add	r2, sp, #24
 80035b6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80035ba:	e9cd 3500 	strd	r3, r5, [sp]
 80035be:	4622      	mov	r2, r4
 80035c0:	463b      	mov	r3, r7
 80035c2:	f001 fe15 	bl	80051f0 <_dtoa_r>
 80035c6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80035ca:	4606      	mov	r6, r0
 80035cc:	d102      	bne.n	80035d4 <__cvt+0x60>
 80035ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80035d0:	07db      	lsls	r3, r3, #31
 80035d2:	d522      	bpl.n	800361a <__cvt+0xa6>
 80035d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80035d8:	eb06 0905 	add.w	r9, r6, r5
 80035dc:	d110      	bne.n	8003600 <__cvt+0x8c>
 80035de:	7833      	ldrb	r3, [r6, #0]
 80035e0:	2b30      	cmp	r3, #48	; 0x30
 80035e2:	d10a      	bne.n	80035fa <__cvt+0x86>
 80035e4:	2200      	movs	r2, #0
 80035e6:	2300      	movs	r3, #0
 80035e8:	4620      	mov	r0, r4
 80035ea:	4639      	mov	r1, r7
 80035ec:	f7fd f9dc 	bl	80009a8 <__aeabi_dcmpeq>
 80035f0:	b918      	cbnz	r0, 80035fa <__cvt+0x86>
 80035f2:	f1c5 0501 	rsb	r5, r5, #1
 80035f6:	f8ca 5000 	str.w	r5, [sl]
 80035fa:	f8da 3000 	ldr.w	r3, [sl]
 80035fe:	4499      	add	r9, r3
 8003600:	2200      	movs	r2, #0
 8003602:	2300      	movs	r3, #0
 8003604:	4620      	mov	r0, r4
 8003606:	4639      	mov	r1, r7
 8003608:	f7fd f9ce 	bl	80009a8 <__aeabi_dcmpeq>
 800360c:	b108      	cbz	r0, 8003612 <__cvt+0x9e>
 800360e:	f8cd 901c 	str.w	r9, [sp, #28]
 8003612:	2230      	movs	r2, #48	; 0x30
 8003614:	9b07      	ldr	r3, [sp, #28]
 8003616:	454b      	cmp	r3, r9
 8003618:	d307      	bcc.n	800362a <__cvt+0xb6>
 800361a:	4630      	mov	r0, r6
 800361c:	9b07      	ldr	r3, [sp, #28]
 800361e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003620:	1b9b      	subs	r3, r3, r6
 8003622:	6013      	str	r3, [r2, #0]
 8003624:	b008      	add	sp, #32
 8003626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800362a:	1c59      	adds	r1, r3, #1
 800362c:	9107      	str	r1, [sp, #28]
 800362e:	701a      	strb	r2, [r3, #0]
 8003630:	e7f0      	b.n	8003614 <__cvt+0xa0>

08003632 <__exponent>:
 8003632:	4603      	mov	r3, r0
 8003634:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003636:	2900      	cmp	r1, #0
 8003638:	f803 2b02 	strb.w	r2, [r3], #2
 800363c:	bfb6      	itet	lt
 800363e:	222d      	movlt	r2, #45	; 0x2d
 8003640:	222b      	movge	r2, #43	; 0x2b
 8003642:	4249      	neglt	r1, r1
 8003644:	2909      	cmp	r1, #9
 8003646:	7042      	strb	r2, [r0, #1]
 8003648:	dd2b      	ble.n	80036a2 <__exponent+0x70>
 800364a:	f10d 0407 	add.w	r4, sp, #7
 800364e:	46a4      	mov	ip, r4
 8003650:	270a      	movs	r7, #10
 8003652:	fb91 f6f7 	sdiv	r6, r1, r7
 8003656:	460a      	mov	r2, r1
 8003658:	46a6      	mov	lr, r4
 800365a:	fb07 1516 	mls	r5, r7, r6, r1
 800365e:	2a63      	cmp	r2, #99	; 0x63
 8003660:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003664:	4631      	mov	r1, r6
 8003666:	f104 34ff 	add.w	r4, r4, #4294967295
 800366a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800366e:	dcf0      	bgt.n	8003652 <__exponent+0x20>
 8003670:	3130      	adds	r1, #48	; 0x30
 8003672:	f1ae 0502 	sub.w	r5, lr, #2
 8003676:	f804 1c01 	strb.w	r1, [r4, #-1]
 800367a:	4629      	mov	r1, r5
 800367c:	1c44      	adds	r4, r0, #1
 800367e:	4561      	cmp	r1, ip
 8003680:	d30a      	bcc.n	8003698 <__exponent+0x66>
 8003682:	f10d 0209 	add.w	r2, sp, #9
 8003686:	eba2 020e 	sub.w	r2, r2, lr
 800368a:	4565      	cmp	r5, ip
 800368c:	bf88      	it	hi
 800368e:	2200      	movhi	r2, #0
 8003690:	4413      	add	r3, r2
 8003692:	1a18      	subs	r0, r3, r0
 8003694:	b003      	add	sp, #12
 8003696:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003698:	f811 2b01 	ldrb.w	r2, [r1], #1
 800369c:	f804 2f01 	strb.w	r2, [r4, #1]!
 80036a0:	e7ed      	b.n	800367e <__exponent+0x4c>
 80036a2:	2330      	movs	r3, #48	; 0x30
 80036a4:	3130      	adds	r1, #48	; 0x30
 80036a6:	7083      	strb	r3, [r0, #2]
 80036a8:	70c1      	strb	r1, [r0, #3]
 80036aa:	1d03      	adds	r3, r0, #4
 80036ac:	e7f1      	b.n	8003692 <__exponent+0x60>
	...

080036b0 <_printf_float>:
 80036b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036b4:	b091      	sub	sp, #68	; 0x44
 80036b6:	460c      	mov	r4, r1
 80036b8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80036bc:	4616      	mov	r6, r2
 80036be:	461f      	mov	r7, r3
 80036c0:	4605      	mov	r5, r0
 80036c2:	f002 fee9 	bl	8006498 <_localeconv_r>
 80036c6:	6803      	ldr	r3, [r0, #0]
 80036c8:	4618      	mov	r0, r3
 80036ca:	9309      	str	r3, [sp, #36]	; 0x24
 80036cc:	f7fc fd40 	bl	8000150 <strlen>
 80036d0:	2300      	movs	r3, #0
 80036d2:	930e      	str	r3, [sp, #56]	; 0x38
 80036d4:	f8d8 3000 	ldr.w	r3, [r8]
 80036d8:	900a      	str	r0, [sp, #40]	; 0x28
 80036da:	3307      	adds	r3, #7
 80036dc:	f023 0307 	bic.w	r3, r3, #7
 80036e0:	f103 0208 	add.w	r2, r3, #8
 80036e4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80036e8:	f8d4 b000 	ldr.w	fp, [r4]
 80036ec:	f8c8 2000 	str.w	r2, [r8]
 80036f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036f4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80036f8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80036fc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003700:	930b      	str	r3, [sp, #44]	; 0x2c
 8003702:	f04f 32ff 	mov.w	r2, #4294967295
 8003706:	4640      	mov	r0, r8
 8003708:	4b9c      	ldr	r3, [pc, #624]	; (800397c <_printf_float+0x2cc>)
 800370a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800370c:	f7fd f97e 	bl	8000a0c <__aeabi_dcmpun>
 8003710:	bb70      	cbnz	r0, 8003770 <_printf_float+0xc0>
 8003712:	f04f 32ff 	mov.w	r2, #4294967295
 8003716:	4640      	mov	r0, r8
 8003718:	4b98      	ldr	r3, [pc, #608]	; (800397c <_printf_float+0x2cc>)
 800371a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800371c:	f7fd f958 	bl	80009d0 <__aeabi_dcmple>
 8003720:	bb30      	cbnz	r0, 8003770 <_printf_float+0xc0>
 8003722:	2200      	movs	r2, #0
 8003724:	2300      	movs	r3, #0
 8003726:	4640      	mov	r0, r8
 8003728:	4651      	mov	r1, sl
 800372a:	f7fd f947 	bl	80009bc <__aeabi_dcmplt>
 800372e:	b110      	cbz	r0, 8003736 <_printf_float+0x86>
 8003730:	232d      	movs	r3, #45	; 0x2d
 8003732:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003736:	4b92      	ldr	r3, [pc, #584]	; (8003980 <_printf_float+0x2d0>)
 8003738:	4892      	ldr	r0, [pc, #584]	; (8003984 <_printf_float+0x2d4>)
 800373a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800373e:	bf94      	ite	ls
 8003740:	4698      	movls	r8, r3
 8003742:	4680      	movhi	r8, r0
 8003744:	2303      	movs	r3, #3
 8003746:	f04f 0a00 	mov.w	sl, #0
 800374a:	6123      	str	r3, [r4, #16]
 800374c:	f02b 0304 	bic.w	r3, fp, #4
 8003750:	6023      	str	r3, [r4, #0]
 8003752:	4633      	mov	r3, r6
 8003754:	4621      	mov	r1, r4
 8003756:	4628      	mov	r0, r5
 8003758:	9700      	str	r7, [sp, #0]
 800375a:	aa0f      	add	r2, sp, #60	; 0x3c
 800375c:	f000 f9d4 	bl	8003b08 <_printf_common>
 8003760:	3001      	adds	r0, #1
 8003762:	f040 8090 	bne.w	8003886 <_printf_float+0x1d6>
 8003766:	f04f 30ff 	mov.w	r0, #4294967295
 800376a:	b011      	add	sp, #68	; 0x44
 800376c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003770:	4642      	mov	r2, r8
 8003772:	4653      	mov	r3, sl
 8003774:	4640      	mov	r0, r8
 8003776:	4651      	mov	r1, sl
 8003778:	f7fd f948 	bl	8000a0c <__aeabi_dcmpun>
 800377c:	b148      	cbz	r0, 8003792 <_printf_float+0xe2>
 800377e:	f1ba 0f00 	cmp.w	sl, #0
 8003782:	bfb8      	it	lt
 8003784:	232d      	movlt	r3, #45	; 0x2d
 8003786:	4880      	ldr	r0, [pc, #512]	; (8003988 <_printf_float+0x2d8>)
 8003788:	bfb8      	it	lt
 800378a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800378e:	4b7f      	ldr	r3, [pc, #508]	; (800398c <_printf_float+0x2dc>)
 8003790:	e7d3      	b.n	800373a <_printf_float+0x8a>
 8003792:	6863      	ldr	r3, [r4, #4]
 8003794:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003798:	1c5a      	adds	r2, r3, #1
 800379a:	d142      	bne.n	8003822 <_printf_float+0x172>
 800379c:	2306      	movs	r3, #6
 800379e:	6063      	str	r3, [r4, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	9206      	str	r2, [sp, #24]
 80037a4:	aa0e      	add	r2, sp, #56	; 0x38
 80037a6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80037aa:	aa0d      	add	r2, sp, #52	; 0x34
 80037ac:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80037b0:	9203      	str	r2, [sp, #12]
 80037b2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80037b6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80037ba:	6023      	str	r3, [r4, #0]
 80037bc:	6863      	ldr	r3, [r4, #4]
 80037be:	4642      	mov	r2, r8
 80037c0:	9300      	str	r3, [sp, #0]
 80037c2:	4628      	mov	r0, r5
 80037c4:	4653      	mov	r3, sl
 80037c6:	910b      	str	r1, [sp, #44]	; 0x2c
 80037c8:	f7ff fed4 	bl	8003574 <__cvt>
 80037cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80037ce:	4680      	mov	r8, r0
 80037d0:	2947      	cmp	r1, #71	; 0x47
 80037d2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80037d4:	d108      	bne.n	80037e8 <_printf_float+0x138>
 80037d6:	1cc8      	adds	r0, r1, #3
 80037d8:	db02      	blt.n	80037e0 <_printf_float+0x130>
 80037da:	6863      	ldr	r3, [r4, #4]
 80037dc:	4299      	cmp	r1, r3
 80037de:	dd40      	ble.n	8003862 <_printf_float+0x1b2>
 80037e0:	f1a9 0902 	sub.w	r9, r9, #2
 80037e4:	fa5f f989 	uxtb.w	r9, r9
 80037e8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80037ec:	d81f      	bhi.n	800382e <_printf_float+0x17e>
 80037ee:	464a      	mov	r2, r9
 80037f0:	3901      	subs	r1, #1
 80037f2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80037f6:	910d      	str	r1, [sp, #52]	; 0x34
 80037f8:	f7ff ff1b 	bl	8003632 <__exponent>
 80037fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80037fe:	4682      	mov	sl, r0
 8003800:	1813      	adds	r3, r2, r0
 8003802:	2a01      	cmp	r2, #1
 8003804:	6123      	str	r3, [r4, #16]
 8003806:	dc02      	bgt.n	800380e <_printf_float+0x15e>
 8003808:	6822      	ldr	r2, [r4, #0]
 800380a:	07d2      	lsls	r2, r2, #31
 800380c:	d501      	bpl.n	8003812 <_printf_float+0x162>
 800380e:	3301      	adds	r3, #1
 8003810:	6123      	str	r3, [r4, #16]
 8003812:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003816:	2b00      	cmp	r3, #0
 8003818:	d09b      	beq.n	8003752 <_printf_float+0xa2>
 800381a:	232d      	movs	r3, #45	; 0x2d
 800381c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003820:	e797      	b.n	8003752 <_printf_float+0xa2>
 8003822:	2947      	cmp	r1, #71	; 0x47
 8003824:	d1bc      	bne.n	80037a0 <_printf_float+0xf0>
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1ba      	bne.n	80037a0 <_printf_float+0xf0>
 800382a:	2301      	movs	r3, #1
 800382c:	e7b7      	b.n	800379e <_printf_float+0xee>
 800382e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003832:	d118      	bne.n	8003866 <_printf_float+0x1b6>
 8003834:	2900      	cmp	r1, #0
 8003836:	6863      	ldr	r3, [r4, #4]
 8003838:	dd0b      	ble.n	8003852 <_printf_float+0x1a2>
 800383a:	6121      	str	r1, [r4, #16]
 800383c:	b913      	cbnz	r3, 8003844 <_printf_float+0x194>
 800383e:	6822      	ldr	r2, [r4, #0]
 8003840:	07d0      	lsls	r0, r2, #31
 8003842:	d502      	bpl.n	800384a <_printf_float+0x19a>
 8003844:	3301      	adds	r3, #1
 8003846:	440b      	add	r3, r1
 8003848:	6123      	str	r3, [r4, #16]
 800384a:	f04f 0a00 	mov.w	sl, #0
 800384e:	65a1      	str	r1, [r4, #88]	; 0x58
 8003850:	e7df      	b.n	8003812 <_printf_float+0x162>
 8003852:	b913      	cbnz	r3, 800385a <_printf_float+0x1aa>
 8003854:	6822      	ldr	r2, [r4, #0]
 8003856:	07d2      	lsls	r2, r2, #31
 8003858:	d501      	bpl.n	800385e <_printf_float+0x1ae>
 800385a:	3302      	adds	r3, #2
 800385c:	e7f4      	b.n	8003848 <_printf_float+0x198>
 800385e:	2301      	movs	r3, #1
 8003860:	e7f2      	b.n	8003848 <_printf_float+0x198>
 8003862:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003866:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003868:	4299      	cmp	r1, r3
 800386a:	db05      	blt.n	8003878 <_printf_float+0x1c8>
 800386c:	6823      	ldr	r3, [r4, #0]
 800386e:	6121      	str	r1, [r4, #16]
 8003870:	07d8      	lsls	r0, r3, #31
 8003872:	d5ea      	bpl.n	800384a <_printf_float+0x19a>
 8003874:	1c4b      	adds	r3, r1, #1
 8003876:	e7e7      	b.n	8003848 <_printf_float+0x198>
 8003878:	2900      	cmp	r1, #0
 800387a:	bfcc      	ite	gt
 800387c:	2201      	movgt	r2, #1
 800387e:	f1c1 0202 	rsble	r2, r1, #2
 8003882:	4413      	add	r3, r2
 8003884:	e7e0      	b.n	8003848 <_printf_float+0x198>
 8003886:	6823      	ldr	r3, [r4, #0]
 8003888:	055a      	lsls	r2, r3, #21
 800388a:	d407      	bmi.n	800389c <_printf_float+0x1ec>
 800388c:	6923      	ldr	r3, [r4, #16]
 800388e:	4642      	mov	r2, r8
 8003890:	4631      	mov	r1, r6
 8003892:	4628      	mov	r0, r5
 8003894:	47b8      	blx	r7
 8003896:	3001      	adds	r0, #1
 8003898:	d12b      	bne.n	80038f2 <_printf_float+0x242>
 800389a:	e764      	b.n	8003766 <_printf_float+0xb6>
 800389c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80038a0:	f240 80dd 	bls.w	8003a5e <_printf_float+0x3ae>
 80038a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80038a8:	2200      	movs	r2, #0
 80038aa:	2300      	movs	r3, #0
 80038ac:	f7fd f87c 	bl	80009a8 <__aeabi_dcmpeq>
 80038b0:	2800      	cmp	r0, #0
 80038b2:	d033      	beq.n	800391c <_printf_float+0x26c>
 80038b4:	2301      	movs	r3, #1
 80038b6:	4631      	mov	r1, r6
 80038b8:	4628      	mov	r0, r5
 80038ba:	4a35      	ldr	r2, [pc, #212]	; (8003990 <_printf_float+0x2e0>)
 80038bc:	47b8      	blx	r7
 80038be:	3001      	adds	r0, #1
 80038c0:	f43f af51 	beq.w	8003766 <_printf_float+0xb6>
 80038c4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80038c8:	429a      	cmp	r2, r3
 80038ca:	db02      	blt.n	80038d2 <_printf_float+0x222>
 80038cc:	6823      	ldr	r3, [r4, #0]
 80038ce:	07d8      	lsls	r0, r3, #31
 80038d0:	d50f      	bpl.n	80038f2 <_printf_float+0x242>
 80038d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80038d6:	4631      	mov	r1, r6
 80038d8:	4628      	mov	r0, r5
 80038da:	47b8      	blx	r7
 80038dc:	3001      	adds	r0, #1
 80038de:	f43f af42 	beq.w	8003766 <_printf_float+0xb6>
 80038e2:	f04f 0800 	mov.w	r8, #0
 80038e6:	f104 091a 	add.w	r9, r4, #26
 80038ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80038ec:	3b01      	subs	r3, #1
 80038ee:	4543      	cmp	r3, r8
 80038f0:	dc09      	bgt.n	8003906 <_printf_float+0x256>
 80038f2:	6823      	ldr	r3, [r4, #0]
 80038f4:	079b      	lsls	r3, r3, #30
 80038f6:	f100 8102 	bmi.w	8003afe <_printf_float+0x44e>
 80038fa:	68e0      	ldr	r0, [r4, #12]
 80038fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80038fe:	4298      	cmp	r0, r3
 8003900:	bfb8      	it	lt
 8003902:	4618      	movlt	r0, r3
 8003904:	e731      	b.n	800376a <_printf_float+0xba>
 8003906:	2301      	movs	r3, #1
 8003908:	464a      	mov	r2, r9
 800390a:	4631      	mov	r1, r6
 800390c:	4628      	mov	r0, r5
 800390e:	47b8      	blx	r7
 8003910:	3001      	adds	r0, #1
 8003912:	f43f af28 	beq.w	8003766 <_printf_float+0xb6>
 8003916:	f108 0801 	add.w	r8, r8, #1
 800391a:	e7e6      	b.n	80038ea <_printf_float+0x23a>
 800391c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800391e:	2b00      	cmp	r3, #0
 8003920:	dc38      	bgt.n	8003994 <_printf_float+0x2e4>
 8003922:	2301      	movs	r3, #1
 8003924:	4631      	mov	r1, r6
 8003926:	4628      	mov	r0, r5
 8003928:	4a19      	ldr	r2, [pc, #100]	; (8003990 <_printf_float+0x2e0>)
 800392a:	47b8      	blx	r7
 800392c:	3001      	adds	r0, #1
 800392e:	f43f af1a 	beq.w	8003766 <_printf_float+0xb6>
 8003932:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003936:	4313      	orrs	r3, r2
 8003938:	d102      	bne.n	8003940 <_printf_float+0x290>
 800393a:	6823      	ldr	r3, [r4, #0]
 800393c:	07d9      	lsls	r1, r3, #31
 800393e:	d5d8      	bpl.n	80038f2 <_printf_float+0x242>
 8003940:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003944:	4631      	mov	r1, r6
 8003946:	4628      	mov	r0, r5
 8003948:	47b8      	blx	r7
 800394a:	3001      	adds	r0, #1
 800394c:	f43f af0b 	beq.w	8003766 <_printf_float+0xb6>
 8003950:	f04f 0900 	mov.w	r9, #0
 8003954:	f104 0a1a 	add.w	sl, r4, #26
 8003958:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800395a:	425b      	negs	r3, r3
 800395c:	454b      	cmp	r3, r9
 800395e:	dc01      	bgt.n	8003964 <_printf_float+0x2b4>
 8003960:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003962:	e794      	b.n	800388e <_printf_float+0x1de>
 8003964:	2301      	movs	r3, #1
 8003966:	4652      	mov	r2, sl
 8003968:	4631      	mov	r1, r6
 800396a:	4628      	mov	r0, r5
 800396c:	47b8      	blx	r7
 800396e:	3001      	adds	r0, #1
 8003970:	f43f aef9 	beq.w	8003766 <_printf_float+0xb6>
 8003974:	f109 0901 	add.w	r9, r9, #1
 8003978:	e7ee      	b.n	8003958 <_printf_float+0x2a8>
 800397a:	bf00      	nop
 800397c:	7fefffff 	.word	0x7fefffff
 8003980:	08008e2c 	.word	0x08008e2c
 8003984:	08008e30 	.word	0x08008e30
 8003988:	08008e38 	.word	0x08008e38
 800398c:	08008e34 	.word	0x08008e34
 8003990:	08009231 	.word	0x08009231
 8003994:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003996:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003998:	429a      	cmp	r2, r3
 800399a:	bfa8      	it	ge
 800399c:	461a      	movge	r2, r3
 800399e:	2a00      	cmp	r2, #0
 80039a0:	4691      	mov	r9, r2
 80039a2:	dc37      	bgt.n	8003a14 <_printf_float+0x364>
 80039a4:	f04f 0b00 	mov.w	fp, #0
 80039a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80039ac:	f104 021a 	add.w	r2, r4, #26
 80039b0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80039b4:	ebaa 0309 	sub.w	r3, sl, r9
 80039b8:	455b      	cmp	r3, fp
 80039ba:	dc33      	bgt.n	8003a24 <_printf_float+0x374>
 80039bc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80039c0:	429a      	cmp	r2, r3
 80039c2:	db3b      	blt.n	8003a3c <_printf_float+0x38c>
 80039c4:	6823      	ldr	r3, [r4, #0]
 80039c6:	07da      	lsls	r2, r3, #31
 80039c8:	d438      	bmi.n	8003a3c <_printf_float+0x38c>
 80039ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80039cc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80039ce:	eba3 020a 	sub.w	r2, r3, sl
 80039d2:	eba3 0901 	sub.w	r9, r3, r1
 80039d6:	4591      	cmp	r9, r2
 80039d8:	bfa8      	it	ge
 80039da:	4691      	movge	r9, r2
 80039dc:	f1b9 0f00 	cmp.w	r9, #0
 80039e0:	dc34      	bgt.n	8003a4c <_printf_float+0x39c>
 80039e2:	f04f 0800 	mov.w	r8, #0
 80039e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80039ea:	f104 0a1a 	add.w	sl, r4, #26
 80039ee:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80039f2:	1a9b      	subs	r3, r3, r2
 80039f4:	eba3 0309 	sub.w	r3, r3, r9
 80039f8:	4543      	cmp	r3, r8
 80039fa:	f77f af7a 	ble.w	80038f2 <_printf_float+0x242>
 80039fe:	2301      	movs	r3, #1
 8003a00:	4652      	mov	r2, sl
 8003a02:	4631      	mov	r1, r6
 8003a04:	4628      	mov	r0, r5
 8003a06:	47b8      	blx	r7
 8003a08:	3001      	adds	r0, #1
 8003a0a:	f43f aeac 	beq.w	8003766 <_printf_float+0xb6>
 8003a0e:	f108 0801 	add.w	r8, r8, #1
 8003a12:	e7ec      	b.n	80039ee <_printf_float+0x33e>
 8003a14:	4613      	mov	r3, r2
 8003a16:	4631      	mov	r1, r6
 8003a18:	4642      	mov	r2, r8
 8003a1a:	4628      	mov	r0, r5
 8003a1c:	47b8      	blx	r7
 8003a1e:	3001      	adds	r0, #1
 8003a20:	d1c0      	bne.n	80039a4 <_printf_float+0x2f4>
 8003a22:	e6a0      	b.n	8003766 <_printf_float+0xb6>
 8003a24:	2301      	movs	r3, #1
 8003a26:	4631      	mov	r1, r6
 8003a28:	4628      	mov	r0, r5
 8003a2a:	920b      	str	r2, [sp, #44]	; 0x2c
 8003a2c:	47b8      	blx	r7
 8003a2e:	3001      	adds	r0, #1
 8003a30:	f43f ae99 	beq.w	8003766 <_printf_float+0xb6>
 8003a34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003a36:	f10b 0b01 	add.w	fp, fp, #1
 8003a3a:	e7b9      	b.n	80039b0 <_printf_float+0x300>
 8003a3c:	4631      	mov	r1, r6
 8003a3e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a42:	4628      	mov	r0, r5
 8003a44:	47b8      	blx	r7
 8003a46:	3001      	adds	r0, #1
 8003a48:	d1bf      	bne.n	80039ca <_printf_float+0x31a>
 8003a4a:	e68c      	b.n	8003766 <_printf_float+0xb6>
 8003a4c:	464b      	mov	r3, r9
 8003a4e:	4631      	mov	r1, r6
 8003a50:	4628      	mov	r0, r5
 8003a52:	eb08 020a 	add.w	r2, r8, sl
 8003a56:	47b8      	blx	r7
 8003a58:	3001      	adds	r0, #1
 8003a5a:	d1c2      	bne.n	80039e2 <_printf_float+0x332>
 8003a5c:	e683      	b.n	8003766 <_printf_float+0xb6>
 8003a5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a60:	2a01      	cmp	r2, #1
 8003a62:	dc01      	bgt.n	8003a68 <_printf_float+0x3b8>
 8003a64:	07db      	lsls	r3, r3, #31
 8003a66:	d537      	bpl.n	8003ad8 <_printf_float+0x428>
 8003a68:	2301      	movs	r3, #1
 8003a6a:	4642      	mov	r2, r8
 8003a6c:	4631      	mov	r1, r6
 8003a6e:	4628      	mov	r0, r5
 8003a70:	47b8      	blx	r7
 8003a72:	3001      	adds	r0, #1
 8003a74:	f43f ae77 	beq.w	8003766 <_printf_float+0xb6>
 8003a78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a7c:	4631      	mov	r1, r6
 8003a7e:	4628      	mov	r0, r5
 8003a80:	47b8      	blx	r7
 8003a82:	3001      	adds	r0, #1
 8003a84:	f43f ae6f 	beq.w	8003766 <_printf_float+0xb6>
 8003a88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	2300      	movs	r3, #0
 8003a90:	f7fc ff8a 	bl	80009a8 <__aeabi_dcmpeq>
 8003a94:	b9d8      	cbnz	r0, 8003ace <_printf_float+0x41e>
 8003a96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a98:	f108 0201 	add.w	r2, r8, #1
 8003a9c:	3b01      	subs	r3, #1
 8003a9e:	4631      	mov	r1, r6
 8003aa0:	4628      	mov	r0, r5
 8003aa2:	47b8      	blx	r7
 8003aa4:	3001      	adds	r0, #1
 8003aa6:	d10e      	bne.n	8003ac6 <_printf_float+0x416>
 8003aa8:	e65d      	b.n	8003766 <_printf_float+0xb6>
 8003aaa:	2301      	movs	r3, #1
 8003aac:	464a      	mov	r2, r9
 8003aae:	4631      	mov	r1, r6
 8003ab0:	4628      	mov	r0, r5
 8003ab2:	47b8      	blx	r7
 8003ab4:	3001      	adds	r0, #1
 8003ab6:	f43f ae56 	beq.w	8003766 <_printf_float+0xb6>
 8003aba:	f108 0801 	add.w	r8, r8, #1
 8003abe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	4543      	cmp	r3, r8
 8003ac4:	dcf1      	bgt.n	8003aaa <_printf_float+0x3fa>
 8003ac6:	4653      	mov	r3, sl
 8003ac8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003acc:	e6e0      	b.n	8003890 <_printf_float+0x1e0>
 8003ace:	f04f 0800 	mov.w	r8, #0
 8003ad2:	f104 091a 	add.w	r9, r4, #26
 8003ad6:	e7f2      	b.n	8003abe <_printf_float+0x40e>
 8003ad8:	2301      	movs	r3, #1
 8003ada:	4642      	mov	r2, r8
 8003adc:	e7df      	b.n	8003a9e <_printf_float+0x3ee>
 8003ade:	2301      	movs	r3, #1
 8003ae0:	464a      	mov	r2, r9
 8003ae2:	4631      	mov	r1, r6
 8003ae4:	4628      	mov	r0, r5
 8003ae6:	47b8      	blx	r7
 8003ae8:	3001      	adds	r0, #1
 8003aea:	f43f ae3c 	beq.w	8003766 <_printf_float+0xb6>
 8003aee:	f108 0801 	add.w	r8, r8, #1
 8003af2:	68e3      	ldr	r3, [r4, #12]
 8003af4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003af6:	1a5b      	subs	r3, r3, r1
 8003af8:	4543      	cmp	r3, r8
 8003afa:	dcf0      	bgt.n	8003ade <_printf_float+0x42e>
 8003afc:	e6fd      	b.n	80038fa <_printf_float+0x24a>
 8003afe:	f04f 0800 	mov.w	r8, #0
 8003b02:	f104 0919 	add.w	r9, r4, #25
 8003b06:	e7f4      	b.n	8003af2 <_printf_float+0x442>

08003b08 <_printf_common>:
 8003b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b0c:	4616      	mov	r6, r2
 8003b0e:	4699      	mov	r9, r3
 8003b10:	688a      	ldr	r2, [r1, #8]
 8003b12:	690b      	ldr	r3, [r1, #16]
 8003b14:	4607      	mov	r7, r0
 8003b16:	4293      	cmp	r3, r2
 8003b18:	bfb8      	it	lt
 8003b1a:	4613      	movlt	r3, r2
 8003b1c:	6033      	str	r3, [r6, #0]
 8003b1e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b22:	460c      	mov	r4, r1
 8003b24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b28:	b10a      	cbz	r2, 8003b2e <_printf_common+0x26>
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	6033      	str	r3, [r6, #0]
 8003b2e:	6823      	ldr	r3, [r4, #0]
 8003b30:	0699      	lsls	r1, r3, #26
 8003b32:	bf42      	ittt	mi
 8003b34:	6833      	ldrmi	r3, [r6, #0]
 8003b36:	3302      	addmi	r3, #2
 8003b38:	6033      	strmi	r3, [r6, #0]
 8003b3a:	6825      	ldr	r5, [r4, #0]
 8003b3c:	f015 0506 	ands.w	r5, r5, #6
 8003b40:	d106      	bne.n	8003b50 <_printf_common+0x48>
 8003b42:	f104 0a19 	add.w	sl, r4, #25
 8003b46:	68e3      	ldr	r3, [r4, #12]
 8003b48:	6832      	ldr	r2, [r6, #0]
 8003b4a:	1a9b      	subs	r3, r3, r2
 8003b4c:	42ab      	cmp	r3, r5
 8003b4e:	dc28      	bgt.n	8003ba2 <_printf_common+0x9a>
 8003b50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003b54:	1e13      	subs	r3, r2, #0
 8003b56:	6822      	ldr	r2, [r4, #0]
 8003b58:	bf18      	it	ne
 8003b5a:	2301      	movne	r3, #1
 8003b5c:	0692      	lsls	r2, r2, #26
 8003b5e:	d42d      	bmi.n	8003bbc <_printf_common+0xb4>
 8003b60:	4649      	mov	r1, r9
 8003b62:	4638      	mov	r0, r7
 8003b64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b68:	47c0      	blx	r8
 8003b6a:	3001      	adds	r0, #1
 8003b6c:	d020      	beq.n	8003bb0 <_printf_common+0xa8>
 8003b6e:	6823      	ldr	r3, [r4, #0]
 8003b70:	68e5      	ldr	r5, [r4, #12]
 8003b72:	f003 0306 	and.w	r3, r3, #6
 8003b76:	2b04      	cmp	r3, #4
 8003b78:	bf18      	it	ne
 8003b7a:	2500      	movne	r5, #0
 8003b7c:	6832      	ldr	r2, [r6, #0]
 8003b7e:	f04f 0600 	mov.w	r6, #0
 8003b82:	68a3      	ldr	r3, [r4, #8]
 8003b84:	bf08      	it	eq
 8003b86:	1aad      	subeq	r5, r5, r2
 8003b88:	6922      	ldr	r2, [r4, #16]
 8003b8a:	bf08      	it	eq
 8003b8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b90:	4293      	cmp	r3, r2
 8003b92:	bfc4      	itt	gt
 8003b94:	1a9b      	subgt	r3, r3, r2
 8003b96:	18ed      	addgt	r5, r5, r3
 8003b98:	341a      	adds	r4, #26
 8003b9a:	42b5      	cmp	r5, r6
 8003b9c:	d11a      	bne.n	8003bd4 <_printf_common+0xcc>
 8003b9e:	2000      	movs	r0, #0
 8003ba0:	e008      	b.n	8003bb4 <_printf_common+0xac>
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	4652      	mov	r2, sl
 8003ba6:	4649      	mov	r1, r9
 8003ba8:	4638      	mov	r0, r7
 8003baa:	47c0      	blx	r8
 8003bac:	3001      	adds	r0, #1
 8003bae:	d103      	bne.n	8003bb8 <_printf_common+0xb0>
 8003bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bb8:	3501      	adds	r5, #1
 8003bba:	e7c4      	b.n	8003b46 <_printf_common+0x3e>
 8003bbc:	2030      	movs	r0, #48	; 0x30
 8003bbe:	18e1      	adds	r1, r4, r3
 8003bc0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003bc4:	1c5a      	adds	r2, r3, #1
 8003bc6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003bca:	4422      	add	r2, r4
 8003bcc:	3302      	adds	r3, #2
 8003bce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003bd2:	e7c5      	b.n	8003b60 <_printf_common+0x58>
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	4622      	mov	r2, r4
 8003bd8:	4649      	mov	r1, r9
 8003bda:	4638      	mov	r0, r7
 8003bdc:	47c0      	blx	r8
 8003bde:	3001      	adds	r0, #1
 8003be0:	d0e6      	beq.n	8003bb0 <_printf_common+0xa8>
 8003be2:	3601      	adds	r6, #1
 8003be4:	e7d9      	b.n	8003b9a <_printf_common+0x92>
	...

08003be8 <_printf_i>:
 8003be8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bec:	7e0f      	ldrb	r7, [r1, #24]
 8003bee:	4691      	mov	r9, r2
 8003bf0:	2f78      	cmp	r7, #120	; 0x78
 8003bf2:	4680      	mov	r8, r0
 8003bf4:	460c      	mov	r4, r1
 8003bf6:	469a      	mov	sl, r3
 8003bf8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003bfa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003bfe:	d807      	bhi.n	8003c10 <_printf_i+0x28>
 8003c00:	2f62      	cmp	r7, #98	; 0x62
 8003c02:	d80a      	bhi.n	8003c1a <_printf_i+0x32>
 8003c04:	2f00      	cmp	r7, #0
 8003c06:	f000 80d9 	beq.w	8003dbc <_printf_i+0x1d4>
 8003c0a:	2f58      	cmp	r7, #88	; 0x58
 8003c0c:	f000 80a4 	beq.w	8003d58 <_printf_i+0x170>
 8003c10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003c18:	e03a      	b.n	8003c90 <_printf_i+0xa8>
 8003c1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003c1e:	2b15      	cmp	r3, #21
 8003c20:	d8f6      	bhi.n	8003c10 <_printf_i+0x28>
 8003c22:	a101      	add	r1, pc, #4	; (adr r1, 8003c28 <_printf_i+0x40>)
 8003c24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c28:	08003c81 	.word	0x08003c81
 8003c2c:	08003c95 	.word	0x08003c95
 8003c30:	08003c11 	.word	0x08003c11
 8003c34:	08003c11 	.word	0x08003c11
 8003c38:	08003c11 	.word	0x08003c11
 8003c3c:	08003c11 	.word	0x08003c11
 8003c40:	08003c95 	.word	0x08003c95
 8003c44:	08003c11 	.word	0x08003c11
 8003c48:	08003c11 	.word	0x08003c11
 8003c4c:	08003c11 	.word	0x08003c11
 8003c50:	08003c11 	.word	0x08003c11
 8003c54:	08003da3 	.word	0x08003da3
 8003c58:	08003cc5 	.word	0x08003cc5
 8003c5c:	08003d85 	.word	0x08003d85
 8003c60:	08003c11 	.word	0x08003c11
 8003c64:	08003c11 	.word	0x08003c11
 8003c68:	08003dc5 	.word	0x08003dc5
 8003c6c:	08003c11 	.word	0x08003c11
 8003c70:	08003cc5 	.word	0x08003cc5
 8003c74:	08003c11 	.word	0x08003c11
 8003c78:	08003c11 	.word	0x08003c11
 8003c7c:	08003d8d 	.word	0x08003d8d
 8003c80:	682b      	ldr	r3, [r5, #0]
 8003c82:	1d1a      	adds	r2, r3, #4
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	602a      	str	r2, [r5, #0]
 8003c88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c90:	2301      	movs	r3, #1
 8003c92:	e0a4      	b.n	8003dde <_printf_i+0x1f6>
 8003c94:	6820      	ldr	r0, [r4, #0]
 8003c96:	6829      	ldr	r1, [r5, #0]
 8003c98:	0606      	lsls	r6, r0, #24
 8003c9a:	f101 0304 	add.w	r3, r1, #4
 8003c9e:	d50a      	bpl.n	8003cb6 <_printf_i+0xce>
 8003ca0:	680e      	ldr	r6, [r1, #0]
 8003ca2:	602b      	str	r3, [r5, #0]
 8003ca4:	2e00      	cmp	r6, #0
 8003ca6:	da03      	bge.n	8003cb0 <_printf_i+0xc8>
 8003ca8:	232d      	movs	r3, #45	; 0x2d
 8003caa:	4276      	negs	r6, r6
 8003cac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cb0:	230a      	movs	r3, #10
 8003cb2:	485e      	ldr	r0, [pc, #376]	; (8003e2c <_printf_i+0x244>)
 8003cb4:	e019      	b.n	8003cea <_printf_i+0x102>
 8003cb6:	680e      	ldr	r6, [r1, #0]
 8003cb8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003cbc:	602b      	str	r3, [r5, #0]
 8003cbe:	bf18      	it	ne
 8003cc0:	b236      	sxthne	r6, r6
 8003cc2:	e7ef      	b.n	8003ca4 <_printf_i+0xbc>
 8003cc4:	682b      	ldr	r3, [r5, #0]
 8003cc6:	6820      	ldr	r0, [r4, #0]
 8003cc8:	1d19      	adds	r1, r3, #4
 8003cca:	6029      	str	r1, [r5, #0]
 8003ccc:	0601      	lsls	r1, r0, #24
 8003cce:	d501      	bpl.n	8003cd4 <_printf_i+0xec>
 8003cd0:	681e      	ldr	r6, [r3, #0]
 8003cd2:	e002      	b.n	8003cda <_printf_i+0xf2>
 8003cd4:	0646      	lsls	r6, r0, #25
 8003cd6:	d5fb      	bpl.n	8003cd0 <_printf_i+0xe8>
 8003cd8:	881e      	ldrh	r6, [r3, #0]
 8003cda:	2f6f      	cmp	r7, #111	; 0x6f
 8003cdc:	bf0c      	ite	eq
 8003cde:	2308      	moveq	r3, #8
 8003ce0:	230a      	movne	r3, #10
 8003ce2:	4852      	ldr	r0, [pc, #328]	; (8003e2c <_printf_i+0x244>)
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003cea:	6865      	ldr	r5, [r4, #4]
 8003cec:	2d00      	cmp	r5, #0
 8003cee:	bfa8      	it	ge
 8003cf0:	6821      	ldrge	r1, [r4, #0]
 8003cf2:	60a5      	str	r5, [r4, #8]
 8003cf4:	bfa4      	itt	ge
 8003cf6:	f021 0104 	bicge.w	r1, r1, #4
 8003cfa:	6021      	strge	r1, [r4, #0]
 8003cfc:	b90e      	cbnz	r6, 8003d02 <_printf_i+0x11a>
 8003cfe:	2d00      	cmp	r5, #0
 8003d00:	d04d      	beq.n	8003d9e <_printf_i+0x1b6>
 8003d02:	4615      	mov	r5, r2
 8003d04:	fbb6 f1f3 	udiv	r1, r6, r3
 8003d08:	fb03 6711 	mls	r7, r3, r1, r6
 8003d0c:	5dc7      	ldrb	r7, [r0, r7]
 8003d0e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003d12:	4637      	mov	r7, r6
 8003d14:	42bb      	cmp	r3, r7
 8003d16:	460e      	mov	r6, r1
 8003d18:	d9f4      	bls.n	8003d04 <_printf_i+0x11c>
 8003d1a:	2b08      	cmp	r3, #8
 8003d1c:	d10b      	bne.n	8003d36 <_printf_i+0x14e>
 8003d1e:	6823      	ldr	r3, [r4, #0]
 8003d20:	07de      	lsls	r6, r3, #31
 8003d22:	d508      	bpl.n	8003d36 <_printf_i+0x14e>
 8003d24:	6923      	ldr	r3, [r4, #16]
 8003d26:	6861      	ldr	r1, [r4, #4]
 8003d28:	4299      	cmp	r1, r3
 8003d2a:	bfde      	ittt	le
 8003d2c:	2330      	movle	r3, #48	; 0x30
 8003d2e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003d32:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003d36:	1b52      	subs	r2, r2, r5
 8003d38:	6122      	str	r2, [r4, #16]
 8003d3a:	464b      	mov	r3, r9
 8003d3c:	4621      	mov	r1, r4
 8003d3e:	4640      	mov	r0, r8
 8003d40:	f8cd a000 	str.w	sl, [sp]
 8003d44:	aa03      	add	r2, sp, #12
 8003d46:	f7ff fedf 	bl	8003b08 <_printf_common>
 8003d4a:	3001      	adds	r0, #1
 8003d4c:	d14c      	bne.n	8003de8 <_printf_i+0x200>
 8003d4e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d52:	b004      	add	sp, #16
 8003d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d58:	4834      	ldr	r0, [pc, #208]	; (8003e2c <_printf_i+0x244>)
 8003d5a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003d5e:	6829      	ldr	r1, [r5, #0]
 8003d60:	6823      	ldr	r3, [r4, #0]
 8003d62:	f851 6b04 	ldr.w	r6, [r1], #4
 8003d66:	6029      	str	r1, [r5, #0]
 8003d68:	061d      	lsls	r5, r3, #24
 8003d6a:	d514      	bpl.n	8003d96 <_printf_i+0x1ae>
 8003d6c:	07df      	lsls	r7, r3, #31
 8003d6e:	bf44      	itt	mi
 8003d70:	f043 0320 	orrmi.w	r3, r3, #32
 8003d74:	6023      	strmi	r3, [r4, #0]
 8003d76:	b91e      	cbnz	r6, 8003d80 <_printf_i+0x198>
 8003d78:	6823      	ldr	r3, [r4, #0]
 8003d7a:	f023 0320 	bic.w	r3, r3, #32
 8003d7e:	6023      	str	r3, [r4, #0]
 8003d80:	2310      	movs	r3, #16
 8003d82:	e7af      	b.n	8003ce4 <_printf_i+0xfc>
 8003d84:	6823      	ldr	r3, [r4, #0]
 8003d86:	f043 0320 	orr.w	r3, r3, #32
 8003d8a:	6023      	str	r3, [r4, #0]
 8003d8c:	2378      	movs	r3, #120	; 0x78
 8003d8e:	4828      	ldr	r0, [pc, #160]	; (8003e30 <_printf_i+0x248>)
 8003d90:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d94:	e7e3      	b.n	8003d5e <_printf_i+0x176>
 8003d96:	0659      	lsls	r1, r3, #25
 8003d98:	bf48      	it	mi
 8003d9a:	b2b6      	uxthmi	r6, r6
 8003d9c:	e7e6      	b.n	8003d6c <_printf_i+0x184>
 8003d9e:	4615      	mov	r5, r2
 8003da0:	e7bb      	b.n	8003d1a <_printf_i+0x132>
 8003da2:	682b      	ldr	r3, [r5, #0]
 8003da4:	6826      	ldr	r6, [r4, #0]
 8003da6:	1d18      	adds	r0, r3, #4
 8003da8:	6961      	ldr	r1, [r4, #20]
 8003daa:	6028      	str	r0, [r5, #0]
 8003dac:	0635      	lsls	r5, r6, #24
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	d501      	bpl.n	8003db6 <_printf_i+0x1ce>
 8003db2:	6019      	str	r1, [r3, #0]
 8003db4:	e002      	b.n	8003dbc <_printf_i+0x1d4>
 8003db6:	0670      	lsls	r0, r6, #25
 8003db8:	d5fb      	bpl.n	8003db2 <_printf_i+0x1ca>
 8003dba:	8019      	strh	r1, [r3, #0]
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	4615      	mov	r5, r2
 8003dc0:	6123      	str	r3, [r4, #16]
 8003dc2:	e7ba      	b.n	8003d3a <_printf_i+0x152>
 8003dc4:	682b      	ldr	r3, [r5, #0]
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	1d1a      	adds	r2, r3, #4
 8003dca:	602a      	str	r2, [r5, #0]
 8003dcc:	681d      	ldr	r5, [r3, #0]
 8003dce:	6862      	ldr	r2, [r4, #4]
 8003dd0:	4628      	mov	r0, r5
 8003dd2:	f002 fb91 	bl	80064f8 <memchr>
 8003dd6:	b108      	cbz	r0, 8003ddc <_printf_i+0x1f4>
 8003dd8:	1b40      	subs	r0, r0, r5
 8003dda:	6060      	str	r0, [r4, #4]
 8003ddc:	6863      	ldr	r3, [r4, #4]
 8003dde:	6123      	str	r3, [r4, #16]
 8003de0:	2300      	movs	r3, #0
 8003de2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003de6:	e7a8      	b.n	8003d3a <_printf_i+0x152>
 8003de8:	462a      	mov	r2, r5
 8003dea:	4649      	mov	r1, r9
 8003dec:	4640      	mov	r0, r8
 8003dee:	6923      	ldr	r3, [r4, #16]
 8003df0:	47d0      	blx	sl
 8003df2:	3001      	adds	r0, #1
 8003df4:	d0ab      	beq.n	8003d4e <_printf_i+0x166>
 8003df6:	6823      	ldr	r3, [r4, #0]
 8003df8:	079b      	lsls	r3, r3, #30
 8003dfa:	d413      	bmi.n	8003e24 <_printf_i+0x23c>
 8003dfc:	68e0      	ldr	r0, [r4, #12]
 8003dfe:	9b03      	ldr	r3, [sp, #12]
 8003e00:	4298      	cmp	r0, r3
 8003e02:	bfb8      	it	lt
 8003e04:	4618      	movlt	r0, r3
 8003e06:	e7a4      	b.n	8003d52 <_printf_i+0x16a>
 8003e08:	2301      	movs	r3, #1
 8003e0a:	4632      	mov	r2, r6
 8003e0c:	4649      	mov	r1, r9
 8003e0e:	4640      	mov	r0, r8
 8003e10:	47d0      	blx	sl
 8003e12:	3001      	adds	r0, #1
 8003e14:	d09b      	beq.n	8003d4e <_printf_i+0x166>
 8003e16:	3501      	adds	r5, #1
 8003e18:	68e3      	ldr	r3, [r4, #12]
 8003e1a:	9903      	ldr	r1, [sp, #12]
 8003e1c:	1a5b      	subs	r3, r3, r1
 8003e1e:	42ab      	cmp	r3, r5
 8003e20:	dcf2      	bgt.n	8003e08 <_printf_i+0x220>
 8003e22:	e7eb      	b.n	8003dfc <_printf_i+0x214>
 8003e24:	2500      	movs	r5, #0
 8003e26:	f104 0619 	add.w	r6, r4, #25
 8003e2a:	e7f5      	b.n	8003e18 <_printf_i+0x230>
 8003e2c:	08008e3c 	.word	0x08008e3c
 8003e30:	08008e4d 	.word	0x08008e4d

08003e34 <_scanf_float>:
 8003e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e38:	b087      	sub	sp, #28
 8003e3a:	9303      	str	r3, [sp, #12]
 8003e3c:	688b      	ldr	r3, [r1, #8]
 8003e3e:	4617      	mov	r7, r2
 8003e40:	1e5a      	subs	r2, r3, #1
 8003e42:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8003e46:	bf85      	ittet	hi
 8003e48:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003e4c:	195b      	addhi	r3, r3, r5
 8003e4e:	2300      	movls	r3, #0
 8003e50:	9302      	strhi	r3, [sp, #8]
 8003e52:	bf88      	it	hi
 8003e54:	f240 135d 	movwhi	r3, #349	; 0x15d
 8003e58:	468b      	mov	fp, r1
 8003e5a:	f04f 0500 	mov.w	r5, #0
 8003e5e:	bf8c      	ite	hi
 8003e60:	608b      	strhi	r3, [r1, #8]
 8003e62:	9302      	strls	r3, [sp, #8]
 8003e64:	680b      	ldr	r3, [r1, #0]
 8003e66:	4680      	mov	r8, r0
 8003e68:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8003e6c:	f84b 3b1c 	str.w	r3, [fp], #28
 8003e70:	460c      	mov	r4, r1
 8003e72:	465e      	mov	r6, fp
 8003e74:	46aa      	mov	sl, r5
 8003e76:	46a9      	mov	r9, r5
 8003e78:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003e7c:	9501      	str	r5, [sp, #4]
 8003e7e:	68a2      	ldr	r2, [r4, #8]
 8003e80:	b152      	cbz	r2, 8003e98 <_scanf_float+0x64>
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	2b4e      	cmp	r3, #78	; 0x4e
 8003e88:	d864      	bhi.n	8003f54 <_scanf_float+0x120>
 8003e8a:	2b40      	cmp	r3, #64	; 0x40
 8003e8c:	d83c      	bhi.n	8003f08 <_scanf_float+0xd4>
 8003e8e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8003e92:	b2c8      	uxtb	r0, r1
 8003e94:	280e      	cmp	r0, #14
 8003e96:	d93a      	bls.n	8003f0e <_scanf_float+0xda>
 8003e98:	f1b9 0f00 	cmp.w	r9, #0
 8003e9c:	d003      	beq.n	8003ea6 <_scanf_float+0x72>
 8003e9e:	6823      	ldr	r3, [r4, #0]
 8003ea0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ea4:	6023      	str	r3, [r4, #0]
 8003ea6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003eaa:	f1ba 0f01 	cmp.w	sl, #1
 8003eae:	f200 8113 	bhi.w	80040d8 <_scanf_float+0x2a4>
 8003eb2:	455e      	cmp	r6, fp
 8003eb4:	f200 8105 	bhi.w	80040c2 <_scanf_float+0x28e>
 8003eb8:	2501      	movs	r5, #1
 8003eba:	4628      	mov	r0, r5
 8003ebc:	b007      	add	sp, #28
 8003ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ec2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8003ec6:	2a0d      	cmp	r2, #13
 8003ec8:	d8e6      	bhi.n	8003e98 <_scanf_float+0x64>
 8003eca:	a101      	add	r1, pc, #4	; (adr r1, 8003ed0 <_scanf_float+0x9c>)
 8003ecc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003ed0:	0800400f 	.word	0x0800400f
 8003ed4:	08003e99 	.word	0x08003e99
 8003ed8:	08003e99 	.word	0x08003e99
 8003edc:	08003e99 	.word	0x08003e99
 8003ee0:	0800406f 	.word	0x0800406f
 8003ee4:	08004047 	.word	0x08004047
 8003ee8:	08003e99 	.word	0x08003e99
 8003eec:	08003e99 	.word	0x08003e99
 8003ef0:	0800401d 	.word	0x0800401d
 8003ef4:	08003e99 	.word	0x08003e99
 8003ef8:	08003e99 	.word	0x08003e99
 8003efc:	08003e99 	.word	0x08003e99
 8003f00:	08003e99 	.word	0x08003e99
 8003f04:	08003fd5 	.word	0x08003fd5
 8003f08:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003f0c:	e7db      	b.n	8003ec6 <_scanf_float+0x92>
 8003f0e:	290e      	cmp	r1, #14
 8003f10:	d8c2      	bhi.n	8003e98 <_scanf_float+0x64>
 8003f12:	a001      	add	r0, pc, #4	; (adr r0, 8003f18 <_scanf_float+0xe4>)
 8003f14:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003f18:	08003fc7 	.word	0x08003fc7
 8003f1c:	08003e99 	.word	0x08003e99
 8003f20:	08003fc7 	.word	0x08003fc7
 8003f24:	0800405b 	.word	0x0800405b
 8003f28:	08003e99 	.word	0x08003e99
 8003f2c:	08003f75 	.word	0x08003f75
 8003f30:	08003fb1 	.word	0x08003fb1
 8003f34:	08003fb1 	.word	0x08003fb1
 8003f38:	08003fb1 	.word	0x08003fb1
 8003f3c:	08003fb1 	.word	0x08003fb1
 8003f40:	08003fb1 	.word	0x08003fb1
 8003f44:	08003fb1 	.word	0x08003fb1
 8003f48:	08003fb1 	.word	0x08003fb1
 8003f4c:	08003fb1 	.word	0x08003fb1
 8003f50:	08003fb1 	.word	0x08003fb1
 8003f54:	2b6e      	cmp	r3, #110	; 0x6e
 8003f56:	d809      	bhi.n	8003f6c <_scanf_float+0x138>
 8003f58:	2b60      	cmp	r3, #96	; 0x60
 8003f5a:	d8b2      	bhi.n	8003ec2 <_scanf_float+0x8e>
 8003f5c:	2b54      	cmp	r3, #84	; 0x54
 8003f5e:	d077      	beq.n	8004050 <_scanf_float+0x21c>
 8003f60:	2b59      	cmp	r3, #89	; 0x59
 8003f62:	d199      	bne.n	8003e98 <_scanf_float+0x64>
 8003f64:	2d07      	cmp	r5, #7
 8003f66:	d197      	bne.n	8003e98 <_scanf_float+0x64>
 8003f68:	2508      	movs	r5, #8
 8003f6a:	e029      	b.n	8003fc0 <_scanf_float+0x18c>
 8003f6c:	2b74      	cmp	r3, #116	; 0x74
 8003f6e:	d06f      	beq.n	8004050 <_scanf_float+0x21c>
 8003f70:	2b79      	cmp	r3, #121	; 0x79
 8003f72:	e7f6      	b.n	8003f62 <_scanf_float+0x12e>
 8003f74:	6821      	ldr	r1, [r4, #0]
 8003f76:	05c8      	lsls	r0, r1, #23
 8003f78:	d51a      	bpl.n	8003fb0 <_scanf_float+0x17c>
 8003f7a:	9b02      	ldr	r3, [sp, #8]
 8003f7c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8003f80:	6021      	str	r1, [r4, #0]
 8003f82:	f109 0901 	add.w	r9, r9, #1
 8003f86:	b11b      	cbz	r3, 8003f90 <_scanf_float+0x15c>
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	3201      	adds	r2, #1
 8003f8c:	9302      	str	r3, [sp, #8]
 8003f8e:	60a2      	str	r2, [r4, #8]
 8003f90:	68a3      	ldr	r3, [r4, #8]
 8003f92:	3b01      	subs	r3, #1
 8003f94:	60a3      	str	r3, [r4, #8]
 8003f96:	6923      	ldr	r3, [r4, #16]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	6123      	str	r3, [r4, #16]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	607b      	str	r3, [r7, #4]
 8003fa4:	f340 8084 	ble.w	80040b0 <_scanf_float+0x27c>
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	3301      	adds	r3, #1
 8003fac:	603b      	str	r3, [r7, #0]
 8003fae:	e766      	b.n	8003e7e <_scanf_float+0x4a>
 8003fb0:	eb1a 0f05 	cmn.w	sl, r5
 8003fb4:	f47f af70 	bne.w	8003e98 <_scanf_float+0x64>
 8003fb8:	6822      	ldr	r2, [r4, #0]
 8003fba:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8003fbe:	6022      	str	r2, [r4, #0]
 8003fc0:	f806 3b01 	strb.w	r3, [r6], #1
 8003fc4:	e7e4      	b.n	8003f90 <_scanf_float+0x15c>
 8003fc6:	6822      	ldr	r2, [r4, #0]
 8003fc8:	0610      	lsls	r0, r2, #24
 8003fca:	f57f af65 	bpl.w	8003e98 <_scanf_float+0x64>
 8003fce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fd2:	e7f4      	b.n	8003fbe <_scanf_float+0x18a>
 8003fd4:	f1ba 0f00 	cmp.w	sl, #0
 8003fd8:	d10e      	bne.n	8003ff8 <_scanf_float+0x1c4>
 8003fda:	f1b9 0f00 	cmp.w	r9, #0
 8003fde:	d10e      	bne.n	8003ffe <_scanf_float+0x1ca>
 8003fe0:	6822      	ldr	r2, [r4, #0]
 8003fe2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8003fe6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8003fea:	d108      	bne.n	8003ffe <_scanf_float+0x1ca>
 8003fec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8003ff0:	f04f 0a01 	mov.w	sl, #1
 8003ff4:	6022      	str	r2, [r4, #0]
 8003ff6:	e7e3      	b.n	8003fc0 <_scanf_float+0x18c>
 8003ff8:	f1ba 0f02 	cmp.w	sl, #2
 8003ffc:	d055      	beq.n	80040aa <_scanf_float+0x276>
 8003ffe:	2d01      	cmp	r5, #1
 8004000:	d002      	beq.n	8004008 <_scanf_float+0x1d4>
 8004002:	2d04      	cmp	r5, #4
 8004004:	f47f af48 	bne.w	8003e98 <_scanf_float+0x64>
 8004008:	3501      	adds	r5, #1
 800400a:	b2ed      	uxtb	r5, r5
 800400c:	e7d8      	b.n	8003fc0 <_scanf_float+0x18c>
 800400e:	f1ba 0f01 	cmp.w	sl, #1
 8004012:	f47f af41 	bne.w	8003e98 <_scanf_float+0x64>
 8004016:	f04f 0a02 	mov.w	sl, #2
 800401a:	e7d1      	b.n	8003fc0 <_scanf_float+0x18c>
 800401c:	b97d      	cbnz	r5, 800403e <_scanf_float+0x20a>
 800401e:	f1b9 0f00 	cmp.w	r9, #0
 8004022:	f47f af3c 	bne.w	8003e9e <_scanf_float+0x6a>
 8004026:	6822      	ldr	r2, [r4, #0]
 8004028:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800402c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004030:	f47f af39 	bne.w	8003ea6 <_scanf_float+0x72>
 8004034:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004038:	2501      	movs	r5, #1
 800403a:	6022      	str	r2, [r4, #0]
 800403c:	e7c0      	b.n	8003fc0 <_scanf_float+0x18c>
 800403e:	2d03      	cmp	r5, #3
 8004040:	d0e2      	beq.n	8004008 <_scanf_float+0x1d4>
 8004042:	2d05      	cmp	r5, #5
 8004044:	e7de      	b.n	8004004 <_scanf_float+0x1d0>
 8004046:	2d02      	cmp	r5, #2
 8004048:	f47f af26 	bne.w	8003e98 <_scanf_float+0x64>
 800404c:	2503      	movs	r5, #3
 800404e:	e7b7      	b.n	8003fc0 <_scanf_float+0x18c>
 8004050:	2d06      	cmp	r5, #6
 8004052:	f47f af21 	bne.w	8003e98 <_scanf_float+0x64>
 8004056:	2507      	movs	r5, #7
 8004058:	e7b2      	b.n	8003fc0 <_scanf_float+0x18c>
 800405a:	6822      	ldr	r2, [r4, #0]
 800405c:	0591      	lsls	r1, r2, #22
 800405e:	f57f af1b 	bpl.w	8003e98 <_scanf_float+0x64>
 8004062:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004066:	6022      	str	r2, [r4, #0]
 8004068:	f8cd 9004 	str.w	r9, [sp, #4]
 800406c:	e7a8      	b.n	8003fc0 <_scanf_float+0x18c>
 800406e:	6822      	ldr	r2, [r4, #0]
 8004070:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004074:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004078:	d006      	beq.n	8004088 <_scanf_float+0x254>
 800407a:	0550      	lsls	r0, r2, #21
 800407c:	f57f af0c 	bpl.w	8003e98 <_scanf_float+0x64>
 8004080:	f1b9 0f00 	cmp.w	r9, #0
 8004084:	f43f af0f 	beq.w	8003ea6 <_scanf_float+0x72>
 8004088:	0591      	lsls	r1, r2, #22
 800408a:	bf58      	it	pl
 800408c:	9901      	ldrpl	r1, [sp, #4]
 800408e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004092:	bf58      	it	pl
 8004094:	eba9 0101 	subpl.w	r1, r9, r1
 8004098:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800409c:	f04f 0900 	mov.w	r9, #0
 80040a0:	bf58      	it	pl
 80040a2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80040a6:	6022      	str	r2, [r4, #0]
 80040a8:	e78a      	b.n	8003fc0 <_scanf_float+0x18c>
 80040aa:	f04f 0a03 	mov.w	sl, #3
 80040ae:	e787      	b.n	8003fc0 <_scanf_float+0x18c>
 80040b0:	4639      	mov	r1, r7
 80040b2:	4640      	mov	r0, r8
 80040b4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80040b8:	4798      	blx	r3
 80040ba:	2800      	cmp	r0, #0
 80040bc:	f43f aedf 	beq.w	8003e7e <_scanf_float+0x4a>
 80040c0:	e6ea      	b.n	8003e98 <_scanf_float+0x64>
 80040c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80040c6:	463a      	mov	r2, r7
 80040c8:	4640      	mov	r0, r8
 80040ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80040ce:	4798      	blx	r3
 80040d0:	6923      	ldr	r3, [r4, #16]
 80040d2:	3b01      	subs	r3, #1
 80040d4:	6123      	str	r3, [r4, #16]
 80040d6:	e6ec      	b.n	8003eb2 <_scanf_float+0x7e>
 80040d8:	1e6b      	subs	r3, r5, #1
 80040da:	2b06      	cmp	r3, #6
 80040dc:	d825      	bhi.n	800412a <_scanf_float+0x2f6>
 80040de:	2d02      	cmp	r5, #2
 80040e0:	d836      	bhi.n	8004150 <_scanf_float+0x31c>
 80040e2:	455e      	cmp	r6, fp
 80040e4:	f67f aee8 	bls.w	8003eb8 <_scanf_float+0x84>
 80040e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80040ec:	463a      	mov	r2, r7
 80040ee:	4640      	mov	r0, r8
 80040f0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80040f4:	4798      	blx	r3
 80040f6:	6923      	ldr	r3, [r4, #16]
 80040f8:	3b01      	subs	r3, #1
 80040fa:	6123      	str	r3, [r4, #16]
 80040fc:	e7f1      	b.n	80040e2 <_scanf_float+0x2ae>
 80040fe:	9802      	ldr	r0, [sp, #8]
 8004100:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004104:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004108:	463a      	mov	r2, r7
 800410a:	9002      	str	r0, [sp, #8]
 800410c:	4640      	mov	r0, r8
 800410e:	4798      	blx	r3
 8004110:	6923      	ldr	r3, [r4, #16]
 8004112:	3b01      	subs	r3, #1
 8004114:	6123      	str	r3, [r4, #16]
 8004116:	f10a 3aff 	add.w	sl, sl, #4294967295
 800411a:	fa5f fa8a 	uxtb.w	sl, sl
 800411e:	f1ba 0f02 	cmp.w	sl, #2
 8004122:	d1ec      	bne.n	80040fe <_scanf_float+0x2ca>
 8004124:	3d03      	subs	r5, #3
 8004126:	b2ed      	uxtb	r5, r5
 8004128:	1b76      	subs	r6, r6, r5
 800412a:	6823      	ldr	r3, [r4, #0]
 800412c:	05da      	lsls	r2, r3, #23
 800412e:	d52f      	bpl.n	8004190 <_scanf_float+0x35c>
 8004130:	055b      	lsls	r3, r3, #21
 8004132:	d510      	bpl.n	8004156 <_scanf_float+0x322>
 8004134:	455e      	cmp	r6, fp
 8004136:	f67f aebf 	bls.w	8003eb8 <_scanf_float+0x84>
 800413a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800413e:	463a      	mov	r2, r7
 8004140:	4640      	mov	r0, r8
 8004142:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004146:	4798      	blx	r3
 8004148:	6923      	ldr	r3, [r4, #16]
 800414a:	3b01      	subs	r3, #1
 800414c:	6123      	str	r3, [r4, #16]
 800414e:	e7f1      	b.n	8004134 <_scanf_float+0x300>
 8004150:	46aa      	mov	sl, r5
 8004152:	9602      	str	r6, [sp, #8]
 8004154:	e7df      	b.n	8004116 <_scanf_float+0x2e2>
 8004156:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800415a:	6923      	ldr	r3, [r4, #16]
 800415c:	2965      	cmp	r1, #101	; 0x65
 800415e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004162:	f106 35ff 	add.w	r5, r6, #4294967295
 8004166:	6123      	str	r3, [r4, #16]
 8004168:	d00c      	beq.n	8004184 <_scanf_float+0x350>
 800416a:	2945      	cmp	r1, #69	; 0x45
 800416c:	d00a      	beq.n	8004184 <_scanf_float+0x350>
 800416e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004172:	463a      	mov	r2, r7
 8004174:	4640      	mov	r0, r8
 8004176:	4798      	blx	r3
 8004178:	6923      	ldr	r3, [r4, #16]
 800417a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800417e:	3b01      	subs	r3, #1
 8004180:	1eb5      	subs	r5, r6, #2
 8004182:	6123      	str	r3, [r4, #16]
 8004184:	463a      	mov	r2, r7
 8004186:	4640      	mov	r0, r8
 8004188:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800418c:	4798      	blx	r3
 800418e:	462e      	mov	r6, r5
 8004190:	6825      	ldr	r5, [r4, #0]
 8004192:	f015 0510 	ands.w	r5, r5, #16
 8004196:	d155      	bne.n	8004244 <_scanf_float+0x410>
 8004198:	7035      	strb	r5, [r6, #0]
 800419a:	6823      	ldr	r3, [r4, #0]
 800419c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80041a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041a4:	d11b      	bne.n	80041de <_scanf_float+0x3aa>
 80041a6:	9b01      	ldr	r3, [sp, #4]
 80041a8:	454b      	cmp	r3, r9
 80041aa:	eba3 0209 	sub.w	r2, r3, r9
 80041ae:	d123      	bne.n	80041f8 <_scanf_float+0x3c4>
 80041b0:	2200      	movs	r2, #0
 80041b2:	4659      	mov	r1, fp
 80041b4:	4640      	mov	r0, r8
 80041b6:	f000 fee7 	bl	8004f88 <_strtod_r>
 80041ba:	6822      	ldr	r2, [r4, #0]
 80041bc:	9b03      	ldr	r3, [sp, #12]
 80041be:	f012 0f02 	tst.w	r2, #2
 80041c2:	4606      	mov	r6, r0
 80041c4:	460f      	mov	r7, r1
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	d021      	beq.n	800420e <_scanf_float+0x3da>
 80041ca:	1d1a      	adds	r2, r3, #4
 80041cc:	9903      	ldr	r1, [sp, #12]
 80041ce:	600a      	str	r2, [r1, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	e9c3 6700 	strd	r6, r7, [r3]
 80041d6:	68e3      	ldr	r3, [r4, #12]
 80041d8:	3301      	adds	r3, #1
 80041da:	60e3      	str	r3, [r4, #12]
 80041dc:	e66d      	b.n	8003eba <_scanf_float+0x86>
 80041de:	9b04      	ldr	r3, [sp, #16]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0e5      	beq.n	80041b0 <_scanf_float+0x37c>
 80041e4:	9905      	ldr	r1, [sp, #20]
 80041e6:	230a      	movs	r3, #10
 80041e8:	462a      	mov	r2, r5
 80041ea:	4640      	mov	r0, r8
 80041ec:	3101      	adds	r1, #1
 80041ee:	f000 ff4d 	bl	800508c <_strtol_r>
 80041f2:	9b04      	ldr	r3, [sp, #16]
 80041f4:	9e05      	ldr	r6, [sp, #20]
 80041f6:	1ac2      	subs	r2, r0, r3
 80041f8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80041fc:	429e      	cmp	r6, r3
 80041fe:	bf28      	it	cs
 8004200:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004204:	4630      	mov	r0, r6
 8004206:	4910      	ldr	r1, [pc, #64]	; (8004248 <_scanf_float+0x414>)
 8004208:	f000 f826 	bl	8004258 <siprintf>
 800420c:	e7d0      	b.n	80041b0 <_scanf_float+0x37c>
 800420e:	f012 0f04 	tst.w	r2, #4
 8004212:	f103 0204 	add.w	r2, r3, #4
 8004216:	d1d9      	bne.n	80041cc <_scanf_float+0x398>
 8004218:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800421c:	f8cc 2000 	str.w	r2, [ip]
 8004220:	f8d3 8000 	ldr.w	r8, [r3]
 8004224:	4602      	mov	r2, r0
 8004226:	460b      	mov	r3, r1
 8004228:	f7fc fbf0 	bl	8000a0c <__aeabi_dcmpun>
 800422c:	b128      	cbz	r0, 800423a <_scanf_float+0x406>
 800422e:	4807      	ldr	r0, [pc, #28]	; (800424c <_scanf_float+0x418>)
 8004230:	f000 f80e 	bl	8004250 <nanf>
 8004234:	f8c8 0000 	str.w	r0, [r8]
 8004238:	e7cd      	b.n	80041d6 <_scanf_float+0x3a2>
 800423a:	4630      	mov	r0, r6
 800423c:	4639      	mov	r1, r7
 800423e:	f7fc fc43 	bl	8000ac8 <__aeabi_d2f>
 8004242:	e7f7      	b.n	8004234 <_scanf_float+0x400>
 8004244:	2500      	movs	r5, #0
 8004246:	e638      	b.n	8003eba <_scanf_float+0x86>
 8004248:	08008e5e 	.word	0x08008e5e
 800424c:	08009283 	.word	0x08009283

08004250 <nanf>:
 8004250:	4800      	ldr	r0, [pc, #0]	; (8004254 <nanf+0x4>)
 8004252:	4770      	bx	lr
 8004254:	7fc00000 	.word	0x7fc00000

08004258 <siprintf>:
 8004258:	b40e      	push	{r1, r2, r3}
 800425a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800425e:	b500      	push	{lr}
 8004260:	b09c      	sub	sp, #112	; 0x70
 8004262:	ab1d      	add	r3, sp, #116	; 0x74
 8004264:	9002      	str	r0, [sp, #8]
 8004266:	9006      	str	r0, [sp, #24]
 8004268:	9107      	str	r1, [sp, #28]
 800426a:	9104      	str	r1, [sp, #16]
 800426c:	4808      	ldr	r0, [pc, #32]	; (8004290 <siprintf+0x38>)
 800426e:	4909      	ldr	r1, [pc, #36]	; (8004294 <siprintf+0x3c>)
 8004270:	f853 2b04 	ldr.w	r2, [r3], #4
 8004274:	9105      	str	r1, [sp, #20]
 8004276:	6800      	ldr	r0, [r0, #0]
 8004278:	a902      	add	r1, sp, #8
 800427a:	9301      	str	r3, [sp, #4]
 800427c:	f002 ff5c 	bl	8007138 <_svfiprintf_r>
 8004280:	2200      	movs	r2, #0
 8004282:	9b02      	ldr	r3, [sp, #8]
 8004284:	701a      	strb	r2, [r3, #0]
 8004286:	b01c      	add	sp, #112	; 0x70
 8004288:	f85d eb04 	ldr.w	lr, [sp], #4
 800428c:	b003      	add	sp, #12
 800428e:	4770      	bx	lr
 8004290:	20000014 	.word	0x20000014
 8004294:	ffff0208 	.word	0xffff0208

08004298 <siscanf>:
 8004298:	b40e      	push	{r1, r2, r3}
 800429a:	f44f 7201 	mov.w	r2, #516	; 0x204
 800429e:	b530      	push	{r4, r5, lr}
 80042a0:	b09c      	sub	sp, #112	; 0x70
 80042a2:	ac1f      	add	r4, sp, #124	; 0x7c
 80042a4:	f854 5b04 	ldr.w	r5, [r4], #4
 80042a8:	f8ad 2014 	strh.w	r2, [sp, #20]
 80042ac:	9002      	str	r0, [sp, #8]
 80042ae:	9006      	str	r0, [sp, #24]
 80042b0:	f7fb ff4e 	bl	8000150 <strlen>
 80042b4:	4b0b      	ldr	r3, [pc, #44]	; (80042e4 <siscanf+0x4c>)
 80042b6:	9003      	str	r0, [sp, #12]
 80042b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80042ba:	2300      	movs	r3, #0
 80042bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80042be:	9314      	str	r3, [sp, #80]	; 0x50
 80042c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80042c4:	9007      	str	r0, [sp, #28]
 80042c6:	4808      	ldr	r0, [pc, #32]	; (80042e8 <siscanf+0x50>)
 80042c8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80042cc:	462a      	mov	r2, r5
 80042ce:	4623      	mov	r3, r4
 80042d0:	a902      	add	r1, sp, #8
 80042d2:	6800      	ldr	r0, [r0, #0]
 80042d4:	9401      	str	r4, [sp, #4]
 80042d6:	f003 f889 	bl	80073ec <__ssvfiscanf_r>
 80042da:	b01c      	add	sp, #112	; 0x70
 80042dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80042e0:	b003      	add	sp, #12
 80042e2:	4770      	bx	lr
 80042e4:	0800430f 	.word	0x0800430f
 80042e8:	20000014 	.word	0x20000014

080042ec <__sread>:
 80042ec:	b510      	push	{r4, lr}
 80042ee:	460c      	mov	r4, r1
 80042f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042f4:	f003 fb46 	bl	8007984 <_read_r>
 80042f8:	2800      	cmp	r0, #0
 80042fa:	bfab      	itete	ge
 80042fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80042fe:	89a3      	ldrhlt	r3, [r4, #12]
 8004300:	181b      	addge	r3, r3, r0
 8004302:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004306:	bfac      	ite	ge
 8004308:	6563      	strge	r3, [r4, #84]	; 0x54
 800430a:	81a3      	strhlt	r3, [r4, #12]
 800430c:	bd10      	pop	{r4, pc}

0800430e <__seofread>:
 800430e:	2000      	movs	r0, #0
 8004310:	4770      	bx	lr

08004312 <__swrite>:
 8004312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004316:	461f      	mov	r7, r3
 8004318:	898b      	ldrh	r3, [r1, #12]
 800431a:	4605      	mov	r5, r0
 800431c:	05db      	lsls	r3, r3, #23
 800431e:	460c      	mov	r4, r1
 8004320:	4616      	mov	r6, r2
 8004322:	d505      	bpl.n	8004330 <__swrite+0x1e>
 8004324:	2302      	movs	r3, #2
 8004326:	2200      	movs	r2, #0
 8004328:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800432c:	f002 f8b8 	bl	80064a0 <_lseek_r>
 8004330:	89a3      	ldrh	r3, [r4, #12]
 8004332:	4632      	mov	r2, r6
 8004334:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004338:	81a3      	strh	r3, [r4, #12]
 800433a:	4628      	mov	r0, r5
 800433c:	463b      	mov	r3, r7
 800433e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004342:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004346:	f000 bea3 	b.w	8005090 <_write_r>

0800434a <__sseek>:
 800434a:	b510      	push	{r4, lr}
 800434c:	460c      	mov	r4, r1
 800434e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004352:	f002 f8a5 	bl	80064a0 <_lseek_r>
 8004356:	1c43      	adds	r3, r0, #1
 8004358:	89a3      	ldrh	r3, [r4, #12]
 800435a:	bf15      	itete	ne
 800435c:	6560      	strne	r0, [r4, #84]	; 0x54
 800435e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004362:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004366:	81a3      	strheq	r3, [r4, #12]
 8004368:	bf18      	it	ne
 800436a:	81a3      	strhne	r3, [r4, #12]
 800436c:	bd10      	pop	{r4, pc}

0800436e <__sclose>:
 800436e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004372:	f000 be9f 	b.w	80050b4 <_close_r>

08004376 <sulp>:
 8004376:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800437a:	460f      	mov	r7, r1
 800437c:	4690      	mov	r8, r2
 800437e:	f002 fc47 	bl	8006c10 <__ulp>
 8004382:	4604      	mov	r4, r0
 8004384:	460d      	mov	r5, r1
 8004386:	f1b8 0f00 	cmp.w	r8, #0
 800438a:	d011      	beq.n	80043b0 <sulp+0x3a>
 800438c:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004390:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004394:	2b00      	cmp	r3, #0
 8004396:	dd0b      	ble.n	80043b0 <sulp+0x3a>
 8004398:	2400      	movs	r4, #0
 800439a:	051b      	lsls	r3, r3, #20
 800439c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80043a0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80043a4:	4622      	mov	r2, r4
 80043a6:	462b      	mov	r3, r5
 80043a8:	f7fc f896 	bl	80004d8 <__aeabi_dmul>
 80043ac:	4604      	mov	r4, r0
 80043ae:	460d      	mov	r5, r1
 80043b0:	4620      	mov	r0, r4
 80043b2:	4629      	mov	r1, r5
 80043b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080043b8 <_strtod_l>:
 80043b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043bc:	469b      	mov	fp, r3
 80043be:	2300      	movs	r3, #0
 80043c0:	b09f      	sub	sp, #124	; 0x7c
 80043c2:	931a      	str	r3, [sp, #104]	; 0x68
 80043c4:	4b9e      	ldr	r3, [pc, #632]	; (8004640 <_strtod_l+0x288>)
 80043c6:	4682      	mov	sl, r0
 80043c8:	681f      	ldr	r7, [r3, #0]
 80043ca:	460e      	mov	r6, r1
 80043cc:	4638      	mov	r0, r7
 80043ce:	9215      	str	r2, [sp, #84]	; 0x54
 80043d0:	f7fb febe 	bl	8000150 <strlen>
 80043d4:	f04f 0800 	mov.w	r8, #0
 80043d8:	4604      	mov	r4, r0
 80043da:	f04f 0900 	mov.w	r9, #0
 80043de:	9619      	str	r6, [sp, #100]	; 0x64
 80043e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80043e2:	781a      	ldrb	r2, [r3, #0]
 80043e4:	2a2b      	cmp	r2, #43	; 0x2b
 80043e6:	d04c      	beq.n	8004482 <_strtod_l+0xca>
 80043e8:	d83a      	bhi.n	8004460 <_strtod_l+0xa8>
 80043ea:	2a0d      	cmp	r2, #13
 80043ec:	d833      	bhi.n	8004456 <_strtod_l+0x9e>
 80043ee:	2a08      	cmp	r2, #8
 80043f0:	d833      	bhi.n	800445a <_strtod_l+0xa2>
 80043f2:	2a00      	cmp	r2, #0
 80043f4:	d03d      	beq.n	8004472 <_strtod_l+0xba>
 80043f6:	2300      	movs	r3, #0
 80043f8:	930a      	str	r3, [sp, #40]	; 0x28
 80043fa:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80043fc:	782b      	ldrb	r3, [r5, #0]
 80043fe:	2b30      	cmp	r3, #48	; 0x30
 8004400:	f040 80aa 	bne.w	8004558 <_strtod_l+0x1a0>
 8004404:	786b      	ldrb	r3, [r5, #1]
 8004406:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800440a:	2b58      	cmp	r3, #88	; 0x58
 800440c:	d166      	bne.n	80044dc <_strtod_l+0x124>
 800440e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004410:	4650      	mov	r0, sl
 8004412:	9301      	str	r3, [sp, #4]
 8004414:	ab1a      	add	r3, sp, #104	; 0x68
 8004416:	9300      	str	r3, [sp, #0]
 8004418:	4a8a      	ldr	r2, [pc, #552]	; (8004644 <_strtod_l+0x28c>)
 800441a:	f8cd b008 	str.w	fp, [sp, #8]
 800441e:	ab1b      	add	r3, sp, #108	; 0x6c
 8004420:	a919      	add	r1, sp, #100	; 0x64
 8004422:	f001 fd3b 	bl	8005e9c <__gethex>
 8004426:	f010 0607 	ands.w	r6, r0, #7
 800442a:	4604      	mov	r4, r0
 800442c:	d005      	beq.n	800443a <_strtod_l+0x82>
 800442e:	2e06      	cmp	r6, #6
 8004430:	d129      	bne.n	8004486 <_strtod_l+0xce>
 8004432:	2300      	movs	r3, #0
 8004434:	3501      	adds	r5, #1
 8004436:	9519      	str	r5, [sp, #100]	; 0x64
 8004438:	930a      	str	r3, [sp, #40]	; 0x28
 800443a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800443c:	2b00      	cmp	r3, #0
 800443e:	f040 858a 	bne.w	8004f56 <_strtod_l+0xb9e>
 8004442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004444:	b1d3      	cbz	r3, 800447c <_strtod_l+0xc4>
 8004446:	4642      	mov	r2, r8
 8004448:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800444c:	4610      	mov	r0, r2
 800444e:	4619      	mov	r1, r3
 8004450:	b01f      	add	sp, #124	; 0x7c
 8004452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004456:	2a20      	cmp	r2, #32
 8004458:	d1cd      	bne.n	80043f6 <_strtod_l+0x3e>
 800445a:	3301      	adds	r3, #1
 800445c:	9319      	str	r3, [sp, #100]	; 0x64
 800445e:	e7bf      	b.n	80043e0 <_strtod_l+0x28>
 8004460:	2a2d      	cmp	r2, #45	; 0x2d
 8004462:	d1c8      	bne.n	80043f6 <_strtod_l+0x3e>
 8004464:	2201      	movs	r2, #1
 8004466:	920a      	str	r2, [sp, #40]	; 0x28
 8004468:	1c5a      	adds	r2, r3, #1
 800446a:	9219      	str	r2, [sp, #100]	; 0x64
 800446c:	785b      	ldrb	r3, [r3, #1]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d1c3      	bne.n	80043fa <_strtod_l+0x42>
 8004472:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004474:	9619      	str	r6, [sp, #100]	; 0x64
 8004476:	2b00      	cmp	r3, #0
 8004478:	f040 856b 	bne.w	8004f52 <_strtod_l+0xb9a>
 800447c:	4642      	mov	r2, r8
 800447e:	464b      	mov	r3, r9
 8004480:	e7e4      	b.n	800444c <_strtod_l+0x94>
 8004482:	2200      	movs	r2, #0
 8004484:	e7ef      	b.n	8004466 <_strtod_l+0xae>
 8004486:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004488:	b13a      	cbz	r2, 800449a <_strtod_l+0xe2>
 800448a:	2135      	movs	r1, #53	; 0x35
 800448c:	a81c      	add	r0, sp, #112	; 0x70
 800448e:	f002 fcc3 	bl	8006e18 <__copybits>
 8004492:	4650      	mov	r0, sl
 8004494:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004496:	f002 f88b 	bl	80065b0 <_Bfree>
 800449a:	3e01      	subs	r6, #1
 800449c:	2e04      	cmp	r6, #4
 800449e:	d806      	bhi.n	80044ae <_strtod_l+0xf6>
 80044a0:	e8df f006 	tbb	[pc, r6]
 80044a4:	1714030a 	.word	0x1714030a
 80044a8:	0a          	.byte	0x0a
 80044a9:	00          	.byte	0x00
 80044aa:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80044ae:	0721      	lsls	r1, r4, #28
 80044b0:	d5c3      	bpl.n	800443a <_strtod_l+0x82>
 80044b2:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80044b6:	e7c0      	b.n	800443a <_strtod_l+0x82>
 80044b8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80044ba:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80044be:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80044c2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80044c6:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80044ca:	e7f0      	b.n	80044ae <_strtod_l+0xf6>
 80044cc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004648 <_strtod_l+0x290>
 80044d0:	e7ed      	b.n	80044ae <_strtod_l+0xf6>
 80044d2:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80044d6:	f04f 38ff 	mov.w	r8, #4294967295
 80044da:	e7e8      	b.n	80044ae <_strtod_l+0xf6>
 80044dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80044de:	1c5a      	adds	r2, r3, #1
 80044e0:	9219      	str	r2, [sp, #100]	; 0x64
 80044e2:	785b      	ldrb	r3, [r3, #1]
 80044e4:	2b30      	cmp	r3, #48	; 0x30
 80044e6:	d0f9      	beq.n	80044dc <_strtod_l+0x124>
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d0a6      	beq.n	800443a <_strtod_l+0x82>
 80044ec:	2301      	movs	r3, #1
 80044ee:	9307      	str	r3, [sp, #28]
 80044f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80044f2:	220a      	movs	r2, #10
 80044f4:	9308      	str	r3, [sp, #32]
 80044f6:	2300      	movs	r3, #0
 80044f8:	469b      	mov	fp, r3
 80044fa:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80044fe:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004500:	7805      	ldrb	r5, [r0, #0]
 8004502:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8004506:	b2d9      	uxtb	r1, r3
 8004508:	2909      	cmp	r1, #9
 800450a:	d927      	bls.n	800455c <_strtod_l+0x1a4>
 800450c:	4622      	mov	r2, r4
 800450e:	4639      	mov	r1, r7
 8004510:	f003 fa98 	bl	8007a44 <strncmp>
 8004514:	2800      	cmp	r0, #0
 8004516:	d033      	beq.n	8004580 <_strtod_l+0x1c8>
 8004518:	2000      	movs	r0, #0
 800451a:	462a      	mov	r2, r5
 800451c:	465c      	mov	r4, fp
 800451e:	4603      	mov	r3, r0
 8004520:	9004      	str	r0, [sp, #16]
 8004522:	2a65      	cmp	r2, #101	; 0x65
 8004524:	d001      	beq.n	800452a <_strtod_l+0x172>
 8004526:	2a45      	cmp	r2, #69	; 0x45
 8004528:	d114      	bne.n	8004554 <_strtod_l+0x19c>
 800452a:	b91c      	cbnz	r4, 8004534 <_strtod_l+0x17c>
 800452c:	9a07      	ldr	r2, [sp, #28]
 800452e:	4302      	orrs	r2, r0
 8004530:	d09f      	beq.n	8004472 <_strtod_l+0xba>
 8004532:	2400      	movs	r4, #0
 8004534:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8004536:	1c72      	adds	r2, r6, #1
 8004538:	9219      	str	r2, [sp, #100]	; 0x64
 800453a:	7872      	ldrb	r2, [r6, #1]
 800453c:	2a2b      	cmp	r2, #43	; 0x2b
 800453e:	d079      	beq.n	8004634 <_strtod_l+0x27c>
 8004540:	2a2d      	cmp	r2, #45	; 0x2d
 8004542:	f000 8083 	beq.w	800464c <_strtod_l+0x294>
 8004546:	2700      	movs	r7, #0
 8004548:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800454c:	2909      	cmp	r1, #9
 800454e:	f240 8083 	bls.w	8004658 <_strtod_l+0x2a0>
 8004552:	9619      	str	r6, [sp, #100]	; 0x64
 8004554:	2500      	movs	r5, #0
 8004556:	e09f      	b.n	8004698 <_strtod_l+0x2e0>
 8004558:	2300      	movs	r3, #0
 800455a:	e7c8      	b.n	80044ee <_strtod_l+0x136>
 800455c:	f1bb 0f08 	cmp.w	fp, #8
 8004560:	bfd5      	itete	le
 8004562:	9906      	ldrle	r1, [sp, #24]
 8004564:	9905      	ldrgt	r1, [sp, #20]
 8004566:	fb02 3301 	mlale	r3, r2, r1, r3
 800456a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800456e:	f100 0001 	add.w	r0, r0, #1
 8004572:	bfd4      	ite	le
 8004574:	9306      	strle	r3, [sp, #24]
 8004576:	9305      	strgt	r3, [sp, #20]
 8004578:	f10b 0b01 	add.w	fp, fp, #1
 800457c:	9019      	str	r0, [sp, #100]	; 0x64
 800457e:	e7be      	b.n	80044fe <_strtod_l+0x146>
 8004580:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004582:	191a      	adds	r2, r3, r4
 8004584:	9219      	str	r2, [sp, #100]	; 0x64
 8004586:	5d1a      	ldrb	r2, [r3, r4]
 8004588:	f1bb 0f00 	cmp.w	fp, #0
 800458c:	d036      	beq.n	80045fc <_strtod_l+0x244>
 800458e:	465c      	mov	r4, fp
 8004590:	9004      	str	r0, [sp, #16]
 8004592:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004596:	2b09      	cmp	r3, #9
 8004598:	d912      	bls.n	80045c0 <_strtod_l+0x208>
 800459a:	2301      	movs	r3, #1
 800459c:	e7c1      	b.n	8004522 <_strtod_l+0x16a>
 800459e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80045a0:	3001      	adds	r0, #1
 80045a2:	1c5a      	adds	r2, r3, #1
 80045a4:	9219      	str	r2, [sp, #100]	; 0x64
 80045a6:	785a      	ldrb	r2, [r3, #1]
 80045a8:	2a30      	cmp	r2, #48	; 0x30
 80045aa:	d0f8      	beq.n	800459e <_strtod_l+0x1e6>
 80045ac:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80045b0:	2b08      	cmp	r3, #8
 80045b2:	f200 84d5 	bhi.w	8004f60 <_strtod_l+0xba8>
 80045b6:	9004      	str	r0, [sp, #16]
 80045b8:	2000      	movs	r0, #0
 80045ba:	4604      	mov	r4, r0
 80045bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80045be:	9308      	str	r3, [sp, #32]
 80045c0:	3a30      	subs	r2, #48	; 0x30
 80045c2:	f100 0301 	add.w	r3, r0, #1
 80045c6:	d013      	beq.n	80045f0 <_strtod_l+0x238>
 80045c8:	9904      	ldr	r1, [sp, #16]
 80045ca:	1905      	adds	r5, r0, r4
 80045cc:	4419      	add	r1, r3
 80045ce:	9104      	str	r1, [sp, #16]
 80045d0:	4623      	mov	r3, r4
 80045d2:	210a      	movs	r1, #10
 80045d4:	42ab      	cmp	r3, r5
 80045d6:	d113      	bne.n	8004600 <_strtod_l+0x248>
 80045d8:	1823      	adds	r3, r4, r0
 80045da:	2b08      	cmp	r3, #8
 80045dc:	f104 0401 	add.w	r4, r4, #1
 80045e0:	4404      	add	r4, r0
 80045e2:	dc1b      	bgt.n	800461c <_strtod_l+0x264>
 80045e4:	230a      	movs	r3, #10
 80045e6:	9906      	ldr	r1, [sp, #24]
 80045e8:	fb03 2301 	mla	r3, r3, r1, r2
 80045ec:	9306      	str	r3, [sp, #24]
 80045ee:	2300      	movs	r3, #0
 80045f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80045f2:	4618      	mov	r0, r3
 80045f4:	1c51      	adds	r1, r2, #1
 80045f6:	9119      	str	r1, [sp, #100]	; 0x64
 80045f8:	7852      	ldrb	r2, [r2, #1]
 80045fa:	e7ca      	b.n	8004592 <_strtod_l+0x1da>
 80045fc:	4658      	mov	r0, fp
 80045fe:	e7d3      	b.n	80045a8 <_strtod_l+0x1f0>
 8004600:	2b08      	cmp	r3, #8
 8004602:	dc04      	bgt.n	800460e <_strtod_l+0x256>
 8004604:	9f06      	ldr	r7, [sp, #24]
 8004606:	434f      	muls	r7, r1
 8004608:	9706      	str	r7, [sp, #24]
 800460a:	3301      	adds	r3, #1
 800460c:	e7e2      	b.n	80045d4 <_strtod_l+0x21c>
 800460e:	1c5f      	adds	r7, r3, #1
 8004610:	2f10      	cmp	r7, #16
 8004612:	bfde      	ittt	le
 8004614:	9f05      	ldrle	r7, [sp, #20]
 8004616:	434f      	mulle	r7, r1
 8004618:	9705      	strle	r7, [sp, #20]
 800461a:	e7f6      	b.n	800460a <_strtod_l+0x252>
 800461c:	2c10      	cmp	r4, #16
 800461e:	bfdf      	itttt	le
 8004620:	230a      	movle	r3, #10
 8004622:	9905      	ldrle	r1, [sp, #20]
 8004624:	fb03 2301 	mlale	r3, r3, r1, r2
 8004628:	9305      	strle	r3, [sp, #20]
 800462a:	e7e0      	b.n	80045ee <_strtod_l+0x236>
 800462c:	2300      	movs	r3, #0
 800462e:	9304      	str	r3, [sp, #16]
 8004630:	2301      	movs	r3, #1
 8004632:	e77b      	b.n	800452c <_strtod_l+0x174>
 8004634:	2700      	movs	r7, #0
 8004636:	1cb2      	adds	r2, r6, #2
 8004638:	9219      	str	r2, [sp, #100]	; 0x64
 800463a:	78b2      	ldrb	r2, [r6, #2]
 800463c:	e784      	b.n	8004548 <_strtod_l+0x190>
 800463e:	bf00      	nop
 8004640:	080090b0 	.word	0x080090b0
 8004644:	08008e64 	.word	0x08008e64
 8004648:	7ff00000 	.word	0x7ff00000
 800464c:	2701      	movs	r7, #1
 800464e:	e7f2      	b.n	8004636 <_strtod_l+0x27e>
 8004650:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004652:	1c51      	adds	r1, r2, #1
 8004654:	9119      	str	r1, [sp, #100]	; 0x64
 8004656:	7852      	ldrb	r2, [r2, #1]
 8004658:	2a30      	cmp	r2, #48	; 0x30
 800465a:	d0f9      	beq.n	8004650 <_strtod_l+0x298>
 800465c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8004660:	2908      	cmp	r1, #8
 8004662:	f63f af77 	bhi.w	8004554 <_strtod_l+0x19c>
 8004666:	f04f 0e0a 	mov.w	lr, #10
 800466a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800466e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004670:	9209      	str	r2, [sp, #36]	; 0x24
 8004672:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004674:	1c51      	adds	r1, r2, #1
 8004676:	9119      	str	r1, [sp, #100]	; 0x64
 8004678:	7852      	ldrb	r2, [r2, #1]
 800467a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800467e:	2d09      	cmp	r5, #9
 8004680:	d935      	bls.n	80046ee <_strtod_l+0x336>
 8004682:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004684:	1b49      	subs	r1, r1, r5
 8004686:	2908      	cmp	r1, #8
 8004688:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800468c:	dc02      	bgt.n	8004694 <_strtod_l+0x2dc>
 800468e:	4565      	cmp	r5, ip
 8004690:	bfa8      	it	ge
 8004692:	4665      	movge	r5, ip
 8004694:	b107      	cbz	r7, 8004698 <_strtod_l+0x2e0>
 8004696:	426d      	negs	r5, r5
 8004698:	2c00      	cmp	r4, #0
 800469a:	d14c      	bne.n	8004736 <_strtod_l+0x37e>
 800469c:	9907      	ldr	r1, [sp, #28]
 800469e:	4301      	orrs	r1, r0
 80046a0:	f47f aecb 	bne.w	800443a <_strtod_l+0x82>
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f47f aee4 	bne.w	8004472 <_strtod_l+0xba>
 80046aa:	2a69      	cmp	r2, #105	; 0x69
 80046ac:	d026      	beq.n	80046fc <_strtod_l+0x344>
 80046ae:	dc23      	bgt.n	80046f8 <_strtod_l+0x340>
 80046b0:	2a49      	cmp	r2, #73	; 0x49
 80046b2:	d023      	beq.n	80046fc <_strtod_l+0x344>
 80046b4:	2a4e      	cmp	r2, #78	; 0x4e
 80046b6:	f47f aedc 	bne.w	8004472 <_strtod_l+0xba>
 80046ba:	499d      	ldr	r1, [pc, #628]	; (8004930 <_strtod_l+0x578>)
 80046bc:	a819      	add	r0, sp, #100	; 0x64
 80046be:	f001 fe3b 	bl	8006338 <__match>
 80046c2:	2800      	cmp	r0, #0
 80046c4:	f43f aed5 	beq.w	8004472 <_strtod_l+0xba>
 80046c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	2b28      	cmp	r3, #40	; 0x28
 80046ce:	d12c      	bne.n	800472a <_strtod_l+0x372>
 80046d0:	4998      	ldr	r1, [pc, #608]	; (8004934 <_strtod_l+0x57c>)
 80046d2:	aa1c      	add	r2, sp, #112	; 0x70
 80046d4:	a819      	add	r0, sp, #100	; 0x64
 80046d6:	f001 fe43 	bl	8006360 <__hexnan>
 80046da:	2805      	cmp	r0, #5
 80046dc:	d125      	bne.n	800472a <_strtod_l+0x372>
 80046de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80046e0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80046e4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80046e8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80046ec:	e6a5      	b.n	800443a <_strtod_l+0x82>
 80046ee:	fb0e 2c0c 	mla	ip, lr, ip, r2
 80046f2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80046f6:	e7bc      	b.n	8004672 <_strtod_l+0x2ba>
 80046f8:	2a6e      	cmp	r2, #110	; 0x6e
 80046fa:	e7dc      	b.n	80046b6 <_strtod_l+0x2fe>
 80046fc:	498e      	ldr	r1, [pc, #568]	; (8004938 <_strtod_l+0x580>)
 80046fe:	a819      	add	r0, sp, #100	; 0x64
 8004700:	f001 fe1a 	bl	8006338 <__match>
 8004704:	2800      	cmp	r0, #0
 8004706:	f43f aeb4 	beq.w	8004472 <_strtod_l+0xba>
 800470a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800470c:	498b      	ldr	r1, [pc, #556]	; (800493c <_strtod_l+0x584>)
 800470e:	3b01      	subs	r3, #1
 8004710:	a819      	add	r0, sp, #100	; 0x64
 8004712:	9319      	str	r3, [sp, #100]	; 0x64
 8004714:	f001 fe10 	bl	8006338 <__match>
 8004718:	b910      	cbnz	r0, 8004720 <_strtod_l+0x368>
 800471a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800471c:	3301      	adds	r3, #1
 800471e:	9319      	str	r3, [sp, #100]	; 0x64
 8004720:	f04f 0800 	mov.w	r8, #0
 8004724:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8004940 <_strtod_l+0x588>
 8004728:	e687      	b.n	800443a <_strtod_l+0x82>
 800472a:	4886      	ldr	r0, [pc, #536]	; (8004944 <_strtod_l+0x58c>)
 800472c:	f003 f93c 	bl	80079a8 <nan>
 8004730:	4680      	mov	r8, r0
 8004732:	4689      	mov	r9, r1
 8004734:	e681      	b.n	800443a <_strtod_l+0x82>
 8004736:	9b04      	ldr	r3, [sp, #16]
 8004738:	f1bb 0f00 	cmp.w	fp, #0
 800473c:	bf08      	it	eq
 800473e:	46a3      	moveq	fp, r4
 8004740:	1aeb      	subs	r3, r5, r3
 8004742:	2c10      	cmp	r4, #16
 8004744:	9806      	ldr	r0, [sp, #24]
 8004746:	4626      	mov	r6, r4
 8004748:	9307      	str	r3, [sp, #28]
 800474a:	bfa8      	it	ge
 800474c:	2610      	movge	r6, #16
 800474e:	f7fb fe49 	bl	80003e4 <__aeabi_ui2d>
 8004752:	2c09      	cmp	r4, #9
 8004754:	4680      	mov	r8, r0
 8004756:	4689      	mov	r9, r1
 8004758:	dd13      	ble.n	8004782 <_strtod_l+0x3ca>
 800475a:	4b7b      	ldr	r3, [pc, #492]	; (8004948 <_strtod_l+0x590>)
 800475c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004760:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004764:	f7fb feb8 	bl	80004d8 <__aeabi_dmul>
 8004768:	4680      	mov	r8, r0
 800476a:	9805      	ldr	r0, [sp, #20]
 800476c:	4689      	mov	r9, r1
 800476e:	f7fb fe39 	bl	80003e4 <__aeabi_ui2d>
 8004772:	4602      	mov	r2, r0
 8004774:	460b      	mov	r3, r1
 8004776:	4640      	mov	r0, r8
 8004778:	4649      	mov	r1, r9
 800477a:	f7fb fcf7 	bl	800016c <__adddf3>
 800477e:	4680      	mov	r8, r0
 8004780:	4689      	mov	r9, r1
 8004782:	2c0f      	cmp	r4, #15
 8004784:	dc36      	bgt.n	80047f4 <_strtod_l+0x43c>
 8004786:	9b07      	ldr	r3, [sp, #28]
 8004788:	2b00      	cmp	r3, #0
 800478a:	f43f ae56 	beq.w	800443a <_strtod_l+0x82>
 800478e:	dd22      	ble.n	80047d6 <_strtod_l+0x41e>
 8004790:	2b16      	cmp	r3, #22
 8004792:	dc09      	bgt.n	80047a8 <_strtod_l+0x3f0>
 8004794:	496c      	ldr	r1, [pc, #432]	; (8004948 <_strtod_l+0x590>)
 8004796:	4642      	mov	r2, r8
 8004798:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800479c:	464b      	mov	r3, r9
 800479e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047a2:	f7fb fe99 	bl	80004d8 <__aeabi_dmul>
 80047a6:	e7c3      	b.n	8004730 <_strtod_l+0x378>
 80047a8:	9a07      	ldr	r2, [sp, #28]
 80047aa:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80047ae:	4293      	cmp	r3, r2
 80047b0:	db20      	blt.n	80047f4 <_strtod_l+0x43c>
 80047b2:	4d65      	ldr	r5, [pc, #404]	; (8004948 <_strtod_l+0x590>)
 80047b4:	f1c4 040f 	rsb	r4, r4, #15
 80047b8:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80047bc:	4642      	mov	r2, r8
 80047be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047c2:	464b      	mov	r3, r9
 80047c4:	f7fb fe88 	bl	80004d8 <__aeabi_dmul>
 80047c8:	9b07      	ldr	r3, [sp, #28]
 80047ca:	1b1c      	subs	r4, r3, r4
 80047cc:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80047d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80047d4:	e7e5      	b.n	80047a2 <_strtod_l+0x3ea>
 80047d6:	9b07      	ldr	r3, [sp, #28]
 80047d8:	3316      	adds	r3, #22
 80047da:	db0b      	blt.n	80047f4 <_strtod_l+0x43c>
 80047dc:	9b04      	ldr	r3, [sp, #16]
 80047de:	4640      	mov	r0, r8
 80047e0:	1b5d      	subs	r5, r3, r5
 80047e2:	4b59      	ldr	r3, [pc, #356]	; (8004948 <_strtod_l+0x590>)
 80047e4:	4649      	mov	r1, r9
 80047e6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80047ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 80047ee:	f7fb ff9d 	bl	800072c <__aeabi_ddiv>
 80047f2:	e79d      	b.n	8004730 <_strtod_l+0x378>
 80047f4:	9b07      	ldr	r3, [sp, #28]
 80047f6:	1ba6      	subs	r6, r4, r6
 80047f8:	441e      	add	r6, r3
 80047fa:	2e00      	cmp	r6, #0
 80047fc:	dd74      	ble.n	80048e8 <_strtod_l+0x530>
 80047fe:	f016 030f 	ands.w	r3, r6, #15
 8004802:	d00a      	beq.n	800481a <_strtod_l+0x462>
 8004804:	4950      	ldr	r1, [pc, #320]	; (8004948 <_strtod_l+0x590>)
 8004806:	4642      	mov	r2, r8
 8004808:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800480c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004810:	464b      	mov	r3, r9
 8004812:	f7fb fe61 	bl	80004d8 <__aeabi_dmul>
 8004816:	4680      	mov	r8, r0
 8004818:	4689      	mov	r9, r1
 800481a:	f036 060f 	bics.w	r6, r6, #15
 800481e:	d052      	beq.n	80048c6 <_strtod_l+0x50e>
 8004820:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8004824:	dd27      	ble.n	8004876 <_strtod_l+0x4be>
 8004826:	f04f 0b00 	mov.w	fp, #0
 800482a:	f8cd b010 	str.w	fp, [sp, #16]
 800482e:	f8cd b020 	str.w	fp, [sp, #32]
 8004832:	f8cd b018 	str.w	fp, [sp, #24]
 8004836:	2322      	movs	r3, #34	; 0x22
 8004838:	f04f 0800 	mov.w	r8, #0
 800483c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8004940 <_strtod_l+0x588>
 8004840:	f8ca 3000 	str.w	r3, [sl]
 8004844:	9b08      	ldr	r3, [sp, #32]
 8004846:	2b00      	cmp	r3, #0
 8004848:	f43f adf7 	beq.w	800443a <_strtod_l+0x82>
 800484c:	4650      	mov	r0, sl
 800484e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004850:	f001 feae 	bl	80065b0 <_Bfree>
 8004854:	4650      	mov	r0, sl
 8004856:	9906      	ldr	r1, [sp, #24]
 8004858:	f001 feaa 	bl	80065b0 <_Bfree>
 800485c:	4650      	mov	r0, sl
 800485e:	9904      	ldr	r1, [sp, #16]
 8004860:	f001 fea6 	bl	80065b0 <_Bfree>
 8004864:	4650      	mov	r0, sl
 8004866:	9908      	ldr	r1, [sp, #32]
 8004868:	f001 fea2 	bl	80065b0 <_Bfree>
 800486c:	4659      	mov	r1, fp
 800486e:	4650      	mov	r0, sl
 8004870:	f001 fe9e 	bl	80065b0 <_Bfree>
 8004874:	e5e1      	b.n	800443a <_strtod_l+0x82>
 8004876:	4b35      	ldr	r3, [pc, #212]	; (800494c <_strtod_l+0x594>)
 8004878:	4640      	mov	r0, r8
 800487a:	9305      	str	r3, [sp, #20]
 800487c:	2300      	movs	r3, #0
 800487e:	4649      	mov	r1, r9
 8004880:	461f      	mov	r7, r3
 8004882:	1136      	asrs	r6, r6, #4
 8004884:	2e01      	cmp	r6, #1
 8004886:	dc21      	bgt.n	80048cc <_strtod_l+0x514>
 8004888:	b10b      	cbz	r3, 800488e <_strtod_l+0x4d6>
 800488a:	4680      	mov	r8, r0
 800488c:	4689      	mov	r9, r1
 800488e:	4b2f      	ldr	r3, [pc, #188]	; (800494c <_strtod_l+0x594>)
 8004890:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8004894:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8004898:	4642      	mov	r2, r8
 800489a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800489e:	464b      	mov	r3, r9
 80048a0:	f7fb fe1a 	bl	80004d8 <__aeabi_dmul>
 80048a4:	4b26      	ldr	r3, [pc, #152]	; (8004940 <_strtod_l+0x588>)
 80048a6:	460a      	mov	r2, r1
 80048a8:	400b      	ands	r3, r1
 80048aa:	4929      	ldr	r1, [pc, #164]	; (8004950 <_strtod_l+0x598>)
 80048ac:	4680      	mov	r8, r0
 80048ae:	428b      	cmp	r3, r1
 80048b0:	d8b9      	bhi.n	8004826 <_strtod_l+0x46e>
 80048b2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80048b6:	428b      	cmp	r3, r1
 80048b8:	bf86      	itte	hi
 80048ba:	f04f 38ff 	movhi.w	r8, #4294967295
 80048be:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8004954 <_strtod_l+0x59c>
 80048c2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80048c6:	2300      	movs	r3, #0
 80048c8:	9305      	str	r3, [sp, #20]
 80048ca:	e07f      	b.n	80049cc <_strtod_l+0x614>
 80048cc:	07f2      	lsls	r2, r6, #31
 80048ce:	d505      	bpl.n	80048dc <_strtod_l+0x524>
 80048d0:	9b05      	ldr	r3, [sp, #20]
 80048d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d6:	f7fb fdff 	bl	80004d8 <__aeabi_dmul>
 80048da:	2301      	movs	r3, #1
 80048dc:	9a05      	ldr	r2, [sp, #20]
 80048de:	3701      	adds	r7, #1
 80048e0:	3208      	adds	r2, #8
 80048e2:	1076      	asrs	r6, r6, #1
 80048e4:	9205      	str	r2, [sp, #20]
 80048e6:	e7cd      	b.n	8004884 <_strtod_l+0x4cc>
 80048e8:	d0ed      	beq.n	80048c6 <_strtod_l+0x50e>
 80048ea:	4276      	negs	r6, r6
 80048ec:	f016 020f 	ands.w	r2, r6, #15
 80048f0:	d00a      	beq.n	8004908 <_strtod_l+0x550>
 80048f2:	4b15      	ldr	r3, [pc, #84]	; (8004948 <_strtod_l+0x590>)
 80048f4:	4640      	mov	r0, r8
 80048f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80048fa:	4649      	mov	r1, r9
 80048fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004900:	f7fb ff14 	bl	800072c <__aeabi_ddiv>
 8004904:	4680      	mov	r8, r0
 8004906:	4689      	mov	r9, r1
 8004908:	1136      	asrs	r6, r6, #4
 800490a:	d0dc      	beq.n	80048c6 <_strtod_l+0x50e>
 800490c:	2e1f      	cmp	r6, #31
 800490e:	dd23      	ble.n	8004958 <_strtod_l+0x5a0>
 8004910:	f04f 0b00 	mov.w	fp, #0
 8004914:	f8cd b010 	str.w	fp, [sp, #16]
 8004918:	f8cd b020 	str.w	fp, [sp, #32]
 800491c:	f8cd b018 	str.w	fp, [sp, #24]
 8004920:	2322      	movs	r3, #34	; 0x22
 8004922:	f04f 0800 	mov.w	r8, #0
 8004926:	f04f 0900 	mov.w	r9, #0
 800492a:	f8ca 3000 	str.w	r3, [sl]
 800492e:	e789      	b.n	8004844 <_strtod_l+0x48c>
 8004930:	08008e39 	.word	0x08008e39
 8004934:	08008e78 	.word	0x08008e78
 8004938:	08008e31 	.word	0x08008e31
 800493c:	08008fbc 	.word	0x08008fbc
 8004940:	7ff00000 	.word	0x7ff00000
 8004944:	08009283 	.word	0x08009283
 8004948:	08009148 	.word	0x08009148
 800494c:	08009120 	.word	0x08009120
 8004950:	7ca00000 	.word	0x7ca00000
 8004954:	7fefffff 	.word	0x7fefffff
 8004958:	f016 0310 	ands.w	r3, r6, #16
 800495c:	bf18      	it	ne
 800495e:	236a      	movne	r3, #106	; 0x6a
 8004960:	4640      	mov	r0, r8
 8004962:	9305      	str	r3, [sp, #20]
 8004964:	4649      	mov	r1, r9
 8004966:	2300      	movs	r3, #0
 8004968:	4fb0      	ldr	r7, [pc, #704]	; (8004c2c <_strtod_l+0x874>)
 800496a:	07f2      	lsls	r2, r6, #31
 800496c:	d504      	bpl.n	8004978 <_strtod_l+0x5c0>
 800496e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004972:	f7fb fdb1 	bl	80004d8 <__aeabi_dmul>
 8004976:	2301      	movs	r3, #1
 8004978:	1076      	asrs	r6, r6, #1
 800497a:	f107 0708 	add.w	r7, r7, #8
 800497e:	d1f4      	bne.n	800496a <_strtod_l+0x5b2>
 8004980:	b10b      	cbz	r3, 8004986 <_strtod_l+0x5ce>
 8004982:	4680      	mov	r8, r0
 8004984:	4689      	mov	r9, r1
 8004986:	9b05      	ldr	r3, [sp, #20]
 8004988:	b1c3      	cbz	r3, 80049bc <_strtod_l+0x604>
 800498a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800498e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004992:	2b00      	cmp	r3, #0
 8004994:	4649      	mov	r1, r9
 8004996:	dd11      	ble.n	80049bc <_strtod_l+0x604>
 8004998:	2b1f      	cmp	r3, #31
 800499a:	f340 8127 	ble.w	8004bec <_strtod_l+0x834>
 800499e:	2b34      	cmp	r3, #52	; 0x34
 80049a0:	bfd8      	it	le
 80049a2:	f04f 33ff 	movle.w	r3, #4294967295
 80049a6:	f04f 0800 	mov.w	r8, #0
 80049aa:	bfcf      	iteee	gt
 80049ac:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80049b0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80049b4:	fa03 f202 	lslle.w	r2, r3, r2
 80049b8:	ea02 0901 	andle.w	r9, r2, r1
 80049bc:	2200      	movs	r2, #0
 80049be:	2300      	movs	r3, #0
 80049c0:	4640      	mov	r0, r8
 80049c2:	4649      	mov	r1, r9
 80049c4:	f7fb fff0 	bl	80009a8 <__aeabi_dcmpeq>
 80049c8:	2800      	cmp	r0, #0
 80049ca:	d1a1      	bne.n	8004910 <_strtod_l+0x558>
 80049cc:	9b06      	ldr	r3, [sp, #24]
 80049ce:	465a      	mov	r2, fp
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	4650      	mov	r0, sl
 80049d4:	4623      	mov	r3, r4
 80049d6:	9908      	ldr	r1, [sp, #32]
 80049d8:	f001 fe52 	bl	8006680 <__s2b>
 80049dc:	9008      	str	r0, [sp, #32]
 80049de:	2800      	cmp	r0, #0
 80049e0:	f43f af21 	beq.w	8004826 <_strtod_l+0x46e>
 80049e4:	9b04      	ldr	r3, [sp, #16]
 80049e6:	f04f 0b00 	mov.w	fp, #0
 80049ea:	1b5d      	subs	r5, r3, r5
 80049ec:	9b07      	ldr	r3, [sp, #28]
 80049ee:	f8cd b010 	str.w	fp, [sp, #16]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	bfb4      	ite	lt
 80049f6:	462b      	movlt	r3, r5
 80049f8:	2300      	movge	r3, #0
 80049fa:	930e      	str	r3, [sp, #56]	; 0x38
 80049fc:	9b07      	ldr	r3, [sp, #28]
 80049fe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004a02:	9314      	str	r3, [sp, #80]	; 0x50
 8004a04:	9b08      	ldr	r3, [sp, #32]
 8004a06:	4650      	mov	r0, sl
 8004a08:	6859      	ldr	r1, [r3, #4]
 8004a0a:	f001 fd91 	bl	8006530 <_Balloc>
 8004a0e:	9006      	str	r0, [sp, #24]
 8004a10:	2800      	cmp	r0, #0
 8004a12:	f43f af10 	beq.w	8004836 <_strtod_l+0x47e>
 8004a16:	9b08      	ldr	r3, [sp, #32]
 8004a18:	300c      	adds	r0, #12
 8004a1a:	691a      	ldr	r2, [r3, #16]
 8004a1c:	f103 010c 	add.w	r1, r3, #12
 8004a20:	3202      	adds	r2, #2
 8004a22:	0092      	lsls	r2, r2, #2
 8004a24:	f001 fd76 	bl	8006514 <memcpy>
 8004a28:	ab1c      	add	r3, sp, #112	; 0x70
 8004a2a:	9301      	str	r3, [sp, #4]
 8004a2c:	ab1b      	add	r3, sp, #108	; 0x6c
 8004a2e:	9300      	str	r3, [sp, #0]
 8004a30:	4642      	mov	r2, r8
 8004a32:	464b      	mov	r3, r9
 8004a34:	4650      	mov	r0, sl
 8004a36:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8004a3a:	f002 f963 	bl	8006d04 <__d2b>
 8004a3e:	901a      	str	r0, [sp, #104]	; 0x68
 8004a40:	2800      	cmp	r0, #0
 8004a42:	f43f aef8 	beq.w	8004836 <_strtod_l+0x47e>
 8004a46:	2101      	movs	r1, #1
 8004a48:	4650      	mov	r0, sl
 8004a4a:	f001 feb1 	bl	80067b0 <__i2b>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	9004      	str	r0, [sp, #16]
 8004a52:	2800      	cmp	r0, #0
 8004a54:	f43f aeef 	beq.w	8004836 <_strtod_l+0x47e>
 8004a58:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004a5a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004a5c:	2d00      	cmp	r5, #0
 8004a5e:	bfab      	itete	ge
 8004a60:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004a62:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8004a64:	18ee      	addge	r6, r5, r3
 8004a66:	1b5c      	sublt	r4, r3, r5
 8004a68:	9b05      	ldr	r3, [sp, #20]
 8004a6a:	bfa8      	it	ge
 8004a6c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8004a6e:	eba5 0503 	sub.w	r5, r5, r3
 8004a72:	4415      	add	r5, r2
 8004a74:	4b6e      	ldr	r3, [pc, #440]	; (8004c30 <_strtod_l+0x878>)
 8004a76:	f105 35ff 	add.w	r5, r5, #4294967295
 8004a7a:	bfb8      	it	lt
 8004a7c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8004a7e:	429d      	cmp	r5, r3
 8004a80:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004a84:	f280 80c4 	bge.w	8004c10 <_strtod_l+0x858>
 8004a88:	1b5b      	subs	r3, r3, r5
 8004a8a:	2b1f      	cmp	r3, #31
 8004a8c:	f04f 0701 	mov.w	r7, #1
 8004a90:	eba2 0203 	sub.w	r2, r2, r3
 8004a94:	f300 80b1 	bgt.w	8004bfa <_strtod_l+0x842>
 8004a98:	2500      	movs	r5, #0
 8004a9a:	fa07 f303 	lsl.w	r3, r7, r3
 8004a9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004aa0:	18b7      	adds	r7, r6, r2
 8004aa2:	9b05      	ldr	r3, [sp, #20]
 8004aa4:	42be      	cmp	r6, r7
 8004aa6:	4414      	add	r4, r2
 8004aa8:	441c      	add	r4, r3
 8004aaa:	4633      	mov	r3, r6
 8004aac:	bfa8      	it	ge
 8004aae:	463b      	movge	r3, r7
 8004ab0:	42a3      	cmp	r3, r4
 8004ab2:	bfa8      	it	ge
 8004ab4:	4623      	movge	r3, r4
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	bfc2      	ittt	gt
 8004aba:	1aff      	subgt	r7, r7, r3
 8004abc:	1ae4      	subgt	r4, r4, r3
 8004abe:	1af6      	subgt	r6, r6, r3
 8004ac0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	dd17      	ble.n	8004af6 <_strtod_l+0x73e>
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	4650      	mov	r0, sl
 8004aca:	9904      	ldr	r1, [sp, #16]
 8004acc:	f001 ff2e 	bl	800692c <__pow5mult>
 8004ad0:	9004      	str	r0, [sp, #16]
 8004ad2:	2800      	cmp	r0, #0
 8004ad4:	f43f aeaf 	beq.w	8004836 <_strtod_l+0x47e>
 8004ad8:	4601      	mov	r1, r0
 8004ada:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004adc:	4650      	mov	r0, sl
 8004ade:	f001 fe7d 	bl	80067dc <__multiply>
 8004ae2:	9009      	str	r0, [sp, #36]	; 0x24
 8004ae4:	2800      	cmp	r0, #0
 8004ae6:	f43f aea6 	beq.w	8004836 <_strtod_l+0x47e>
 8004aea:	4650      	mov	r0, sl
 8004aec:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004aee:	f001 fd5f 	bl	80065b0 <_Bfree>
 8004af2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004af4:	931a      	str	r3, [sp, #104]	; 0x68
 8004af6:	2f00      	cmp	r7, #0
 8004af8:	f300 808e 	bgt.w	8004c18 <_strtod_l+0x860>
 8004afc:	9b07      	ldr	r3, [sp, #28]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	dd08      	ble.n	8004b14 <_strtod_l+0x75c>
 8004b02:	4650      	mov	r0, sl
 8004b04:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004b06:	9906      	ldr	r1, [sp, #24]
 8004b08:	f001 ff10 	bl	800692c <__pow5mult>
 8004b0c:	9006      	str	r0, [sp, #24]
 8004b0e:	2800      	cmp	r0, #0
 8004b10:	f43f ae91 	beq.w	8004836 <_strtod_l+0x47e>
 8004b14:	2c00      	cmp	r4, #0
 8004b16:	dd08      	ble.n	8004b2a <_strtod_l+0x772>
 8004b18:	4622      	mov	r2, r4
 8004b1a:	4650      	mov	r0, sl
 8004b1c:	9906      	ldr	r1, [sp, #24]
 8004b1e:	f001 ff5f 	bl	80069e0 <__lshift>
 8004b22:	9006      	str	r0, [sp, #24]
 8004b24:	2800      	cmp	r0, #0
 8004b26:	f43f ae86 	beq.w	8004836 <_strtod_l+0x47e>
 8004b2a:	2e00      	cmp	r6, #0
 8004b2c:	dd08      	ble.n	8004b40 <_strtod_l+0x788>
 8004b2e:	4632      	mov	r2, r6
 8004b30:	4650      	mov	r0, sl
 8004b32:	9904      	ldr	r1, [sp, #16]
 8004b34:	f001 ff54 	bl	80069e0 <__lshift>
 8004b38:	9004      	str	r0, [sp, #16]
 8004b3a:	2800      	cmp	r0, #0
 8004b3c:	f43f ae7b 	beq.w	8004836 <_strtod_l+0x47e>
 8004b40:	4650      	mov	r0, sl
 8004b42:	9a06      	ldr	r2, [sp, #24]
 8004b44:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004b46:	f001 ffd7 	bl	8006af8 <__mdiff>
 8004b4a:	4683      	mov	fp, r0
 8004b4c:	2800      	cmp	r0, #0
 8004b4e:	f43f ae72 	beq.w	8004836 <_strtod_l+0x47e>
 8004b52:	2400      	movs	r4, #0
 8004b54:	68c3      	ldr	r3, [r0, #12]
 8004b56:	9904      	ldr	r1, [sp, #16]
 8004b58:	60c4      	str	r4, [r0, #12]
 8004b5a:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b5c:	f001 ffb0 	bl	8006ac0 <__mcmp>
 8004b60:	42a0      	cmp	r0, r4
 8004b62:	da6b      	bge.n	8004c3c <_strtod_l+0x884>
 8004b64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b66:	ea53 0308 	orrs.w	r3, r3, r8
 8004b6a:	f040 8091 	bne.w	8004c90 <_strtod_l+0x8d8>
 8004b6e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	f040 808c 	bne.w	8004c90 <_strtod_l+0x8d8>
 8004b78:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004b7c:	0d1b      	lsrs	r3, r3, #20
 8004b7e:	051b      	lsls	r3, r3, #20
 8004b80:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004b84:	f240 8084 	bls.w	8004c90 <_strtod_l+0x8d8>
 8004b88:	f8db 3014 	ldr.w	r3, [fp, #20]
 8004b8c:	b91b      	cbnz	r3, 8004b96 <_strtod_l+0x7de>
 8004b8e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	dd7c      	ble.n	8004c90 <_strtod_l+0x8d8>
 8004b96:	4659      	mov	r1, fp
 8004b98:	2201      	movs	r2, #1
 8004b9a:	4650      	mov	r0, sl
 8004b9c:	f001 ff20 	bl	80069e0 <__lshift>
 8004ba0:	9904      	ldr	r1, [sp, #16]
 8004ba2:	4683      	mov	fp, r0
 8004ba4:	f001 ff8c 	bl	8006ac0 <__mcmp>
 8004ba8:	2800      	cmp	r0, #0
 8004baa:	dd71      	ble.n	8004c90 <_strtod_l+0x8d8>
 8004bac:	9905      	ldr	r1, [sp, #20]
 8004bae:	464b      	mov	r3, r9
 8004bb0:	4a20      	ldr	r2, [pc, #128]	; (8004c34 <_strtod_l+0x87c>)
 8004bb2:	2900      	cmp	r1, #0
 8004bb4:	f000 808c 	beq.w	8004cd0 <_strtod_l+0x918>
 8004bb8:	ea02 0109 	and.w	r1, r2, r9
 8004bbc:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004bc0:	f300 8086 	bgt.w	8004cd0 <_strtod_l+0x918>
 8004bc4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004bc8:	f77f aeaa 	ble.w	8004920 <_strtod_l+0x568>
 8004bcc:	4640      	mov	r0, r8
 8004bce:	4649      	mov	r1, r9
 8004bd0:	4b19      	ldr	r3, [pc, #100]	; (8004c38 <_strtod_l+0x880>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f7fb fc80 	bl	80004d8 <__aeabi_dmul>
 8004bd8:	460b      	mov	r3, r1
 8004bda:	4303      	orrs	r3, r0
 8004bdc:	bf08      	it	eq
 8004bde:	2322      	moveq	r3, #34	; 0x22
 8004be0:	4680      	mov	r8, r0
 8004be2:	4689      	mov	r9, r1
 8004be4:	bf08      	it	eq
 8004be6:	f8ca 3000 	streq.w	r3, [sl]
 8004bea:	e62f      	b.n	800484c <_strtod_l+0x494>
 8004bec:	f04f 32ff 	mov.w	r2, #4294967295
 8004bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf4:	ea03 0808 	and.w	r8, r3, r8
 8004bf8:	e6e0      	b.n	80049bc <_strtod_l+0x604>
 8004bfa:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8004bfe:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8004c02:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8004c06:	35e2      	adds	r5, #226	; 0xe2
 8004c08:	fa07 f505 	lsl.w	r5, r7, r5
 8004c0c:	970f      	str	r7, [sp, #60]	; 0x3c
 8004c0e:	e747      	b.n	8004aa0 <_strtod_l+0x6e8>
 8004c10:	2301      	movs	r3, #1
 8004c12:	2500      	movs	r5, #0
 8004c14:	930f      	str	r3, [sp, #60]	; 0x3c
 8004c16:	e743      	b.n	8004aa0 <_strtod_l+0x6e8>
 8004c18:	463a      	mov	r2, r7
 8004c1a:	4650      	mov	r0, sl
 8004c1c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004c1e:	f001 fedf 	bl	80069e0 <__lshift>
 8004c22:	901a      	str	r0, [sp, #104]	; 0x68
 8004c24:	2800      	cmp	r0, #0
 8004c26:	f47f af69 	bne.w	8004afc <_strtod_l+0x744>
 8004c2a:	e604      	b.n	8004836 <_strtod_l+0x47e>
 8004c2c:	08008e90 	.word	0x08008e90
 8004c30:	fffffc02 	.word	0xfffffc02
 8004c34:	7ff00000 	.word	0x7ff00000
 8004c38:	39500000 	.word	0x39500000
 8004c3c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004c40:	d165      	bne.n	8004d0e <_strtod_l+0x956>
 8004c42:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004c44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004c48:	b35a      	cbz	r2, 8004ca2 <_strtod_l+0x8ea>
 8004c4a:	4a99      	ldr	r2, [pc, #612]	; (8004eb0 <_strtod_l+0xaf8>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d12b      	bne.n	8004ca8 <_strtod_l+0x8f0>
 8004c50:	9b05      	ldr	r3, [sp, #20]
 8004c52:	4641      	mov	r1, r8
 8004c54:	b303      	cbz	r3, 8004c98 <_strtod_l+0x8e0>
 8004c56:	464a      	mov	r2, r9
 8004c58:	4b96      	ldr	r3, [pc, #600]	; (8004eb4 <_strtod_l+0xafc>)
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004c60:	f04f 32ff 	mov.w	r2, #4294967295
 8004c64:	d81b      	bhi.n	8004c9e <_strtod_l+0x8e6>
 8004c66:	0d1b      	lsrs	r3, r3, #20
 8004c68:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c70:	4299      	cmp	r1, r3
 8004c72:	d119      	bne.n	8004ca8 <_strtod_l+0x8f0>
 8004c74:	4b90      	ldr	r3, [pc, #576]	; (8004eb8 <_strtod_l+0xb00>)
 8004c76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d102      	bne.n	8004c82 <_strtod_l+0x8ca>
 8004c7c:	3101      	adds	r1, #1
 8004c7e:	f43f adda 	beq.w	8004836 <_strtod_l+0x47e>
 8004c82:	f04f 0800 	mov.w	r8, #0
 8004c86:	4b8b      	ldr	r3, [pc, #556]	; (8004eb4 <_strtod_l+0xafc>)
 8004c88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c8a:	401a      	ands	r2, r3
 8004c8c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8004c90:	9b05      	ldr	r3, [sp, #20]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d19a      	bne.n	8004bcc <_strtod_l+0x814>
 8004c96:	e5d9      	b.n	800484c <_strtod_l+0x494>
 8004c98:	f04f 33ff 	mov.w	r3, #4294967295
 8004c9c:	e7e8      	b.n	8004c70 <_strtod_l+0x8b8>
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	e7e6      	b.n	8004c70 <_strtod_l+0x8b8>
 8004ca2:	ea53 0308 	orrs.w	r3, r3, r8
 8004ca6:	d081      	beq.n	8004bac <_strtod_l+0x7f4>
 8004ca8:	b1e5      	cbz	r5, 8004ce4 <_strtod_l+0x92c>
 8004caa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cac:	421d      	tst	r5, r3
 8004cae:	d0ef      	beq.n	8004c90 <_strtod_l+0x8d8>
 8004cb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004cb2:	4640      	mov	r0, r8
 8004cb4:	4649      	mov	r1, r9
 8004cb6:	9a05      	ldr	r2, [sp, #20]
 8004cb8:	b1c3      	cbz	r3, 8004cec <_strtod_l+0x934>
 8004cba:	f7ff fb5c 	bl	8004376 <sulp>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	460b      	mov	r3, r1
 8004cc2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004cc6:	f7fb fa51 	bl	800016c <__adddf3>
 8004cca:	4680      	mov	r8, r0
 8004ccc:	4689      	mov	r9, r1
 8004cce:	e7df      	b.n	8004c90 <_strtod_l+0x8d8>
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004cd6:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8004cda:	f04f 38ff 	mov.w	r8, #4294967295
 8004cde:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8004ce2:	e7d5      	b.n	8004c90 <_strtod_l+0x8d8>
 8004ce4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ce6:	ea13 0f08 	tst.w	r3, r8
 8004cea:	e7e0      	b.n	8004cae <_strtod_l+0x8f6>
 8004cec:	f7ff fb43 	bl	8004376 <sulp>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004cf8:	f7fb fa36 	bl	8000168 <__aeabi_dsub>
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	2300      	movs	r3, #0
 8004d00:	4680      	mov	r8, r0
 8004d02:	4689      	mov	r9, r1
 8004d04:	f7fb fe50 	bl	80009a8 <__aeabi_dcmpeq>
 8004d08:	2800      	cmp	r0, #0
 8004d0a:	d0c1      	beq.n	8004c90 <_strtod_l+0x8d8>
 8004d0c:	e608      	b.n	8004920 <_strtod_l+0x568>
 8004d0e:	4658      	mov	r0, fp
 8004d10:	9904      	ldr	r1, [sp, #16]
 8004d12:	f002 f853 	bl	8006dbc <__ratio>
 8004d16:	2200      	movs	r2, #0
 8004d18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d1c:	4606      	mov	r6, r0
 8004d1e:	460f      	mov	r7, r1
 8004d20:	f7fb fe56 	bl	80009d0 <__aeabi_dcmple>
 8004d24:	2800      	cmp	r0, #0
 8004d26:	d070      	beq.n	8004e0a <_strtod_l+0xa52>
 8004d28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d042      	beq.n	8004db4 <_strtod_l+0x9fc>
 8004d2e:	2600      	movs	r6, #0
 8004d30:	4f62      	ldr	r7, [pc, #392]	; (8004ebc <_strtod_l+0xb04>)
 8004d32:	4d62      	ldr	r5, [pc, #392]	; (8004ebc <_strtod_l+0xb04>)
 8004d34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004d3a:	0d1b      	lsrs	r3, r3, #20
 8004d3c:	051b      	lsls	r3, r3, #20
 8004d3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004d40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004d42:	4b5f      	ldr	r3, [pc, #380]	; (8004ec0 <_strtod_l+0xb08>)
 8004d44:	429a      	cmp	r2, r3
 8004d46:	f040 80c3 	bne.w	8004ed0 <_strtod_l+0xb18>
 8004d4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d4c:	4640      	mov	r0, r8
 8004d4e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8004d52:	4649      	mov	r1, r9
 8004d54:	f001 ff5c 	bl	8006c10 <__ulp>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	4630      	mov	r0, r6
 8004d5e:	4639      	mov	r1, r7
 8004d60:	f7fb fbba 	bl	80004d8 <__aeabi_dmul>
 8004d64:	4642      	mov	r2, r8
 8004d66:	464b      	mov	r3, r9
 8004d68:	f7fb fa00 	bl	800016c <__adddf3>
 8004d6c:	460b      	mov	r3, r1
 8004d6e:	4951      	ldr	r1, [pc, #324]	; (8004eb4 <_strtod_l+0xafc>)
 8004d70:	4a54      	ldr	r2, [pc, #336]	; (8004ec4 <_strtod_l+0xb0c>)
 8004d72:	4019      	ands	r1, r3
 8004d74:	4291      	cmp	r1, r2
 8004d76:	4680      	mov	r8, r0
 8004d78:	d95d      	bls.n	8004e36 <_strtod_l+0xa7e>
 8004d7a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004d7c:	4b4e      	ldr	r3, [pc, #312]	; (8004eb8 <_strtod_l+0xb00>)
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d103      	bne.n	8004d8a <_strtod_l+0x9d2>
 8004d82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d84:	3301      	adds	r3, #1
 8004d86:	f43f ad56 	beq.w	8004836 <_strtod_l+0x47e>
 8004d8a:	f04f 38ff 	mov.w	r8, #4294967295
 8004d8e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8004eb8 <_strtod_l+0xb00>
 8004d92:	4650      	mov	r0, sl
 8004d94:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004d96:	f001 fc0b 	bl	80065b0 <_Bfree>
 8004d9a:	4650      	mov	r0, sl
 8004d9c:	9906      	ldr	r1, [sp, #24]
 8004d9e:	f001 fc07 	bl	80065b0 <_Bfree>
 8004da2:	4650      	mov	r0, sl
 8004da4:	9904      	ldr	r1, [sp, #16]
 8004da6:	f001 fc03 	bl	80065b0 <_Bfree>
 8004daa:	4659      	mov	r1, fp
 8004dac:	4650      	mov	r0, sl
 8004dae:	f001 fbff 	bl	80065b0 <_Bfree>
 8004db2:	e627      	b.n	8004a04 <_strtod_l+0x64c>
 8004db4:	f1b8 0f00 	cmp.w	r8, #0
 8004db8:	d119      	bne.n	8004dee <_strtod_l+0xa36>
 8004dba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004dc0:	b9e3      	cbnz	r3, 8004dfc <_strtod_l+0xa44>
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	4630      	mov	r0, r6
 8004dc6:	4639      	mov	r1, r7
 8004dc8:	4b3c      	ldr	r3, [pc, #240]	; (8004ebc <_strtod_l+0xb04>)
 8004dca:	f7fb fdf7 	bl	80009bc <__aeabi_dcmplt>
 8004dce:	b9c8      	cbnz	r0, 8004e04 <_strtod_l+0xa4c>
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	4630      	mov	r0, r6
 8004dd4:	4639      	mov	r1, r7
 8004dd6:	4b3c      	ldr	r3, [pc, #240]	; (8004ec8 <_strtod_l+0xb10>)
 8004dd8:	f7fb fb7e 	bl	80004d8 <__aeabi_dmul>
 8004ddc:	4604      	mov	r4, r0
 8004dde:	460d      	mov	r5, r1
 8004de0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004de4:	9416      	str	r4, [sp, #88]	; 0x58
 8004de6:	9317      	str	r3, [sp, #92]	; 0x5c
 8004de8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8004dec:	e7a2      	b.n	8004d34 <_strtod_l+0x97c>
 8004dee:	f1b8 0f01 	cmp.w	r8, #1
 8004df2:	d103      	bne.n	8004dfc <_strtod_l+0xa44>
 8004df4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	f43f ad92 	beq.w	8004920 <_strtod_l+0x568>
 8004dfc:	2600      	movs	r6, #0
 8004dfe:	2400      	movs	r4, #0
 8004e00:	4f32      	ldr	r7, [pc, #200]	; (8004ecc <_strtod_l+0xb14>)
 8004e02:	e796      	b.n	8004d32 <_strtod_l+0x97a>
 8004e04:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004e06:	4d30      	ldr	r5, [pc, #192]	; (8004ec8 <_strtod_l+0xb10>)
 8004e08:	e7ea      	b.n	8004de0 <_strtod_l+0xa28>
 8004e0a:	4b2f      	ldr	r3, [pc, #188]	; (8004ec8 <_strtod_l+0xb10>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	4630      	mov	r0, r6
 8004e10:	4639      	mov	r1, r7
 8004e12:	f7fb fb61 	bl	80004d8 <__aeabi_dmul>
 8004e16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e18:	4604      	mov	r4, r0
 8004e1a:	460d      	mov	r5, r1
 8004e1c:	b933      	cbnz	r3, 8004e2c <_strtod_l+0xa74>
 8004e1e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004e22:	9010      	str	r0, [sp, #64]	; 0x40
 8004e24:	9311      	str	r3, [sp, #68]	; 0x44
 8004e26:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004e2a:	e783      	b.n	8004d34 <_strtod_l+0x97c>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	460b      	mov	r3, r1
 8004e30:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004e34:	e7f7      	b.n	8004e26 <_strtod_l+0xa6e>
 8004e36:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8004e3a:	9b05      	ldr	r3, [sp, #20]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d1a8      	bne.n	8004d92 <_strtod_l+0x9da>
 8004e40:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004e44:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004e46:	0d1b      	lsrs	r3, r3, #20
 8004e48:	051b      	lsls	r3, r3, #20
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d1a1      	bne.n	8004d92 <_strtod_l+0x9da>
 8004e4e:	4620      	mov	r0, r4
 8004e50:	4629      	mov	r1, r5
 8004e52:	f7fb fe89 	bl	8000b68 <__aeabi_d2lz>
 8004e56:	f7fb fb11 	bl	800047c <__aeabi_l2d>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	4620      	mov	r0, r4
 8004e60:	4629      	mov	r1, r5
 8004e62:	f7fb f981 	bl	8000168 <__aeabi_dsub>
 8004e66:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004e68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004e6c:	ea43 0308 	orr.w	r3, r3, r8
 8004e70:	4313      	orrs	r3, r2
 8004e72:	4604      	mov	r4, r0
 8004e74:	460d      	mov	r5, r1
 8004e76:	d066      	beq.n	8004f46 <_strtod_l+0xb8e>
 8004e78:	a309      	add	r3, pc, #36	; (adr r3, 8004ea0 <_strtod_l+0xae8>)
 8004e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7e:	f7fb fd9d 	bl	80009bc <__aeabi_dcmplt>
 8004e82:	2800      	cmp	r0, #0
 8004e84:	f47f ace2 	bne.w	800484c <_strtod_l+0x494>
 8004e88:	a307      	add	r3, pc, #28	; (adr r3, 8004ea8 <_strtod_l+0xaf0>)
 8004e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8e:	4620      	mov	r0, r4
 8004e90:	4629      	mov	r1, r5
 8004e92:	f7fb fdb1 	bl	80009f8 <__aeabi_dcmpgt>
 8004e96:	2800      	cmp	r0, #0
 8004e98:	f43f af7b 	beq.w	8004d92 <_strtod_l+0x9da>
 8004e9c:	e4d6      	b.n	800484c <_strtod_l+0x494>
 8004e9e:	bf00      	nop
 8004ea0:	94a03595 	.word	0x94a03595
 8004ea4:	3fdfffff 	.word	0x3fdfffff
 8004ea8:	35afe535 	.word	0x35afe535
 8004eac:	3fe00000 	.word	0x3fe00000
 8004eb0:	000fffff 	.word	0x000fffff
 8004eb4:	7ff00000 	.word	0x7ff00000
 8004eb8:	7fefffff 	.word	0x7fefffff
 8004ebc:	3ff00000 	.word	0x3ff00000
 8004ec0:	7fe00000 	.word	0x7fe00000
 8004ec4:	7c9fffff 	.word	0x7c9fffff
 8004ec8:	3fe00000 	.word	0x3fe00000
 8004ecc:	bff00000 	.word	0xbff00000
 8004ed0:	9b05      	ldr	r3, [sp, #20]
 8004ed2:	b313      	cbz	r3, 8004f1a <_strtod_l+0xb62>
 8004ed4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ed6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004eda:	d81e      	bhi.n	8004f1a <_strtod_l+0xb62>
 8004edc:	a326      	add	r3, pc, #152	; (adr r3, 8004f78 <_strtod_l+0xbc0>)
 8004ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee2:	4620      	mov	r0, r4
 8004ee4:	4629      	mov	r1, r5
 8004ee6:	f7fb fd73 	bl	80009d0 <__aeabi_dcmple>
 8004eea:	b190      	cbz	r0, 8004f12 <_strtod_l+0xb5a>
 8004eec:	4629      	mov	r1, r5
 8004eee:	4620      	mov	r0, r4
 8004ef0:	f7fb fdca 	bl	8000a88 <__aeabi_d2uiz>
 8004ef4:	2801      	cmp	r0, #1
 8004ef6:	bf38      	it	cc
 8004ef8:	2001      	movcc	r0, #1
 8004efa:	f7fb fa73 	bl	80003e4 <__aeabi_ui2d>
 8004efe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f00:	4604      	mov	r4, r0
 8004f02:	460d      	mov	r5, r1
 8004f04:	b9d3      	cbnz	r3, 8004f3c <_strtod_l+0xb84>
 8004f06:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004f0a:	9012      	str	r0, [sp, #72]	; 0x48
 8004f0c:	9313      	str	r3, [sp, #76]	; 0x4c
 8004f0e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8004f12:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004f14:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8004f18:	1a9f      	subs	r7, r3, r2
 8004f1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004f1e:	f001 fe77 	bl	8006c10 <__ulp>
 8004f22:	4602      	mov	r2, r0
 8004f24:	460b      	mov	r3, r1
 8004f26:	4630      	mov	r0, r6
 8004f28:	4639      	mov	r1, r7
 8004f2a:	f7fb fad5 	bl	80004d8 <__aeabi_dmul>
 8004f2e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004f32:	f7fb f91b 	bl	800016c <__adddf3>
 8004f36:	4680      	mov	r8, r0
 8004f38:	4689      	mov	r9, r1
 8004f3a:	e77e      	b.n	8004e3a <_strtod_l+0xa82>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	460b      	mov	r3, r1
 8004f40:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8004f44:	e7e3      	b.n	8004f0e <_strtod_l+0xb56>
 8004f46:	a30e      	add	r3, pc, #56	; (adr r3, 8004f80 <_strtod_l+0xbc8>)
 8004f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4c:	f7fb fd36 	bl	80009bc <__aeabi_dcmplt>
 8004f50:	e7a1      	b.n	8004e96 <_strtod_l+0xade>
 8004f52:	2300      	movs	r3, #0
 8004f54:	930a      	str	r3, [sp, #40]	; 0x28
 8004f56:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004f58:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004f5a:	6013      	str	r3, [r2, #0]
 8004f5c:	f7ff ba71 	b.w	8004442 <_strtod_l+0x8a>
 8004f60:	2a65      	cmp	r2, #101	; 0x65
 8004f62:	f43f ab63 	beq.w	800462c <_strtod_l+0x274>
 8004f66:	2a45      	cmp	r2, #69	; 0x45
 8004f68:	f43f ab60 	beq.w	800462c <_strtod_l+0x274>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	f7ff bb95 	b.w	800469c <_strtod_l+0x2e4>
 8004f72:	bf00      	nop
 8004f74:	f3af 8000 	nop.w
 8004f78:	ffc00000 	.word	0xffc00000
 8004f7c:	41dfffff 	.word	0x41dfffff
 8004f80:	94a03595 	.word	0x94a03595
 8004f84:	3fcfffff 	.word	0x3fcfffff

08004f88 <_strtod_r>:
 8004f88:	4b01      	ldr	r3, [pc, #4]	; (8004f90 <_strtod_r+0x8>)
 8004f8a:	f7ff ba15 	b.w	80043b8 <_strtod_l>
 8004f8e:	bf00      	nop
 8004f90:	2000007c 	.word	0x2000007c

08004f94 <_strtol_l.constprop.0>:
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f9a:	4680      	mov	r8, r0
 8004f9c:	d001      	beq.n	8004fa2 <_strtol_l.constprop.0+0xe>
 8004f9e:	2b24      	cmp	r3, #36	; 0x24
 8004fa0:	d906      	bls.n	8004fb0 <_strtol_l.constprop.0+0x1c>
 8004fa2:	f7fe faa5 	bl	80034f0 <__errno>
 8004fa6:	2316      	movs	r3, #22
 8004fa8:	6003      	str	r3, [r0, #0]
 8004faa:	2000      	movs	r0, #0
 8004fac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fb0:	460d      	mov	r5, r1
 8004fb2:	4f35      	ldr	r7, [pc, #212]	; (8005088 <_strtol_l.constprop.0+0xf4>)
 8004fb4:	4628      	mov	r0, r5
 8004fb6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004fba:	5de6      	ldrb	r6, [r4, r7]
 8004fbc:	f016 0608 	ands.w	r6, r6, #8
 8004fc0:	d1f8      	bne.n	8004fb4 <_strtol_l.constprop.0+0x20>
 8004fc2:	2c2d      	cmp	r4, #45	; 0x2d
 8004fc4:	d12f      	bne.n	8005026 <_strtol_l.constprop.0+0x92>
 8004fc6:	2601      	movs	r6, #1
 8004fc8:	782c      	ldrb	r4, [r5, #0]
 8004fca:	1c85      	adds	r5, r0, #2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d057      	beq.n	8005080 <_strtol_l.constprop.0+0xec>
 8004fd0:	2b10      	cmp	r3, #16
 8004fd2:	d109      	bne.n	8004fe8 <_strtol_l.constprop.0+0x54>
 8004fd4:	2c30      	cmp	r4, #48	; 0x30
 8004fd6:	d107      	bne.n	8004fe8 <_strtol_l.constprop.0+0x54>
 8004fd8:	7828      	ldrb	r0, [r5, #0]
 8004fda:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004fde:	2858      	cmp	r0, #88	; 0x58
 8004fe0:	d149      	bne.n	8005076 <_strtol_l.constprop.0+0xe2>
 8004fe2:	2310      	movs	r3, #16
 8004fe4:	786c      	ldrb	r4, [r5, #1]
 8004fe6:	3502      	adds	r5, #2
 8004fe8:	2700      	movs	r7, #0
 8004fea:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8004fee:	f10e 3eff 	add.w	lr, lr, #4294967295
 8004ff2:	fbbe f9f3 	udiv	r9, lr, r3
 8004ff6:	4638      	mov	r0, r7
 8004ff8:	fb03 ea19 	mls	sl, r3, r9, lr
 8004ffc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005000:	f1bc 0f09 	cmp.w	ip, #9
 8005004:	d814      	bhi.n	8005030 <_strtol_l.constprop.0+0x9c>
 8005006:	4664      	mov	r4, ip
 8005008:	42a3      	cmp	r3, r4
 800500a:	dd22      	ble.n	8005052 <_strtol_l.constprop.0+0xbe>
 800500c:	2f00      	cmp	r7, #0
 800500e:	db1d      	blt.n	800504c <_strtol_l.constprop.0+0xb8>
 8005010:	4581      	cmp	r9, r0
 8005012:	d31b      	bcc.n	800504c <_strtol_l.constprop.0+0xb8>
 8005014:	d101      	bne.n	800501a <_strtol_l.constprop.0+0x86>
 8005016:	45a2      	cmp	sl, r4
 8005018:	db18      	blt.n	800504c <_strtol_l.constprop.0+0xb8>
 800501a:	2701      	movs	r7, #1
 800501c:	fb00 4003 	mla	r0, r0, r3, r4
 8005020:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005024:	e7ea      	b.n	8004ffc <_strtol_l.constprop.0+0x68>
 8005026:	2c2b      	cmp	r4, #43	; 0x2b
 8005028:	bf04      	itt	eq
 800502a:	782c      	ldrbeq	r4, [r5, #0]
 800502c:	1c85      	addeq	r5, r0, #2
 800502e:	e7cd      	b.n	8004fcc <_strtol_l.constprop.0+0x38>
 8005030:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005034:	f1bc 0f19 	cmp.w	ip, #25
 8005038:	d801      	bhi.n	800503e <_strtol_l.constprop.0+0xaa>
 800503a:	3c37      	subs	r4, #55	; 0x37
 800503c:	e7e4      	b.n	8005008 <_strtol_l.constprop.0+0x74>
 800503e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005042:	f1bc 0f19 	cmp.w	ip, #25
 8005046:	d804      	bhi.n	8005052 <_strtol_l.constprop.0+0xbe>
 8005048:	3c57      	subs	r4, #87	; 0x57
 800504a:	e7dd      	b.n	8005008 <_strtol_l.constprop.0+0x74>
 800504c:	f04f 37ff 	mov.w	r7, #4294967295
 8005050:	e7e6      	b.n	8005020 <_strtol_l.constprop.0+0x8c>
 8005052:	2f00      	cmp	r7, #0
 8005054:	da07      	bge.n	8005066 <_strtol_l.constprop.0+0xd2>
 8005056:	2322      	movs	r3, #34	; 0x22
 8005058:	4670      	mov	r0, lr
 800505a:	f8c8 3000 	str.w	r3, [r8]
 800505e:	2a00      	cmp	r2, #0
 8005060:	d0a4      	beq.n	8004fac <_strtol_l.constprop.0+0x18>
 8005062:	1e69      	subs	r1, r5, #1
 8005064:	e005      	b.n	8005072 <_strtol_l.constprop.0+0xde>
 8005066:	b106      	cbz	r6, 800506a <_strtol_l.constprop.0+0xd6>
 8005068:	4240      	negs	r0, r0
 800506a:	2a00      	cmp	r2, #0
 800506c:	d09e      	beq.n	8004fac <_strtol_l.constprop.0+0x18>
 800506e:	2f00      	cmp	r7, #0
 8005070:	d1f7      	bne.n	8005062 <_strtol_l.constprop.0+0xce>
 8005072:	6011      	str	r1, [r2, #0]
 8005074:	e79a      	b.n	8004fac <_strtol_l.constprop.0+0x18>
 8005076:	2430      	movs	r4, #48	; 0x30
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1b5      	bne.n	8004fe8 <_strtol_l.constprop.0+0x54>
 800507c:	2308      	movs	r3, #8
 800507e:	e7b3      	b.n	8004fe8 <_strtol_l.constprop.0+0x54>
 8005080:	2c30      	cmp	r4, #48	; 0x30
 8005082:	d0a9      	beq.n	8004fd8 <_strtol_l.constprop.0+0x44>
 8005084:	230a      	movs	r3, #10
 8005086:	e7af      	b.n	8004fe8 <_strtol_l.constprop.0+0x54>
 8005088:	08008eb9 	.word	0x08008eb9

0800508c <_strtol_r>:
 800508c:	f7ff bf82 	b.w	8004f94 <_strtol_l.constprop.0>

08005090 <_write_r>:
 8005090:	b538      	push	{r3, r4, r5, lr}
 8005092:	4604      	mov	r4, r0
 8005094:	4608      	mov	r0, r1
 8005096:	4611      	mov	r1, r2
 8005098:	2200      	movs	r2, #0
 800509a:	4d05      	ldr	r5, [pc, #20]	; (80050b0 <_write_r+0x20>)
 800509c:	602a      	str	r2, [r5, #0]
 800509e:	461a      	mov	r2, r3
 80050a0:	f7fc faa6 	bl	80015f0 <_write>
 80050a4:	1c43      	adds	r3, r0, #1
 80050a6:	d102      	bne.n	80050ae <_write_r+0x1e>
 80050a8:	682b      	ldr	r3, [r5, #0]
 80050aa:	b103      	cbz	r3, 80050ae <_write_r+0x1e>
 80050ac:	6023      	str	r3, [r4, #0]
 80050ae:	bd38      	pop	{r3, r4, r5, pc}
 80050b0:	200004b4 	.word	0x200004b4

080050b4 <_close_r>:
 80050b4:	b538      	push	{r3, r4, r5, lr}
 80050b6:	2300      	movs	r3, #0
 80050b8:	4d05      	ldr	r5, [pc, #20]	; (80050d0 <_close_r+0x1c>)
 80050ba:	4604      	mov	r4, r0
 80050bc:	4608      	mov	r0, r1
 80050be:	602b      	str	r3, [r5, #0]
 80050c0:	f7fc fab2 	bl	8001628 <_close>
 80050c4:	1c43      	adds	r3, r0, #1
 80050c6:	d102      	bne.n	80050ce <_close_r+0x1a>
 80050c8:	682b      	ldr	r3, [r5, #0]
 80050ca:	b103      	cbz	r3, 80050ce <_close_r+0x1a>
 80050cc:	6023      	str	r3, [r4, #0]
 80050ce:	bd38      	pop	{r3, r4, r5, pc}
 80050d0:	200004b4 	.word	0x200004b4

080050d4 <quorem>:
 80050d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050d8:	6903      	ldr	r3, [r0, #16]
 80050da:	690c      	ldr	r4, [r1, #16]
 80050dc:	4607      	mov	r7, r0
 80050de:	42a3      	cmp	r3, r4
 80050e0:	f2c0 8082 	blt.w	80051e8 <quorem+0x114>
 80050e4:	3c01      	subs	r4, #1
 80050e6:	f100 0514 	add.w	r5, r0, #20
 80050ea:	f101 0814 	add.w	r8, r1, #20
 80050ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80050f2:	9301      	str	r3, [sp, #4]
 80050f4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80050f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80050fc:	3301      	adds	r3, #1
 80050fe:	429a      	cmp	r2, r3
 8005100:	fbb2 f6f3 	udiv	r6, r2, r3
 8005104:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005108:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800510c:	d331      	bcc.n	8005172 <quorem+0x9e>
 800510e:	f04f 0e00 	mov.w	lr, #0
 8005112:	4640      	mov	r0, r8
 8005114:	46ac      	mov	ip, r5
 8005116:	46f2      	mov	sl, lr
 8005118:	f850 2b04 	ldr.w	r2, [r0], #4
 800511c:	b293      	uxth	r3, r2
 800511e:	fb06 e303 	mla	r3, r6, r3, lr
 8005122:	0c12      	lsrs	r2, r2, #16
 8005124:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005128:	b29b      	uxth	r3, r3
 800512a:	fb06 e202 	mla	r2, r6, r2, lr
 800512e:	ebaa 0303 	sub.w	r3, sl, r3
 8005132:	f8dc a000 	ldr.w	sl, [ip]
 8005136:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800513a:	fa1f fa8a 	uxth.w	sl, sl
 800513e:	4453      	add	r3, sl
 8005140:	f8dc a000 	ldr.w	sl, [ip]
 8005144:	b292      	uxth	r2, r2
 8005146:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800514a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800514e:	b29b      	uxth	r3, r3
 8005150:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005154:	4581      	cmp	r9, r0
 8005156:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800515a:	f84c 3b04 	str.w	r3, [ip], #4
 800515e:	d2db      	bcs.n	8005118 <quorem+0x44>
 8005160:	f855 300b 	ldr.w	r3, [r5, fp]
 8005164:	b92b      	cbnz	r3, 8005172 <quorem+0x9e>
 8005166:	9b01      	ldr	r3, [sp, #4]
 8005168:	3b04      	subs	r3, #4
 800516a:	429d      	cmp	r5, r3
 800516c:	461a      	mov	r2, r3
 800516e:	d32f      	bcc.n	80051d0 <quorem+0xfc>
 8005170:	613c      	str	r4, [r7, #16]
 8005172:	4638      	mov	r0, r7
 8005174:	f001 fca4 	bl	8006ac0 <__mcmp>
 8005178:	2800      	cmp	r0, #0
 800517a:	db25      	blt.n	80051c8 <quorem+0xf4>
 800517c:	4628      	mov	r0, r5
 800517e:	f04f 0c00 	mov.w	ip, #0
 8005182:	3601      	adds	r6, #1
 8005184:	f858 1b04 	ldr.w	r1, [r8], #4
 8005188:	f8d0 e000 	ldr.w	lr, [r0]
 800518c:	b28b      	uxth	r3, r1
 800518e:	ebac 0303 	sub.w	r3, ip, r3
 8005192:	fa1f f28e 	uxth.w	r2, lr
 8005196:	4413      	add	r3, r2
 8005198:	0c0a      	lsrs	r2, r1, #16
 800519a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800519e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051a8:	45c1      	cmp	r9, r8
 80051aa:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80051ae:	f840 3b04 	str.w	r3, [r0], #4
 80051b2:	d2e7      	bcs.n	8005184 <quorem+0xb0>
 80051b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80051b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80051bc:	b922      	cbnz	r2, 80051c8 <quorem+0xf4>
 80051be:	3b04      	subs	r3, #4
 80051c0:	429d      	cmp	r5, r3
 80051c2:	461a      	mov	r2, r3
 80051c4:	d30a      	bcc.n	80051dc <quorem+0x108>
 80051c6:	613c      	str	r4, [r7, #16]
 80051c8:	4630      	mov	r0, r6
 80051ca:	b003      	add	sp, #12
 80051cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051d0:	6812      	ldr	r2, [r2, #0]
 80051d2:	3b04      	subs	r3, #4
 80051d4:	2a00      	cmp	r2, #0
 80051d6:	d1cb      	bne.n	8005170 <quorem+0x9c>
 80051d8:	3c01      	subs	r4, #1
 80051da:	e7c6      	b.n	800516a <quorem+0x96>
 80051dc:	6812      	ldr	r2, [r2, #0]
 80051de:	3b04      	subs	r3, #4
 80051e0:	2a00      	cmp	r2, #0
 80051e2:	d1f0      	bne.n	80051c6 <quorem+0xf2>
 80051e4:	3c01      	subs	r4, #1
 80051e6:	e7eb      	b.n	80051c0 <quorem+0xec>
 80051e8:	2000      	movs	r0, #0
 80051ea:	e7ee      	b.n	80051ca <quorem+0xf6>
 80051ec:	0000      	movs	r0, r0
	...

080051f0 <_dtoa_r>:
 80051f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051f4:	4616      	mov	r6, r2
 80051f6:	461f      	mov	r7, r3
 80051f8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80051fa:	b099      	sub	sp, #100	; 0x64
 80051fc:	4605      	mov	r5, r0
 80051fe:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005202:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005206:	b974      	cbnz	r4, 8005226 <_dtoa_r+0x36>
 8005208:	2010      	movs	r0, #16
 800520a:	f001 f95b 	bl	80064c4 <malloc>
 800520e:	4602      	mov	r2, r0
 8005210:	6268      	str	r0, [r5, #36]	; 0x24
 8005212:	b920      	cbnz	r0, 800521e <_dtoa_r+0x2e>
 8005214:	21ea      	movs	r1, #234	; 0xea
 8005216:	4ba8      	ldr	r3, [pc, #672]	; (80054b8 <_dtoa_r+0x2c8>)
 8005218:	48a8      	ldr	r0, [pc, #672]	; (80054bc <_dtoa_r+0x2cc>)
 800521a:	f002 fce1 	bl	8007be0 <__assert_func>
 800521e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005222:	6004      	str	r4, [r0, #0]
 8005224:	60c4      	str	r4, [r0, #12]
 8005226:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005228:	6819      	ldr	r1, [r3, #0]
 800522a:	b151      	cbz	r1, 8005242 <_dtoa_r+0x52>
 800522c:	685a      	ldr	r2, [r3, #4]
 800522e:	2301      	movs	r3, #1
 8005230:	4093      	lsls	r3, r2
 8005232:	604a      	str	r2, [r1, #4]
 8005234:	608b      	str	r3, [r1, #8]
 8005236:	4628      	mov	r0, r5
 8005238:	f001 f9ba 	bl	80065b0 <_Bfree>
 800523c:	2200      	movs	r2, #0
 800523e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005240:	601a      	str	r2, [r3, #0]
 8005242:	1e3b      	subs	r3, r7, #0
 8005244:	bfaf      	iteee	ge
 8005246:	2300      	movge	r3, #0
 8005248:	2201      	movlt	r2, #1
 800524a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800524e:	9305      	strlt	r3, [sp, #20]
 8005250:	bfa8      	it	ge
 8005252:	f8c8 3000 	strge.w	r3, [r8]
 8005256:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800525a:	4b99      	ldr	r3, [pc, #612]	; (80054c0 <_dtoa_r+0x2d0>)
 800525c:	bfb8      	it	lt
 800525e:	f8c8 2000 	strlt.w	r2, [r8]
 8005262:	ea33 0309 	bics.w	r3, r3, r9
 8005266:	d119      	bne.n	800529c <_dtoa_r+0xac>
 8005268:	f242 730f 	movw	r3, #9999	; 0x270f
 800526c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800526e:	6013      	str	r3, [r2, #0]
 8005270:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005274:	4333      	orrs	r3, r6
 8005276:	f000 857f 	beq.w	8005d78 <_dtoa_r+0xb88>
 800527a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800527c:	b953      	cbnz	r3, 8005294 <_dtoa_r+0xa4>
 800527e:	4b91      	ldr	r3, [pc, #580]	; (80054c4 <_dtoa_r+0x2d4>)
 8005280:	e022      	b.n	80052c8 <_dtoa_r+0xd8>
 8005282:	4b91      	ldr	r3, [pc, #580]	; (80054c8 <_dtoa_r+0x2d8>)
 8005284:	9303      	str	r3, [sp, #12]
 8005286:	3308      	adds	r3, #8
 8005288:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800528a:	6013      	str	r3, [r2, #0]
 800528c:	9803      	ldr	r0, [sp, #12]
 800528e:	b019      	add	sp, #100	; 0x64
 8005290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005294:	4b8b      	ldr	r3, [pc, #556]	; (80054c4 <_dtoa_r+0x2d4>)
 8005296:	9303      	str	r3, [sp, #12]
 8005298:	3303      	adds	r3, #3
 800529a:	e7f5      	b.n	8005288 <_dtoa_r+0x98>
 800529c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80052a0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80052a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80052a8:	2200      	movs	r2, #0
 80052aa:	2300      	movs	r3, #0
 80052ac:	f7fb fb7c 	bl	80009a8 <__aeabi_dcmpeq>
 80052b0:	4680      	mov	r8, r0
 80052b2:	b158      	cbz	r0, 80052cc <_dtoa_r+0xdc>
 80052b4:	2301      	movs	r3, #1
 80052b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80052b8:	6013      	str	r3, [r2, #0]
 80052ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80052bc:	2b00      	cmp	r3, #0
 80052be:	f000 8558 	beq.w	8005d72 <_dtoa_r+0xb82>
 80052c2:	4882      	ldr	r0, [pc, #520]	; (80054cc <_dtoa_r+0x2dc>)
 80052c4:	6018      	str	r0, [r3, #0]
 80052c6:	1e43      	subs	r3, r0, #1
 80052c8:	9303      	str	r3, [sp, #12]
 80052ca:	e7df      	b.n	800528c <_dtoa_r+0x9c>
 80052cc:	ab16      	add	r3, sp, #88	; 0x58
 80052ce:	9301      	str	r3, [sp, #4]
 80052d0:	ab17      	add	r3, sp, #92	; 0x5c
 80052d2:	9300      	str	r3, [sp, #0]
 80052d4:	4628      	mov	r0, r5
 80052d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80052da:	f001 fd13 	bl	8006d04 <__d2b>
 80052de:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80052e2:	4683      	mov	fp, r0
 80052e4:	2c00      	cmp	r4, #0
 80052e6:	d07f      	beq.n	80053e8 <_dtoa_r+0x1f8>
 80052e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80052ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052ee:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80052f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052f6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80052fa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80052fe:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005302:	2200      	movs	r2, #0
 8005304:	4b72      	ldr	r3, [pc, #456]	; (80054d0 <_dtoa_r+0x2e0>)
 8005306:	f7fa ff2f 	bl	8000168 <__aeabi_dsub>
 800530a:	a365      	add	r3, pc, #404	; (adr r3, 80054a0 <_dtoa_r+0x2b0>)
 800530c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005310:	f7fb f8e2 	bl	80004d8 <__aeabi_dmul>
 8005314:	a364      	add	r3, pc, #400	; (adr r3, 80054a8 <_dtoa_r+0x2b8>)
 8005316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531a:	f7fa ff27 	bl	800016c <__adddf3>
 800531e:	4606      	mov	r6, r0
 8005320:	4620      	mov	r0, r4
 8005322:	460f      	mov	r7, r1
 8005324:	f7fb f86e 	bl	8000404 <__aeabi_i2d>
 8005328:	a361      	add	r3, pc, #388	; (adr r3, 80054b0 <_dtoa_r+0x2c0>)
 800532a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800532e:	f7fb f8d3 	bl	80004d8 <__aeabi_dmul>
 8005332:	4602      	mov	r2, r0
 8005334:	460b      	mov	r3, r1
 8005336:	4630      	mov	r0, r6
 8005338:	4639      	mov	r1, r7
 800533a:	f7fa ff17 	bl	800016c <__adddf3>
 800533e:	4606      	mov	r6, r0
 8005340:	460f      	mov	r7, r1
 8005342:	f7fb fb79 	bl	8000a38 <__aeabi_d2iz>
 8005346:	2200      	movs	r2, #0
 8005348:	4682      	mov	sl, r0
 800534a:	2300      	movs	r3, #0
 800534c:	4630      	mov	r0, r6
 800534e:	4639      	mov	r1, r7
 8005350:	f7fb fb34 	bl	80009bc <__aeabi_dcmplt>
 8005354:	b148      	cbz	r0, 800536a <_dtoa_r+0x17a>
 8005356:	4650      	mov	r0, sl
 8005358:	f7fb f854 	bl	8000404 <__aeabi_i2d>
 800535c:	4632      	mov	r2, r6
 800535e:	463b      	mov	r3, r7
 8005360:	f7fb fb22 	bl	80009a8 <__aeabi_dcmpeq>
 8005364:	b908      	cbnz	r0, 800536a <_dtoa_r+0x17a>
 8005366:	f10a 3aff 	add.w	sl, sl, #4294967295
 800536a:	f1ba 0f16 	cmp.w	sl, #22
 800536e:	d858      	bhi.n	8005422 <_dtoa_r+0x232>
 8005370:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005374:	4b57      	ldr	r3, [pc, #348]	; (80054d4 <_dtoa_r+0x2e4>)
 8005376:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800537a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537e:	f7fb fb1d 	bl	80009bc <__aeabi_dcmplt>
 8005382:	2800      	cmp	r0, #0
 8005384:	d04f      	beq.n	8005426 <_dtoa_r+0x236>
 8005386:	2300      	movs	r3, #0
 8005388:	f10a 3aff 	add.w	sl, sl, #4294967295
 800538c:	930f      	str	r3, [sp, #60]	; 0x3c
 800538e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005390:	1b1c      	subs	r4, r3, r4
 8005392:	1e63      	subs	r3, r4, #1
 8005394:	9309      	str	r3, [sp, #36]	; 0x24
 8005396:	bf49      	itett	mi
 8005398:	f1c4 0301 	rsbmi	r3, r4, #1
 800539c:	2300      	movpl	r3, #0
 800539e:	9306      	strmi	r3, [sp, #24]
 80053a0:	2300      	movmi	r3, #0
 80053a2:	bf54      	ite	pl
 80053a4:	9306      	strpl	r3, [sp, #24]
 80053a6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80053a8:	f1ba 0f00 	cmp.w	sl, #0
 80053ac:	db3d      	blt.n	800542a <_dtoa_r+0x23a>
 80053ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053b0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80053b4:	4453      	add	r3, sl
 80053b6:	9309      	str	r3, [sp, #36]	; 0x24
 80053b8:	2300      	movs	r3, #0
 80053ba:	930a      	str	r3, [sp, #40]	; 0x28
 80053bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053be:	2b09      	cmp	r3, #9
 80053c0:	f200 808c 	bhi.w	80054dc <_dtoa_r+0x2ec>
 80053c4:	2b05      	cmp	r3, #5
 80053c6:	bfc4      	itt	gt
 80053c8:	3b04      	subgt	r3, #4
 80053ca:	9322      	strgt	r3, [sp, #136]	; 0x88
 80053cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053ce:	bfc8      	it	gt
 80053d0:	2400      	movgt	r4, #0
 80053d2:	f1a3 0302 	sub.w	r3, r3, #2
 80053d6:	bfd8      	it	le
 80053d8:	2401      	movle	r4, #1
 80053da:	2b03      	cmp	r3, #3
 80053dc:	f200 808a 	bhi.w	80054f4 <_dtoa_r+0x304>
 80053e0:	e8df f003 	tbb	[pc, r3]
 80053e4:	5b4d4f2d 	.word	0x5b4d4f2d
 80053e8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80053ec:	441c      	add	r4, r3
 80053ee:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80053f2:	2b20      	cmp	r3, #32
 80053f4:	bfc3      	ittte	gt
 80053f6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80053fa:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80053fe:	fa09 f303 	lslgt.w	r3, r9, r3
 8005402:	f1c3 0320 	rsble	r3, r3, #32
 8005406:	bfc6      	itte	gt
 8005408:	fa26 f000 	lsrgt.w	r0, r6, r0
 800540c:	4318      	orrgt	r0, r3
 800540e:	fa06 f003 	lslle.w	r0, r6, r3
 8005412:	f7fa ffe7 	bl	80003e4 <__aeabi_ui2d>
 8005416:	2301      	movs	r3, #1
 8005418:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800541c:	3c01      	subs	r4, #1
 800541e:	9313      	str	r3, [sp, #76]	; 0x4c
 8005420:	e76f      	b.n	8005302 <_dtoa_r+0x112>
 8005422:	2301      	movs	r3, #1
 8005424:	e7b2      	b.n	800538c <_dtoa_r+0x19c>
 8005426:	900f      	str	r0, [sp, #60]	; 0x3c
 8005428:	e7b1      	b.n	800538e <_dtoa_r+0x19e>
 800542a:	9b06      	ldr	r3, [sp, #24]
 800542c:	eba3 030a 	sub.w	r3, r3, sl
 8005430:	9306      	str	r3, [sp, #24]
 8005432:	f1ca 0300 	rsb	r3, sl, #0
 8005436:	930a      	str	r3, [sp, #40]	; 0x28
 8005438:	2300      	movs	r3, #0
 800543a:	930e      	str	r3, [sp, #56]	; 0x38
 800543c:	e7be      	b.n	80053bc <_dtoa_r+0x1cc>
 800543e:	2300      	movs	r3, #0
 8005440:	930b      	str	r3, [sp, #44]	; 0x2c
 8005442:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005444:	2b00      	cmp	r3, #0
 8005446:	dc58      	bgt.n	80054fa <_dtoa_r+0x30a>
 8005448:	f04f 0901 	mov.w	r9, #1
 800544c:	464b      	mov	r3, r9
 800544e:	f8cd 9020 	str.w	r9, [sp, #32]
 8005452:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8005456:	2200      	movs	r2, #0
 8005458:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800545a:	6042      	str	r2, [r0, #4]
 800545c:	2204      	movs	r2, #4
 800545e:	f102 0614 	add.w	r6, r2, #20
 8005462:	429e      	cmp	r6, r3
 8005464:	6841      	ldr	r1, [r0, #4]
 8005466:	d94e      	bls.n	8005506 <_dtoa_r+0x316>
 8005468:	4628      	mov	r0, r5
 800546a:	f001 f861 	bl	8006530 <_Balloc>
 800546e:	9003      	str	r0, [sp, #12]
 8005470:	2800      	cmp	r0, #0
 8005472:	d14c      	bne.n	800550e <_dtoa_r+0x31e>
 8005474:	4602      	mov	r2, r0
 8005476:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800547a:	4b17      	ldr	r3, [pc, #92]	; (80054d8 <_dtoa_r+0x2e8>)
 800547c:	e6cc      	b.n	8005218 <_dtoa_r+0x28>
 800547e:	2301      	movs	r3, #1
 8005480:	e7de      	b.n	8005440 <_dtoa_r+0x250>
 8005482:	2300      	movs	r3, #0
 8005484:	930b      	str	r3, [sp, #44]	; 0x2c
 8005486:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005488:	eb0a 0903 	add.w	r9, sl, r3
 800548c:	f109 0301 	add.w	r3, r9, #1
 8005490:	2b01      	cmp	r3, #1
 8005492:	9308      	str	r3, [sp, #32]
 8005494:	bfb8      	it	lt
 8005496:	2301      	movlt	r3, #1
 8005498:	e7dd      	b.n	8005456 <_dtoa_r+0x266>
 800549a:	2301      	movs	r3, #1
 800549c:	e7f2      	b.n	8005484 <_dtoa_r+0x294>
 800549e:	bf00      	nop
 80054a0:	636f4361 	.word	0x636f4361
 80054a4:	3fd287a7 	.word	0x3fd287a7
 80054a8:	8b60c8b3 	.word	0x8b60c8b3
 80054ac:	3fc68a28 	.word	0x3fc68a28
 80054b0:	509f79fb 	.word	0x509f79fb
 80054b4:	3fd34413 	.word	0x3fd34413
 80054b8:	08008fc6 	.word	0x08008fc6
 80054bc:	08008fdd 	.word	0x08008fdd
 80054c0:	7ff00000 	.word	0x7ff00000
 80054c4:	08008fc2 	.word	0x08008fc2
 80054c8:	08008fb9 	.word	0x08008fb9
 80054cc:	08009232 	.word	0x08009232
 80054d0:	3ff80000 	.word	0x3ff80000
 80054d4:	08009148 	.word	0x08009148
 80054d8:	08009038 	.word	0x08009038
 80054dc:	2401      	movs	r4, #1
 80054de:	2300      	movs	r3, #0
 80054e0:	940b      	str	r4, [sp, #44]	; 0x2c
 80054e2:	9322      	str	r3, [sp, #136]	; 0x88
 80054e4:	f04f 39ff 	mov.w	r9, #4294967295
 80054e8:	2200      	movs	r2, #0
 80054ea:	2312      	movs	r3, #18
 80054ec:	f8cd 9020 	str.w	r9, [sp, #32]
 80054f0:	9223      	str	r2, [sp, #140]	; 0x8c
 80054f2:	e7b0      	b.n	8005456 <_dtoa_r+0x266>
 80054f4:	2301      	movs	r3, #1
 80054f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80054f8:	e7f4      	b.n	80054e4 <_dtoa_r+0x2f4>
 80054fa:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80054fe:	464b      	mov	r3, r9
 8005500:	f8cd 9020 	str.w	r9, [sp, #32]
 8005504:	e7a7      	b.n	8005456 <_dtoa_r+0x266>
 8005506:	3101      	adds	r1, #1
 8005508:	6041      	str	r1, [r0, #4]
 800550a:	0052      	lsls	r2, r2, #1
 800550c:	e7a7      	b.n	800545e <_dtoa_r+0x26e>
 800550e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005510:	9a03      	ldr	r2, [sp, #12]
 8005512:	601a      	str	r2, [r3, #0]
 8005514:	9b08      	ldr	r3, [sp, #32]
 8005516:	2b0e      	cmp	r3, #14
 8005518:	f200 80a8 	bhi.w	800566c <_dtoa_r+0x47c>
 800551c:	2c00      	cmp	r4, #0
 800551e:	f000 80a5 	beq.w	800566c <_dtoa_r+0x47c>
 8005522:	f1ba 0f00 	cmp.w	sl, #0
 8005526:	dd34      	ble.n	8005592 <_dtoa_r+0x3a2>
 8005528:	4a9a      	ldr	r2, [pc, #616]	; (8005794 <_dtoa_r+0x5a4>)
 800552a:	f00a 030f 	and.w	r3, sl, #15
 800552e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005532:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005536:	e9d3 3400 	ldrd	r3, r4, [r3]
 800553a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800553e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8005542:	d016      	beq.n	8005572 <_dtoa_r+0x382>
 8005544:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005548:	4b93      	ldr	r3, [pc, #588]	; (8005798 <_dtoa_r+0x5a8>)
 800554a:	2703      	movs	r7, #3
 800554c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005550:	f7fb f8ec 	bl	800072c <__aeabi_ddiv>
 8005554:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005558:	f004 040f 	and.w	r4, r4, #15
 800555c:	4e8e      	ldr	r6, [pc, #568]	; (8005798 <_dtoa_r+0x5a8>)
 800555e:	b954      	cbnz	r4, 8005576 <_dtoa_r+0x386>
 8005560:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005564:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005568:	f7fb f8e0 	bl	800072c <__aeabi_ddiv>
 800556c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005570:	e029      	b.n	80055c6 <_dtoa_r+0x3d6>
 8005572:	2702      	movs	r7, #2
 8005574:	e7f2      	b.n	800555c <_dtoa_r+0x36c>
 8005576:	07e1      	lsls	r1, r4, #31
 8005578:	d508      	bpl.n	800558c <_dtoa_r+0x39c>
 800557a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800557e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005582:	f7fa ffa9 	bl	80004d8 <__aeabi_dmul>
 8005586:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800558a:	3701      	adds	r7, #1
 800558c:	1064      	asrs	r4, r4, #1
 800558e:	3608      	adds	r6, #8
 8005590:	e7e5      	b.n	800555e <_dtoa_r+0x36e>
 8005592:	f000 80a5 	beq.w	80056e0 <_dtoa_r+0x4f0>
 8005596:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800559a:	f1ca 0400 	rsb	r4, sl, #0
 800559e:	4b7d      	ldr	r3, [pc, #500]	; (8005794 <_dtoa_r+0x5a4>)
 80055a0:	f004 020f 	and.w	r2, r4, #15
 80055a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ac:	f7fa ff94 	bl	80004d8 <__aeabi_dmul>
 80055b0:	2702      	movs	r7, #2
 80055b2:	2300      	movs	r3, #0
 80055b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055b8:	4e77      	ldr	r6, [pc, #476]	; (8005798 <_dtoa_r+0x5a8>)
 80055ba:	1124      	asrs	r4, r4, #4
 80055bc:	2c00      	cmp	r4, #0
 80055be:	f040 8084 	bne.w	80056ca <_dtoa_r+0x4da>
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1d2      	bne.n	800556c <_dtoa_r+0x37c>
 80055c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	f000 808b 	beq.w	80056e4 <_dtoa_r+0x4f4>
 80055ce:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80055d2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80055d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80055da:	2200      	movs	r2, #0
 80055dc:	4b6f      	ldr	r3, [pc, #444]	; (800579c <_dtoa_r+0x5ac>)
 80055de:	f7fb f9ed 	bl	80009bc <__aeabi_dcmplt>
 80055e2:	2800      	cmp	r0, #0
 80055e4:	d07e      	beq.n	80056e4 <_dtoa_r+0x4f4>
 80055e6:	9b08      	ldr	r3, [sp, #32]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d07b      	beq.n	80056e4 <_dtoa_r+0x4f4>
 80055ec:	f1b9 0f00 	cmp.w	r9, #0
 80055f0:	dd38      	ble.n	8005664 <_dtoa_r+0x474>
 80055f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80055f6:	2200      	movs	r2, #0
 80055f8:	4b69      	ldr	r3, [pc, #420]	; (80057a0 <_dtoa_r+0x5b0>)
 80055fa:	f7fa ff6d 	bl	80004d8 <__aeabi_dmul>
 80055fe:	464c      	mov	r4, r9
 8005600:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005604:	f10a 38ff 	add.w	r8, sl, #4294967295
 8005608:	3701      	adds	r7, #1
 800560a:	4638      	mov	r0, r7
 800560c:	f7fa fefa 	bl	8000404 <__aeabi_i2d>
 8005610:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005614:	f7fa ff60 	bl	80004d8 <__aeabi_dmul>
 8005618:	2200      	movs	r2, #0
 800561a:	4b62      	ldr	r3, [pc, #392]	; (80057a4 <_dtoa_r+0x5b4>)
 800561c:	f7fa fda6 	bl	800016c <__adddf3>
 8005620:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005624:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005628:	9611      	str	r6, [sp, #68]	; 0x44
 800562a:	2c00      	cmp	r4, #0
 800562c:	d15d      	bne.n	80056ea <_dtoa_r+0x4fa>
 800562e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005632:	2200      	movs	r2, #0
 8005634:	4b5c      	ldr	r3, [pc, #368]	; (80057a8 <_dtoa_r+0x5b8>)
 8005636:	f7fa fd97 	bl	8000168 <__aeabi_dsub>
 800563a:	4602      	mov	r2, r0
 800563c:	460b      	mov	r3, r1
 800563e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005642:	4633      	mov	r3, r6
 8005644:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005646:	f7fb f9d7 	bl	80009f8 <__aeabi_dcmpgt>
 800564a:	2800      	cmp	r0, #0
 800564c:	f040 829c 	bne.w	8005b88 <_dtoa_r+0x998>
 8005650:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005654:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005656:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800565a:	f7fb f9af 	bl	80009bc <__aeabi_dcmplt>
 800565e:	2800      	cmp	r0, #0
 8005660:	f040 8290 	bne.w	8005b84 <_dtoa_r+0x994>
 8005664:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005668:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800566c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800566e:	2b00      	cmp	r3, #0
 8005670:	f2c0 8152 	blt.w	8005918 <_dtoa_r+0x728>
 8005674:	f1ba 0f0e 	cmp.w	sl, #14
 8005678:	f300 814e 	bgt.w	8005918 <_dtoa_r+0x728>
 800567c:	4b45      	ldr	r3, [pc, #276]	; (8005794 <_dtoa_r+0x5a4>)
 800567e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005682:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005686:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800568a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800568c:	2b00      	cmp	r3, #0
 800568e:	f280 80db 	bge.w	8005848 <_dtoa_r+0x658>
 8005692:	9b08      	ldr	r3, [sp, #32]
 8005694:	2b00      	cmp	r3, #0
 8005696:	f300 80d7 	bgt.w	8005848 <_dtoa_r+0x658>
 800569a:	f040 8272 	bne.w	8005b82 <_dtoa_r+0x992>
 800569e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056a2:	2200      	movs	r2, #0
 80056a4:	4b40      	ldr	r3, [pc, #256]	; (80057a8 <_dtoa_r+0x5b8>)
 80056a6:	f7fa ff17 	bl	80004d8 <__aeabi_dmul>
 80056aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056ae:	f7fb f999 	bl	80009e4 <__aeabi_dcmpge>
 80056b2:	9c08      	ldr	r4, [sp, #32]
 80056b4:	4626      	mov	r6, r4
 80056b6:	2800      	cmp	r0, #0
 80056b8:	f040 8248 	bne.w	8005b4c <_dtoa_r+0x95c>
 80056bc:	2331      	movs	r3, #49	; 0x31
 80056be:	9f03      	ldr	r7, [sp, #12]
 80056c0:	f10a 0a01 	add.w	sl, sl, #1
 80056c4:	f807 3b01 	strb.w	r3, [r7], #1
 80056c8:	e244      	b.n	8005b54 <_dtoa_r+0x964>
 80056ca:	07e2      	lsls	r2, r4, #31
 80056cc:	d505      	bpl.n	80056da <_dtoa_r+0x4ea>
 80056ce:	e9d6 2300 	ldrd	r2, r3, [r6]
 80056d2:	f7fa ff01 	bl	80004d8 <__aeabi_dmul>
 80056d6:	2301      	movs	r3, #1
 80056d8:	3701      	adds	r7, #1
 80056da:	1064      	asrs	r4, r4, #1
 80056dc:	3608      	adds	r6, #8
 80056de:	e76d      	b.n	80055bc <_dtoa_r+0x3cc>
 80056e0:	2702      	movs	r7, #2
 80056e2:	e770      	b.n	80055c6 <_dtoa_r+0x3d6>
 80056e4:	46d0      	mov	r8, sl
 80056e6:	9c08      	ldr	r4, [sp, #32]
 80056e8:	e78f      	b.n	800560a <_dtoa_r+0x41a>
 80056ea:	9903      	ldr	r1, [sp, #12]
 80056ec:	4b29      	ldr	r3, [pc, #164]	; (8005794 <_dtoa_r+0x5a4>)
 80056ee:	4421      	add	r1, r4
 80056f0:	9112      	str	r1, [sp, #72]	; 0x48
 80056f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80056f8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80056fc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005700:	2900      	cmp	r1, #0
 8005702:	d055      	beq.n	80057b0 <_dtoa_r+0x5c0>
 8005704:	2000      	movs	r0, #0
 8005706:	4929      	ldr	r1, [pc, #164]	; (80057ac <_dtoa_r+0x5bc>)
 8005708:	f7fb f810 	bl	800072c <__aeabi_ddiv>
 800570c:	463b      	mov	r3, r7
 800570e:	4632      	mov	r2, r6
 8005710:	f7fa fd2a 	bl	8000168 <__aeabi_dsub>
 8005714:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005718:	9f03      	ldr	r7, [sp, #12]
 800571a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800571e:	f7fb f98b 	bl	8000a38 <__aeabi_d2iz>
 8005722:	4604      	mov	r4, r0
 8005724:	f7fa fe6e 	bl	8000404 <__aeabi_i2d>
 8005728:	4602      	mov	r2, r0
 800572a:	460b      	mov	r3, r1
 800572c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005730:	f7fa fd1a 	bl	8000168 <__aeabi_dsub>
 8005734:	4602      	mov	r2, r0
 8005736:	460b      	mov	r3, r1
 8005738:	3430      	adds	r4, #48	; 0x30
 800573a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800573e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005742:	f807 4b01 	strb.w	r4, [r7], #1
 8005746:	f7fb f939 	bl	80009bc <__aeabi_dcmplt>
 800574a:	2800      	cmp	r0, #0
 800574c:	d174      	bne.n	8005838 <_dtoa_r+0x648>
 800574e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005752:	2000      	movs	r0, #0
 8005754:	4911      	ldr	r1, [pc, #68]	; (800579c <_dtoa_r+0x5ac>)
 8005756:	f7fa fd07 	bl	8000168 <__aeabi_dsub>
 800575a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800575e:	f7fb f92d 	bl	80009bc <__aeabi_dcmplt>
 8005762:	2800      	cmp	r0, #0
 8005764:	f040 80b7 	bne.w	80058d6 <_dtoa_r+0x6e6>
 8005768:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800576a:	429f      	cmp	r7, r3
 800576c:	f43f af7a 	beq.w	8005664 <_dtoa_r+0x474>
 8005770:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005774:	2200      	movs	r2, #0
 8005776:	4b0a      	ldr	r3, [pc, #40]	; (80057a0 <_dtoa_r+0x5b0>)
 8005778:	f7fa feae 	bl	80004d8 <__aeabi_dmul>
 800577c:	2200      	movs	r2, #0
 800577e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005782:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005786:	4b06      	ldr	r3, [pc, #24]	; (80057a0 <_dtoa_r+0x5b0>)
 8005788:	f7fa fea6 	bl	80004d8 <__aeabi_dmul>
 800578c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005790:	e7c3      	b.n	800571a <_dtoa_r+0x52a>
 8005792:	bf00      	nop
 8005794:	08009148 	.word	0x08009148
 8005798:	08009120 	.word	0x08009120
 800579c:	3ff00000 	.word	0x3ff00000
 80057a0:	40240000 	.word	0x40240000
 80057a4:	401c0000 	.word	0x401c0000
 80057a8:	40140000 	.word	0x40140000
 80057ac:	3fe00000 	.word	0x3fe00000
 80057b0:	4630      	mov	r0, r6
 80057b2:	4639      	mov	r1, r7
 80057b4:	f7fa fe90 	bl	80004d8 <__aeabi_dmul>
 80057b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80057ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80057be:	9c03      	ldr	r4, [sp, #12]
 80057c0:	9314      	str	r3, [sp, #80]	; 0x50
 80057c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057c6:	f7fb f937 	bl	8000a38 <__aeabi_d2iz>
 80057ca:	9015      	str	r0, [sp, #84]	; 0x54
 80057cc:	f7fa fe1a 	bl	8000404 <__aeabi_i2d>
 80057d0:	4602      	mov	r2, r0
 80057d2:	460b      	mov	r3, r1
 80057d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057d8:	f7fa fcc6 	bl	8000168 <__aeabi_dsub>
 80057dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80057de:	4606      	mov	r6, r0
 80057e0:	3330      	adds	r3, #48	; 0x30
 80057e2:	f804 3b01 	strb.w	r3, [r4], #1
 80057e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80057e8:	460f      	mov	r7, r1
 80057ea:	429c      	cmp	r4, r3
 80057ec:	f04f 0200 	mov.w	r2, #0
 80057f0:	d124      	bne.n	800583c <_dtoa_r+0x64c>
 80057f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80057f6:	4bb0      	ldr	r3, [pc, #704]	; (8005ab8 <_dtoa_r+0x8c8>)
 80057f8:	f7fa fcb8 	bl	800016c <__adddf3>
 80057fc:	4602      	mov	r2, r0
 80057fe:	460b      	mov	r3, r1
 8005800:	4630      	mov	r0, r6
 8005802:	4639      	mov	r1, r7
 8005804:	f7fb f8f8 	bl	80009f8 <__aeabi_dcmpgt>
 8005808:	2800      	cmp	r0, #0
 800580a:	d163      	bne.n	80058d4 <_dtoa_r+0x6e4>
 800580c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005810:	2000      	movs	r0, #0
 8005812:	49a9      	ldr	r1, [pc, #676]	; (8005ab8 <_dtoa_r+0x8c8>)
 8005814:	f7fa fca8 	bl	8000168 <__aeabi_dsub>
 8005818:	4602      	mov	r2, r0
 800581a:	460b      	mov	r3, r1
 800581c:	4630      	mov	r0, r6
 800581e:	4639      	mov	r1, r7
 8005820:	f7fb f8cc 	bl	80009bc <__aeabi_dcmplt>
 8005824:	2800      	cmp	r0, #0
 8005826:	f43f af1d 	beq.w	8005664 <_dtoa_r+0x474>
 800582a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800582c:	1e7b      	subs	r3, r7, #1
 800582e:	9314      	str	r3, [sp, #80]	; 0x50
 8005830:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005834:	2b30      	cmp	r3, #48	; 0x30
 8005836:	d0f8      	beq.n	800582a <_dtoa_r+0x63a>
 8005838:	46c2      	mov	sl, r8
 800583a:	e03b      	b.n	80058b4 <_dtoa_r+0x6c4>
 800583c:	4b9f      	ldr	r3, [pc, #636]	; (8005abc <_dtoa_r+0x8cc>)
 800583e:	f7fa fe4b 	bl	80004d8 <__aeabi_dmul>
 8005842:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005846:	e7bc      	b.n	80057c2 <_dtoa_r+0x5d2>
 8005848:	9f03      	ldr	r7, [sp, #12]
 800584a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800584e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005852:	4640      	mov	r0, r8
 8005854:	4649      	mov	r1, r9
 8005856:	f7fa ff69 	bl	800072c <__aeabi_ddiv>
 800585a:	f7fb f8ed 	bl	8000a38 <__aeabi_d2iz>
 800585e:	4604      	mov	r4, r0
 8005860:	f7fa fdd0 	bl	8000404 <__aeabi_i2d>
 8005864:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005868:	f7fa fe36 	bl	80004d8 <__aeabi_dmul>
 800586c:	4602      	mov	r2, r0
 800586e:	460b      	mov	r3, r1
 8005870:	4640      	mov	r0, r8
 8005872:	4649      	mov	r1, r9
 8005874:	f7fa fc78 	bl	8000168 <__aeabi_dsub>
 8005878:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800587c:	f807 6b01 	strb.w	r6, [r7], #1
 8005880:	9e03      	ldr	r6, [sp, #12]
 8005882:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005886:	1bbe      	subs	r6, r7, r6
 8005888:	45b4      	cmp	ip, r6
 800588a:	4602      	mov	r2, r0
 800588c:	460b      	mov	r3, r1
 800588e:	d136      	bne.n	80058fe <_dtoa_r+0x70e>
 8005890:	f7fa fc6c 	bl	800016c <__adddf3>
 8005894:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005898:	4680      	mov	r8, r0
 800589a:	4689      	mov	r9, r1
 800589c:	f7fb f8ac 	bl	80009f8 <__aeabi_dcmpgt>
 80058a0:	bb58      	cbnz	r0, 80058fa <_dtoa_r+0x70a>
 80058a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058a6:	4640      	mov	r0, r8
 80058a8:	4649      	mov	r1, r9
 80058aa:	f7fb f87d 	bl	80009a8 <__aeabi_dcmpeq>
 80058ae:	b108      	cbz	r0, 80058b4 <_dtoa_r+0x6c4>
 80058b0:	07e1      	lsls	r1, r4, #31
 80058b2:	d422      	bmi.n	80058fa <_dtoa_r+0x70a>
 80058b4:	4628      	mov	r0, r5
 80058b6:	4659      	mov	r1, fp
 80058b8:	f000 fe7a 	bl	80065b0 <_Bfree>
 80058bc:	2300      	movs	r3, #0
 80058be:	703b      	strb	r3, [r7, #0]
 80058c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80058c2:	f10a 0001 	add.w	r0, sl, #1
 80058c6:	6018      	str	r0, [r3, #0]
 80058c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f43f acde 	beq.w	800528c <_dtoa_r+0x9c>
 80058d0:	601f      	str	r7, [r3, #0]
 80058d2:	e4db      	b.n	800528c <_dtoa_r+0x9c>
 80058d4:	4627      	mov	r7, r4
 80058d6:	463b      	mov	r3, r7
 80058d8:	461f      	mov	r7, r3
 80058da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80058de:	2a39      	cmp	r2, #57	; 0x39
 80058e0:	d107      	bne.n	80058f2 <_dtoa_r+0x702>
 80058e2:	9a03      	ldr	r2, [sp, #12]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d1f7      	bne.n	80058d8 <_dtoa_r+0x6e8>
 80058e8:	2230      	movs	r2, #48	; 0x30
 80058ea:	9903      	ldr	r1, [sp, #12]
 80058ec:	f108 0801 	add.w	r8, r8, #1
 80058f0:	700a      	strb	r2, [r1, #0]
 80058f2:	781a      	ldrb	r2, [r3, #0]
 80058f4:	3201      	adds	r2, #1
 80058f6:	701a      	strb	r2, [r3, #0]
 80058f8:	e79e      	b.n	8005838 <_dtoa_r+0x648>
 80058fa:	46d0      	mov	r8, sl
 80058fc:	e7eb      	b.n	80058d6 <_dtoa_r+0x6e6>
 80058fe:	2200      	movs	r2, #0
 8005900:	4b6e      	ldr	r3, [pc, #440]	; (8005abc <_dtoa_r+0x8cc>)
 8005902:	f7fa fde9 	bl	80004d8 <__aeabi_dmul>
 8005906:	2200      	movs	r2, #0
 8005908:	2300      	movs	r3, #0
 800590a:	4680      	mov	r8, r0
 800590c:	4689      	mov	r9, r1
 800590e:	f7fb f84b 	bl	80009a8 <__aeabi_dcmpeq>
 8005912:	2800      	cmp	r0, #0
 8005914:	d09b      	beq.n	800584e <_dtoa_r+0x65e>
 8005916:	e7cd      	b.n	80058b4 <_dtoa_r+0x6c4>
 8005918:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800591a:	2a00      	cmp	r2, #0
 800591c:	f000 80d0 	beq.w	8005ac0 <_dtoa_r+0x8d0>
 8005920:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005922:	2a01      	cmp	r2, #1
 8005924:	f300 80ae 	bgt.w	8005a84 <_dtoa_r+0x894>
 8005928:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800592a:	2a00      	cmp	r2, #0
 800592c:	f000 80a6 	beq.w	8005a7c <_dtoa_r+0x88c>
 8005930:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005934:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005936:	9f06      	ldr	r7, [sp, #24]
 8005938:	9a06      	ldr	r2, [sp, #24]
 800593a:	2101      	movs	r1, #1
 800593c:	441a      	add	r2, r3
 800593e:	9206      	str	r2, [sp, #24]
 8005940:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005942:	4628      	mov	r0, r5
 8005944:	441a      	add	r2, r3
 8005946:	9209      	str	r2, [sp, #36]	; 0x24
 8005948:	f000 ff32 	bl	80067b0 <__i2b>
 800594c:	4606      	mov	r6, r0
 800594e:	2f00      	cmp	r7, #0
 8005950:	dd0c      	ble.n	800596c <_dtoa_r+0x77c>
 8005952:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005954:	2b00      	cmp	r3, #0
 8005956:	dd09      	ble.n	800596c <_dtoa_r+0x77c>
 8005958:	42bb      	cmp	r3, r7
 800595a:	bfa8      	it	ge
 800595c:	463b      	movge	r3, r7
 800595e:	9a06      	ldr	r2, [sp, #24]
 8005960:	1aff      	subs	r7, r7, r3
 8005962:	1ad2      	subs	r2, r2, r3
 8005964:	9206      	str	r2, [sp, #24]
 8005966:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	9309      	str	r3, [sp, #36]	; 0x24
 800596c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800596e:	b1f3      	cbz	r3, 80059ae <_dtoa_r+0x7be>
 8005970:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005972:	2b00      	cmp	r3, #0
 8005974:	f000 80a8 	beq.w	8005ac8 <_dtoa_r+0x8d8>
 8005978:	2c00      	cmp	r4, #0
 800597a:	dd10      	ble.n	800599e <_dtoa_r+0x7ae>
 800597c:	4631      	mov	r1, r6
 800597e:	4622      	mov	r2, r4
 8005980:	4628      	mov	r0, r5
 8005982:	f000 ffd3 	bl	800692c <__pow5mult>
 8005986:	465a      	mov	r2, fp
 8005988:	4601      	mov	r1, r0
 800598a:	4606      	mov	r6, r0
 800598c:	4628      	mov	r0, r5
 800598e:	f000 ff25 	bl	80067dc <__multiply>
 8005992:	4680      	mov	r8, r0
 8005994:	4659      	mov	r1, fp
 8005996:	4628      	mov	r0, r5
 8005998:	f000 fe0a 	bl	80065b0 <_Bfree>
 800599c:	46c3      	mov	fp, r8
 800599e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059a0:	1b1a      	subs	r2, r3, r4
 80059a2:	d004      	beq.n	80059ae <_dtoa_r+0x7be>
 80059a4:	4659      	mov	r1, fp
 80059a6:	4628      	mov	r0, r5
 80059a8:	f000 ffc0 	bl	800692c <__pow5mult>
 80059ac:	4683      	mov	fp, r0
 80059ae:	2101      	movs	r1, #1
 80059b0:	4628      	mov	r0, r5
 80059b2:	f000 fefd 	bl	80067b0 <__i2b>
 80059b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059b8:	4604      	mov	r4, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	f340 8086 	ble.w	8005acc <_dtoa_r+0x8dc>
 80059c0:	461a      	mov	r2, r3
 80059c2:	4601      	mov	r1, r0
 80059c4:	4628      	mov	r0, r5
 80059c6:	f000 ffb1 	bl	800692c <__pow5mult>
 80059ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059cc:	4604      	mov	r4, r0
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	dd7f      	ble.n	8005ad2 <_dtoa_r+0x8e2>
 80059d2:	f04f 0800 	mov.w	r8, #0
 80059d6:	6923      	ldr	r3, [r4, #16]
 80059d8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80059dc:	6918      	ldr	r0, [r3, #16]
 80059de:	f000 fe99 	bl	8006714 <__hi0bits>
 80059e2:	f1c0 0020 	rsb	r0, r0, #32
 80059e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059e8:	4418      	add	r0, r3
 80059ea:	f010 001f 	ands.w	r0, r0, #31
 80059ee:	f000 8092 	beq.w	8005b16 <_dtoa_r+0x926>
 80059f2:	f1c0 0320 	rsb	r3, r0, #32
 80059f6:	2b04      	cmp	r3, #4
 80059f8:	f340 808a 	ble.w	8005b10 <_dtoa_r+0x920>
 80059fc:	f1c0 001c 	rsb	r0, r0, #28
 8005a00:	9b06      	ldr	r3, [sp, #24]
 8005a02:	4407      	add	r7, r0
 8005a04:	4403      	add	r3, r0
 8005a06:	9306      	str	r3, [sp, #24]
 8005a08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a0a:	4403      	add	r3, r0
 8005a0c:	9309      	str	r3, [sp, #36]	; 0x24
 8005a0e:	9b06      	ldr	r3, [sp, #24]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	dd05      	ble.n	8005a20 <_dtoa_r+0x830>
 8005a14:	4659      	mov	r1, fp
 8005a16:	461a      	mov	r2, r3
 8005a18:	4628      	mov	r0, r5
 8005a1a:	f000 ffe1 	bl	80069e0 <__lshift>
 8005a1e:	4683      	mov	fp, r0
 8005a20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	dd05      	ble.n	8005a32 <_dtoa_r+0x842>
 8005a26:	4621      	mov	r1, r4
 8005a28:	461a      	mov	r2, r3
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	f000 ffd8 	bl	80069e0 <__lshift>
 8005a30:	4604      	mov	r4, r0
 8005a32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d070      	beq.n	8005b1a <_dtoa_r+0x92a>
 8005a38:	4621      	mov	r1, r4
 8005a3a:	4658      	mov	r0, fp
 8005a3c:	f001 f840 	bl	8006ac0 <__mcmp>
 8005a40:	2800      	cmp	r0, #0
 8005a42:	da6a      	bge.n	8005b1a <_dtoa_r+0x92a>
 8005a44:	2300      	movs	r3, #0
 8005a46:	4659      	mov	r1, fp
 8005a48:	220a      	movs	r2, #10
 8005a4a:	4628      	mov	r0, r5
 8005a4c:	f000 fdd2 	bl	80065f4 <__multadd>
 8005a50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a52:	4683      	mov	fp, r0
 8005a54:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f000 8194 	beq.w	8005d86 <_dtoa_r+0xb96>
 8005a5e:	4631      	mov	r1, r6
 8005a60:	2300      	movs	r3, #0
 8005a62:	220a      	movs	r2, #10
 8005a64:	4628      	mov	r0, r5
 8005a66:	f000 fdc5 	bl	80065f4 <__multadd>
 8005a6a:	f1b9 0f00 	cmp.w	r9, #0
 8005a6e:	4606      	mov	r6, r0
 8005a70:	f300 8093 	bgt.w	8005b9a <_dtoa_r+0x9aa>
 8005a74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	dc57      	bgt.n	8005b2a <_dtoa_r+0x93a>
 8005a7a:	e08e      	b.n	8005b9a <_dtoa_r+0x9aa>
 8005a7c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005a7e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005a82:	e757      	b.n	8005934 <_dtoa_r+0x744>
 8005a84:	9b08      	ldr	r3, [sp, #32]
 8005a86:	1e5c      	subs	r4, r3, #1
 8005a88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a8a:	42a3      	cmp	r3, r4
 8005a8c:	bfb7      	itett	lt
 8005a8e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005a90:	1b1c      	subge	r4, r3, r4
 8005a92:	1ae2      	sublt	r2, r4, r3
 8005a94:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005a96:	bfbe      	ittt	lt
 8005a98:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005a9a:	189b      	addlt	r3, r3, r2
 8005a9c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005a9e:	9b08      	ldr	r3, [sp, #32]
 8005aa0:	bfb8      	it	lt
 8005aa2:	2400      	movlt	r4, #0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	bfbb      	ittet	lt
 8005aa8:	9b06      	ldrlt	r3, [sp, #24]
 8005aaa:	9a08      	ldrlt	r2, [sp, #32]
 8005aac:	9f06      	ldrge	r7, [sp, #24]
 8005aae:	1a9f      	sublt	r7, r3, r2
 8005ab0:	bfac      	ite	ge
 8005ab2:	9b08      	ldrge	r3, [sp, #32]
 8005ab4:	2300      	movlt	r3, #0
 8005ab6:	e73f      	b.n	8005938 <_dtoa_r+0x748>
 8005ab8:	3fe00000 	.word	0x3fe00000
 8005abc:	40240000 	.word	0x40240000
 8005ac0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005ac2:	9f06      	ldr	r7, [sp, #24]
 8005ac4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005ac6:	e742      	b.n	800594e <_dtoa_r+0x75e>
 8005ac8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005aca:	e76b      	b.n	80059a4 <_dtoa_r+0x7b4>
 8005acc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	dc19      	bgt.n	8005b06 <_dtoa_r+0x916>
 8005ad2:	9b04      	ldr	r3, [sp, #16]
 8005ad4:	b9bb      	cbnz	r3, 8005b06 <_dtoa_r+0x916>
 8005ad6:	9b05      	ldr	r3, [sp, #20]
 8005ad8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005adc:	b99b      	cbnz	r3, 8005b06 <_dtoa_r+0x916>
 8005ade:	9b05      	ldr	r3, [sp, #20]
 8005ae0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ae4:	0d1b      	lsrs	r3, r3, #20
 8005ae6:	051b      	lsls	r3, r3, #20
 8005ae8:	b183      	cbz	r3, 8005b0c <_dtoa_r+0x91c>
 8005aea:	f04f 0801 	mov.w	r8, #1
 8005aee:	9b06      	ldr	r3, [sp, #24]
 8005af0:	3301      	adds	r3, #1
 8005af2:	9306      	str	r3, [sp, #24]
 8005af4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005af6:	3301      	adds	r3, #1
 8005af8:	9309      	str	r3, [sp, #36]	; 0x24
 8005afa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	f47f af6a 	bne.w	80059d6 <_dtoa_r+0x7e6>
 8005b02:	2001      	movs	r0, #1
 8005b04:	e76f      	b.n	80059e6 <_dtoa_r+0x7f6>
 8005b06:	f04f 0800 	mov.w	r8, #0
 8005b0a:	e7f6      	b.n	8005afa <_dtoa_r+0x90a>
 8005b0c:	4698      	mov	r8, r3
 8005b0e:	e7f4      	b.n	8005afa <_dtoa_r+0x90a>
 8005b10:	f43f af7d 	beq.w	8005a0e <_dtoa_r+0x81e>
 8005b14:	4618      	mov	r0, r3
 8005b16:	301c      	adds	r0, #28
 8005b18:	e772      	b.n	8005a00 <_dtoa_r+0x810>
 8005b1a:	9b08      	ldr	r3, [sp, #32]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	dc36      	bgt.n	8005b8e <_dtoa_r+0x99e>
 8005b20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	dd33      	ble.n	8005b8e <_dtoa_r+0x99e>
 8005b26:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b2a:	f1b9 0f00 	cmp.w	r9, #0
 8005b2e:	d10d      	bne.n	8005b4c <_dtoa_r+0x95c>
 8005b30:	4621      	mov	r1, r4
 8005b32:	464b      	mov	r3, r9
 8005b34:	2205      	movs	r2, #5
 8005b36:	4628      	mov	r0, r5
 8005b38:	f000 fd5c 	bl	80065f4 <__multadd>
 8005b3c:	4601      	mov	r1, r0
 8005b3e:	4604      	mov	r4, r0
 8005b40:	4658      	mov	r0, fp
 8005b42:	f000 ffbd 	bl	8006ac0 <__mcmp>
 8005b46:	2800      	cmp	r0, #0
 8005b48:	f73f adb8 	bgt.w	80056bc <_dtoa_r+0x4cc>
 8005b4c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005b4e:	9f03      	ldr	r7, [sp, #12]
 8005b50:	ea6f 0a03 	mvn.w	sl, r3
 8005b54:	f04f 0800 	mov.w	r8, #0
 8005b58:	4621      	mov	r1, r4
 8005b5a:	4628      	mov	r0, r5
 8005b5c:	f000 fd28 	bl	80065b0 <_Bfree>
 8005b60:	2e00      	cmp	r6, #0
 8005b62:	f43f aea7 	beq.w	80058b4 <_dtoa_r+0x6c4>
 8005b66:	f1b8 0f00 	cmp.w	r8, #0
 8005b6a:	d005      	beq.n	8005b78 <_dtoa_r+0x988>
 8005b6c:	45b0      	cmp	r8, r6
 8005b6e:	d003      	beq.n	8005b78 <_dtoa_r+0x988>
 8005b70:	4641      	mov	r1, r8
 8005b72:	4628      	mov	r0, r5
 8005b74:	f000 fd1c 	bl	80065b0 <_Bfree>
 8005b78:	4631      	mov	r1, r6
 8005b7a:	4628      	mov	r0, r5
 8005b7c:	f000 fd18 	bl	80065b0 <_Bfree>
 8005b80:	e698      	b.n	80058b4 <_dtoa_r+0x6c4>
 8005b82:	2400      	movs	r4, #0
 8005b84:	4626      	mov	r6, r4
 8005b86:	e7e1      	b.n	8005b4c <_dtoa_r+0x95c>
 8005b88:	46c2      	mov	sl, r8
 8005b8a:	4626      	mov	r6, r4
 8005b8c:	e596      	b.n	80056bc <_dtoa_r+0x4cc>
 8005b8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	f000 80fd 	beq.w	8005d94 <_dtoa_r+0xba4>
 8005b9a:	2f00      	cmp	r7, #0
 8005b9c:	dd05      	ble.n	8005baa <_dtoa_r+0x9ba>
 8005b9e:	4631      	mov	r1, r6
 8005ba0:	463a      	mov	r2, r7
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	f000 ff1c 	bl	80069e0 <__lshift>
 8005ba8:	4606      	mov	r6, r0
 8005baa:	f1b8 0f00 	cmp.w	r8, #0
 8005bae:	d05c      	beq.n	8005c6a <_dtoa_r+0xa7a>
 8005bb0:	4628      	mov	r0, r5
 8005bb2:	6871      	ldr	r1, [r6, #4]
 8005bb4:	f000 fcbc 	bl	8006530 <_Balloc>
 8005bb8:	4607      	mov	r7, r0
 8005bba:	b928      	cbnz	r0, 8005bc8 <_dtoa_r+0x9d8>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005bc2:	4b7f      	ldr	r3, [pc, #508]	; (8005dc0 <_dtoa_r+0xbd0>)
 8005bc4:	f7ff bb28 	b.w	8005218 <_dtoa_r+0x28>
 8005bc8:	6932      	ldr	r2, [r6, #16]
 8005bca:	f106 010c 	add.w	r1, r6, #12
 8005bce:	3202      	adds	r2, #2
 8005bd0:	0092      	lsls	r2, r2, #2
 8005bd2:	300c      	adds	r0, #12
 8005bd4:	f000 fc9e 	bl	8006514 <memcpy>
 8005bd8:	2201      	movs	r2, #1
 8005bda:	4639      	mov	r1, r7
 8005bdc:	4628      	mov	r0, r5
 8005bde:	f000 feff 	bl	80069e0 <__lshift>
 8005be2:	46b0      	mov	r8, r6
 8005be4:	4606      	mov	r6, r0
 8005be6:	9b03      	ldr	r3, [sp, #12]
 8005be8:	3301      	adds	r3, #1
 8005bea:	9308      	str	r3, [sp, #32]
 8005bec:	9b03      	ldr	r3, [sp, #12]
 8005bee:	444b      	add	r3, r9
 8005bf0:	930a      	str	r3, [sp, #40]	; 0x28
 8005bf2:	9b04      	ldr	r3, [sp, #16]
 8005bf4:	f003 0301 	and.w	r3, r3, #1
 8005bf8:	9309      	str	r3, [sp, #36]	; 0x24
 8005bfa:	9b08      	ldr	r3, [sp, #32]
 8005bfc:	4621      	mov	r1, r4
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	4658      	mov	r0, fp
 8005c02:	9304      	str	r3, [sp, #16]
 8005c04:	f7ff fa66 	bl	80050d4 <quorem>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	4641      	mov	r1, r8
 8005c0c:	3330      	adds	r3, #48	; 0x30
 8005c0e:	9006      	str	r0, [sp, #24]
 8005c10:	4658      	mov	r0, fp
 8005c12:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c14:	f000 ff54 	bl	8006ac0 <__mcmp>
 8005c18:	4632      	mov	r2, r6
 8005c1a:	4681      	mov	r9, r0
 8005c1c:	4621      	mov	r1, r4
 8005c1e:	4628      	mov	r0, r5
 8005c20:	f000 ff6a 	bl	8006af8 <__mdiff>
 8005c24:	68c2      	ldr	r2, [r0, #12]
 8005c26:	4607      	mov	r7, r0
 8005c28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c2a:	bb02      	cbnz	r2, 8005c6e <_dtoa_r+0xa7e>
 8005c2c:	4601      	mov	r1, r0
 8005c2e:	4658      	mov	r0, fp
 8005c30:	f000 ff46 	bl	8006ac0 <__mcmp>
 8005c34:	4602      	mov	r2, r0
 8005c36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c38:	4639      	mov	r1, r7
 8005c3a:	4628      	mov	r0, r5
 8005c3c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005c40:	f000 fcb6 	bl	80065b0 <_Bfree>
 8005c44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c48:	9f08      	ldr	r7, [sp, #32]
 8005c4a:	ea43 0102 	orr.w	r1, r3, r2
 8005c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c50:	430b      	orrs	r3, r1
 8005c52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c54:	d10d      	bne.n	8005c72 <_dtoa_r+0xa82>
 8005c56:	2b39      	cmp	r3, #57	; 0x39
 8005c58:	d029      	beq.n	8005cae <_dtoa_r+0xabe>
 8005c5a:	f1b9 0f00 	cmp.w	r9, #0
 8005c5e:	dd01      	ble.n	8005c64 <_dtoa_r+0xa74>
 8005c60:	9b06      	ldr	r3, [sp, #24]
 8005c62:	3331      	adds	r3, #49	; 0x31
 8005c64:	9a04      	ldr	r2, [sp, #16]
 8005c66:	7013      	strb	r3, [r2, #0]
 8005c68:	e776      	b.n	8005b58 <_dtoa_r+0x968>
 8005c6a:	4630      	mov	r0, r6
 8005c6c:	e7b9      	b.n	8005be2 <_dtoa_r+0x9f2>
 8005c6e:	2201      	movs	r2, #1
 8005c70:	e7e2      	b.n	8005c38 <_dtoa_r+0xa48>
 8005c72:	f1b9 0f00 	cmp.w	r9, #0
 8005c76:	db06      	blt.n	8005c86 <_dtoa_r+0xa96>
 8005c78:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005c7a:	ea41 0909 	orr.w	r9, r1, r9
 8005c7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c80:	ea59 0101 	orrs.w	r1, r9, r1
 8005c84:	d120      	bne.n	8005cc8 <_dtoa_r+0xad8>
 8005c86:	2a00      	cmp	r2, #0
 8005c88:	ddec      	ble.n	8005c64 <_dtoa_r+0xa74>
 8005c8a:	4659      	mov	r1, fp
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	4628      	mov	r0, r5
 8005c90:	9308      	str	r3, [sp, #32]
 8005c92:	f000 fea5 	bl	80069e0 <__lshift>
 8005c96:	4621      	mov	r1, r4
 8005c98:	4683      	mov	fp, r0
 8005c9a:	f000 ff11 	bl	8006ac0 <__mcmp>
 8005c9e:	2800      	cmp	r0, #0
 8005ca0:	9b08      	ldr	r3, [sp, #32]
 8005ca2:	dc02      	bgt.n	8005caa <_dtoa_r+0xaba>
 8005ca4:	d1de      	bne.n	8005c64 <_dtoa_r+0xa74>
 8005ca6:	07da      	lsls	r2, r3, #31
 8005ca8:	d5dc      	bpl.n	8005c64 <_dtoa_r+0xa74>
 8005caa:	2b39      	cmp	r3, #57	; 0x39
 8005cac:	d1d8      	bne.n	8005c60 <_dtoa_r+0xa70>
 8005cae:	2339      	movs	r3, #57	; 0x39
 8005cb0:	9a04      	ldr	r2, [sp, #16]
 8005cb2:	7013      	strb	r3, [r2, #0]
 8005cb4:	463b      	mov	r3, r7
 8005cb6:	461f      	mov	r7, r3
 8005cb8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005cbc:	3b01      	subs	r3, #1
 8005cbe:	2a39      	cmp	r2, #57	; 0x39
 8005cc0:	d050      	beq.n	8005d64 <_dtoa_r+0xb74>
 8005cc2:	3201      	adds	r2, #1
 8005cc4:	701a      	strb	r2, [r3, #0]
 8005cc6:	e747      	b.n	8005b58 <_dtoa_r+0x968>
 8005cc8:	2a00      	cmp	r2, #0
 8005cca:	dd03      	ble.n	8005cd4 <_dtoa_r+0xae4>
 8005ccc:	2b39      	cmp	r3, #57	; 0x39
 8005cce:	d0ee      	beq.n	8005cae <_dtoa_r+0xabe>
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	e7c7      	b.n	8005c64 <_dtoa_r+0xa74>
 8005cd4:	9a08      	ldr	r2, [sp, #32]
 8005cd6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005cd8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005cdc:	428a      	cmp	r2, r1
 8005cde:	d02a      	beq.n	8005d36 <_dtoa_r+0xb46>
 8005ce0:	4659      	mov	r1, fp
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	220a      	movs	r2, #10
 8005ce6:	4628      	mov	r0, r5
 8005ce8:	f000 fc84 	bl	80065f4 <__multadd>
 8005cec:	45b0      	cmp	r8, r6
 8005cee:	4683      	mov	fp, r0
 8005cf0:	f04f 0300 	mov.w	r3, #0
 8005cf4:	f04f 020a 	mov.w	r2, #10
 8005cf8:	4641      	mov	r1, r8
 8005cfa:	4628      	mov	r0, r5
 8005cfc:	d107      	bne.n	8005d0e <_dtoa_r+0xb1e>
 8005cfe:	f000 fc79 	bl	80065f4 <__multadd>
 8005d02:	4680      	mov	r8, r0
 8005d04:	4606      	mov	r6, r0
 8005d06:	9b08      	ldr	r3, [sp, #32]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	9308      	str	r3, [sp, #32]
 8005d0c:	e775      	b.n	8005bfa <_dtoa_r+0xa0a>
 8005d0e:	f000 fc71 	bl	80065f4 <__multadd>
 8005d12:	4631      	mov	r1, r6
 8005d14:	4680      	mov	r8, r0
 8005d16:	2300      	movs	r3, #0
 8005d18:	220a      	movs	r2, #10
 8005d1a:	4628      	mov	r0, r5
 8005d1c:	f000 fc6a 	bl	80065f4 <__multadd>
 8005d20:	4606      	mov	r6, r0
 8005d22:	e7f0      	b.n	8005d06 <_dtoa_r+0xb16>
 8005d24:	f1b9 0f00 	cmp.w	r9, #0
 8005d28:	bfcc      	ite	gt
 8005d2a:	464f      	movgt	r7, r9
 8005d2c:	2701      	movle	r7, #1
 8005d2e:	f04f 0800 	mov.w	r8, #0
 8005d32:	9a03      	ldr	r2, [sp, #12]
 8005d34:	4417      	add	r7, r2
 8005d36:	4659      	mov	r1, fp
 8005d38:	2201      	movs	r2, #1
 8005d3a:	4628      	mov	r0, r5
 8005d3c:	9308      	str	r3, [sp, #32]
 8005d3e:	f000 fe4f 	bl	80069e0 <__lshift>
 8005d42:	4621      	mov	r1, r4
 8005d44:	4683      	mov	fp, r0
 8005d46:	f000 febb 	bl	8006ac0 <__mcmp>
 8005d4a:	2800      	cmp	r0, #0
 8005d4c:	dcb2      	bgt.n	8005cb4 <_dtoa_r+0xac4>
 8005d4e:	d102      	bne.n	8005d56 <_dtoa_r+0xb66>
 8005d50:	9b08      	ldr	r3, [sp, #32]
 8005d52:	07db      	lsls	r3, r3, #31
 8005d54:	d4ae      	bmi.n	8005cb4 <_dtoa_r+0xac4>
 8005d56:	463b      	mov	r3, r7
 8005d58:	461f      	mov	r7, r3
 8005d5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d5e:	2a30      	cmp	r2, #48	; 0x30
 8005d60:	d0fa      	beq.n	8005d58 <_dtoa_r+0xb68>
 8005d62:	e6f9      	b.n	8005b58 <_dtoa_r+0x968>
 8005d64:	9a03      	ldr	r2, [sp, #12]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d1a5      	bne.n	8005cb6 <_dtoa_r+0xac6>
 8005d6a:	2331      	movs	r3, #49	; 0x31
 8005d6c:	f10a 0a01 	add.w	sl, sl, #1
 8005d70:	e779      	b.n	8005c66 <_dtoa_r+0xa76>
 8005d72:	4b14      	ldr	r3, [pc, #80]	; (8005dc4 <_dtoa_r+0xbd4>)
 8005d74:	f7ff baa8 	b.w	80052c8 <_dtoa_r+0xd8>
 8005d78:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	f47f aa81 	bne.w	8005282 <_dtoa_r+0x92>
 8005d80:	4b11      	ldr	r3, [pc, #68]	; (8005dc8 <_dtoa_r+0xbd8>)
 8005d82:	f7ff baa1 	b.w	80052c8 <_dtoa_r+0xd8>
 8005d86:	f1b9 0f00 	cmp.w	r9, #0
 8005d8a:	dc03      	bgt.n	8005d94 <_dtoa_r+0xba4>
 8005d8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	f73f aecb 	bgt.w	8005b2a <_dtoa_r+0x93a>
 8005d94:	9f03      	ldr	r7, [sp, #12]
 8005d96:	4621      	mov	r1, r4
 8005d98:	4658      	mov	r0, fp
 8005d9a:	f7ff f99b 	bl	80050d4 <quorem>
 8005d9e:	9a03      	ldr	r2, [sp, #12]
 8005da0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005da4:	f807 3b01 	strb.w	r3, [r7], #1
 8005da8:	1aba      	subs	r2, r7, r2
 8005daa:	4591      	cmp	r9, r2
 8005dac:	ddba      	ble.n	8005d24 <_dtoa_r+0xb34>
 8005dae:	4659      	mov	r1, fp
 8005db0:	2300      	movs	r3, #0
 8005db2:	220a      	movs	r2, #10
 8005db4:	4628      	mov	r0, r5
 8005db6:	f000 fc1d 	bl	80065f4 <__multadd>
 8005dba:	4683      	mov	fp, r0
 8005dbc:	e7eb      	b.n	8005d96 <_dtoa_r+0xba6>
 8005dbe:	bf00      	nop
 8005dc0:	08009038 	.word	0x08009038
 8005dc4:	08009231 	.word	0x08009231
 8005dc8:	08008fb9 	.word	0x08008fb9

08005dcc <rshift>:
 8005dcc:	6903      	ldr	r3, [r0, #16]
 8005dce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005dd2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005dd6:	f100 0414 	add.w	r4, r0, #20
 8005dda:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005dde:	dd46      	ble.n	8005e6e <rshift+0xa2>
 8005de0:	f011 011f 	ands.w	r1, r1, #31
 8005de4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005de8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005dec:	d10c      	bne.n	8005e08 <rshift+0x3c>
 8005dee:	4629      	mov	r1, r5
 8005df0:	f100 0710 	add.w	r7, r0, #16
 8005df4:	42b1      	cmp	r1, r6
 8005df6:	d335      	bcc.n	8005e64 <rshift+0x98>
 8005df8:	1a9b      	subs	r3, r3, r2
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	1eea      	subs	r2, r5, #3
 8005dfe:	4296      	cmp	r6, r2
 8005e00:	bf38      	it	cc
 8005e02:	2300      	movcc	r3, #0
 8005e04:	4423      	add	r3, r4
 8005e06:	e015      	b.n	8005e34 <rshift+0x68>
 8005e08:	46a1      	mov	r9, r4
 8005e0a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005e0e:	f1c1 0820 	rsb	r8, r1, #32
 8005e12:	40cf      	lsrs	r7, r1
 8005e14:	f105 0e04 	add.w	lr, r5, #4
 8005e18:	4576      	cmp	r6, lr
 8005e1a:	46f4      	mov	ip, lr
 8005e1c:	d816      	bhi.n	8005e4c <rshift+0x80>
 8005e1e:	1a9a      	subs	r2, r3, r2
 8005e20:	0092      	lsls	r2, r2, #2
 8005e22:	3a04      	subs	r2, #4
 8005e24:	3501      	adds	r5, #1
 8005e26:	42ae      	cmp	r6, r5
 8005e28:	bf38      	it	cc
 8005e2a:	2200      	movcc	r2, #0
 8005e2c:	18a3      	adds	r3, r4, r2
 8005e2e:	50a7      	str	r7, [r4, r2]
 8005e30:	b107      	cbz	r7, 8005e34 <rshift+0x68>
 8005e32:	3304      	adds	r3, #4
 8005e34:	42a3      	cmp	r3, r4
 8005e36:	eba3 0204 	sub.w	r2, r3, r4
 8005e3a:	bf08      	it	eq
 8005e3c:	2300      	moveq	r3, #0
 8005e3e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005e42:	6102      	str	r2, [r0, #16]
 8005e44:	bf08      	it	eq
 8005e46:	6143      	streq	r3, [r0, #20]
 8005e48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e4c:	f8dc c000 	ldr.w	ip, [ip]
 8005e50:	fa0c fc08 	lsl.w	ip, ip, r8
 8005e54:	ea4c 0707 	orr.w	r7, ip, r7
 8005e58:	f849 7b04 	str.w	r7, [r9], #4
 8005e5c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005e60:	40cf      	lsrs	r7, r1
 8005e62:	e7d9      	b.n	8005e18 <rshift+0x4c>
 8005e64:	f851 cb04 	ldr.w	ip, [r1], #4
 8005e68:	f847 cf04 	str.w	ip, [r7, #4]!
 8005e6c:	e7c2      	b.n	8005df4 <rshift+0x28>
 8005e6e:	4623      	mov	r3, r4
 8005e70:	e7e0      	b.n	8005e34 <rshift+0x68>

08005e72 <__hexdig_fun>:
 8005e72:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005e76:	2b09      	cmp	r3, #9
 8005e78:	d802      	bhi.n	8005e80 <__hexdig_fun+0xe>
 8005e7a:	3820      	subs	r0, #32
 8005e7c:	b2c0      	uxtb	r0, r0
 8005e7e:	4770      	bx	lr
 8005e80:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005e84:	2b05      	cmp	r3, #5
 8005e86:	d801      	bhi.n	8005e8c <__hexdig_fun+0x1a>
 8005e88:	3847      	subs	r0, #71	; 0x47
 8005e8a:	e7f7      	b.n	8005e7c <__hexdig_fun+0xa>
 8005e8c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005e90:	2b05      	cmp	r3, #5
 8005e92:	d801      	bhi.n	8005e98 <__hexdig_fun+0x26>
 8005e94:	3827      	subs	r0, #39	; 0x27
 8005e96:	e7f1      	b.n	8005e7c <__hexdig_fun+0xa>
 8005e98:	2000      	movs	r0, #0
 8005e9a:	4770      	bx	lr

08005e9c <__gethex>:
 8005e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ea0:	b08b      	sub	sp, #44	; 0x2c
 8005ea2:	9305      	str	r3, [sp, #20]
 8005ea4:	4bb2      	ldr	r3, [pc, #712]	; (8006170 <__gethex+0x2d4>)
 8005ea6:	9002      	str	r0, [sp, #8]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	468b      	mov	fp, r1
 8005eac:	4618      	mov	r0, r3
 8005eae:	4690      	mov	r8, r2
 8005eb0:	9303      	str	r3, [sp, #12]
 8005eb2:	f7fa f94d 	bl	8000150 <strlen>
 8005eb6:	4682      	mov	sl, r0
 8005eb8:	9b03      	ldr	r3, [sp, #12]
 8005eba:	f8db 2000 	ldr.w	r2, [fp]
 8005ebe:	4403      	add	r3, r0
 8005ec0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005ec4:	9306      	str	r3, [sp, #24]
 8005ec6:	1c93      	adds	r3, r2, #2
 8005ec8:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8005ecc:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005ed0:	32fe      	adds	r2, #254	; 0xfe
 8005ed2:	18d1      	adds	r1, r2, r3
 8005ed4:	461f      	mov	r7, r3
 8005ed6:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005eda:	9101      	str	r1, [sp, #4]
 8005edc:	2830      	cmp	r0, #48	; 0x30
 8005ede:	d0f8      	beq.n	8005ed2 <__gethex+0x36>
 8005ee0:	f7ff ffc7 	bl	8005e72 <__hexdig_fun>
 8005ee4:	4604      	mov	r4, r0
 8005ee6:	2800      	cmp	r0, #0
 8005ee8:	d13a      	bne.n	8005f60 <__gethex+0xc4>
 8005eea:	4652      	mov	r2, sl
 8005eec:	4638      	mov	r0, r7
 8005eee:	9903      	ldr	r1, [sp, #12]
 8005ef0:	f001 fda8 	bl	8007a44 <strncmp>
 8005ef4:	4605      	mov	r5, r0
 8005ef6:	2800      	cmp	r0, #0
 8005ef8:	d166      	bne.n	8005fc8 <__gethex+0x12c>
 8005efa:	f817 000a 	ldrb.w	r0, [r7, sl]
 8005efe:	eb07 060a 	add.w	r6, r7, sl
 8005f02:	f7ff ffb6 	bl	8005e72 <__hexdig_fun>
 8005f06:	2800      	cmp	r0, #0
 8005f08:	d060      	beq.n	8005fcc <__gethex+0x130>
 8005f0a:	4633      	mov	r3, r6
 8005f0c:	7818      	ldrb	r0, [r3, #0]
 8005f0e:	461f      	mov	r7, r3
 8005f10:	2830      	cmp	r0, #48	; 0x30
 8005f12:	f103 0301 	add.w	r3, r3, #1
 8005f16:	d0f9      	beq.n	8005f0c <__gethex+0x70>
 8005f18:	f7ff ffab 	bl	8005e72 <__hexdig_fun>
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	fab0 f480 	clz	r4, r0
 8005f22:	4635      	mov	r5, r6
 8005f24:	0964      	lsrs	r4, r4, #5
 8005f26:	9301      	str	r3, [sp, #4]
 8005f28:	463a      	mov	r2, r7
 8005f2a:	4616      	mov	r6, r2
 8005f2c:	7830      	ldrb	r0, [r6, #0]
 8005f2e:	3201      	adds	r2, #1
 8005f30:	f7ff ff9f 	bl	8005e72 <__hexdig_fun>
 8005f34:	2800      	cmp	r0, #0
 8005f36:	d1f8      	bne.n	8005f2a <__gethex+0x8e>
 8005f38:	4652      	mov	r2, sl
 8005f3a:	4630      	mov	r0, r6
 8005f3c:	9903      	ldr	r1, [sp, #12]
 8005f3e:	f001 fd81 	bl	8007a44 <strncmp>
 8005f42:	b980      	cbnz	r0, 8005f66 <__gethex+0xca>
 8005f44:	b94d      	cbnz	r5, 8005f5a <__gethex+0xbe>
 8005f46:	eb06 050a 	add.w	r5, r6, sl
 8005f4a:	462a      	mov	r2, r5
 8005f4c:	4616      	mov	r6, r2
 8005f4e:	7830      	ldrb	r0, [r6, #0]
 8005f50:	3201      	adds	r2, #1
 8005f52:	f7ff ff8e 	bl	8005e72 <__hexdig_fun>
 8005f56:	2800      	cmp	r0, #0
 8005f58:	d1f8      	bne.n	8005f4c <__gethex+0xb0>
 8005f5a:	1bad      	subs	r5, r5, r6
 8005f5c:	00ad      	lsls	r5, r5, #2
 8005f5e:	e004      	b.n	8005f6a <__gethex+0xce>
 8005f60:	2400      	movs	r4, #0
 8005f62:	4625      	mov	r5, r4
 8005f64:	e7e0      	b.n	8005f28 <__gethex+0x8c>
 8005f66:	2d00      	cmp	r5, #0
 8005f68:	d1f7      	bne.n	8005f5a <__gethex+0xbe>
 8005f6a:	7833      	ldrb	r3, [r6, #0]
 8005f6c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005f70:	2b50      	cmp	r3, #80	; 0x50
 8005f72:	d139      	bne.n	8005fe8 <__gethex+0x14c>
 8005f74:	7873      	ldrb	r3, [r6, #1]
 8005f76:	2b2b      	cmp	r3, #43	; 0x2b
 8005f78:	d02a      	beq.n	8005fd0 <__gethex+0x134>
 8005f7a:	2b2d      	cmp	r3, #45	; 0x2d
 8005f7c:	d02c      	beq.n	8005fd8 <__gethex+0x13c>
 8005f7e:	f04f 0900 	mov.w	r9, #0
 8005f82:	1c71      	adds	r1, r6, #1
 8005f84:	7808      	ldrb	r0, [r1, #0]
 8005f86:	f7ff ff74 	bl	8005e72 <__hexdig_fun>
 8005f8a:	1e43      	subs	r3, r0, #1
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	2b18      	cmp	r3, #24
 8005f90:	d82a      	bhi.n	8005fe8 <__gethex+0x14c>
 8005f92:	f1a0 0210 	sub.w	r2, r0, #16
 8005f96:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005f9a:	f7ff ff6a 	bl	8005e72 <__hexdig_fun>
 8005f9e:	1e43      	subs	r3, r0, #1
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	2b18      	cmp	r3, #24
 8005fa4:	d91b      	bls.n	8005fde <__gethex+0x142>
 8005fa6:	f1b9 0f00 	cmp.w	r9, #0
 8005faa:	d000      	beq.n	8005fae <__gethex+0x112>
 8005fac:	4252      	negs	r2, r2
 8005fae:	4415      	add	r5, r2
 8005fb0:	f8cb 1000 	str.w	r1, [fp]
 8005fb4:	b1d4      	cbz	r4, 8005fec <__gethex+0x150>
 8005fb6:	9b01      	ldr	r3, [sp, #4]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	bf14      	ite	ne
 8005fbc:	2700      	movne	r7, #0
 8005fbe:	2706      	moveq	r7, #6
 8005fc0:	4638      	mov	r0, r7
 8005fc2:	b00b      	add	sp, #44	; 0x2c
 8005fc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fc8:	463e      	mov	r6, r7
 8005fca:	4625      	mov	r5, r4
 8005fcc:	2401      	movs	r4, #1
 8005fce:	e7cc      	b.n	8005f6a <__gethex+0xce>
 8005fd0:	f04f 0900 	mov.w	r9, #0
 8005fd4:	1cb1      	adds	r1, r6, #2
 8005fd6:	e7d5      	b.n	8005f84 <__gethex+0xe8>
 8005fd8:	f04f 0901 	mov.w	r9, #1
 8005fdc:	e7fa      	b.n	8005fd4 <__gethex+0x138>
 8005fde:	230a      	movs	r3, #10
 8005fe0:	fb03 0202 	mla	r2, r3, r2, r0
 8005fe4:	3a10      	subs	r2, #16
 8005fe6:	e7d6      	b.n	8005f96 <__gethex+0xfa>
 8005fe8:	4631      	mov	r1, r6
 8005fea:	e7e1      	b.n	8005fb0 <__gethex+0x114>
 8005fec:	4621      	mov	r1, r4
 8005fee:	1bf3      	subs	r3, r6, r7
 8005ff0:	3b01      	subs	r3, #1
 8005ff2:	2b07      	cmp	r3, #7
 8005ff4:	dc0a      	bgt.n	800600c <__gethex+0x170>
 8005ff6:	9802      	ldr	r0, [sp, #8]
 8005ff8:	f000 fa9a 	bl	8006530 <_Balloc>
 8005ffc:	4604      	mov	r4, r0
 8005ffe:	b940      	cbnz	r0, 8006012 <__gethex+0x176>
 8006000:	4602      	mov	r2, r0
 8006002:	21de      	movs	r1, #222	; 0xde
 8006004:	4b5b      	ldr	r3, [pc, #364]	; (8006174 <__gethex+0x2d8>)
 8006006:	485c      	ldr	r0, [pc, #368]	; (8006178 <__gethex+0x2dc>)
 8006008:	f001 fdea 	bl	8007be0 <__assert_func>
 800600c:	3101      	adds	r1, #1
 800600e:	105b      	asrs	r3, r3, #1
 8006010:	e7ef      	b.n	8005ff2 <__gethex+0x156>
 8006012:	f04f 0b00 	mov.w	fp, #0
 8006016:	f100 0914 	add.w	r9, r0, #20
 800601a:	f1ca 0301 	rsb	r3, sl, #1
 800601e:	f8cd 9010 	str.w	r9, [sp, #16]
 8006022:	f8cd b004 	str.w	fp, [sp, #4]
 8006026:	9308      	str	r3, [sp, #32]
 8006028:	42b7      	cmp	r7, r6
 800602a:	d33f      	bcc.n	80060ac <__gethex+0x210>
 800602c:	9f04      	ldr	r7, [sp, #16]
 800602e:	9b01      	ldr	r3, [sp, #4]
 8006030:	f847 3b04 	str.w	r3, [r7], #4
 8006034:	eba7 0709 	sub.w	r7, r7, r9
 8006038:	10bf      	asrs	r7, r7, #2
 800603a:	6127      	str	r7, [r4, #16]
 800603c:	4618      	mov	r0, r3
 800603e:	f000 fb69 	bl	8006714 <__hi0bits>
 8006042:	017f      	lsls	r7, r7, #5
 8006044:	f8d8 6000 	ldr.w	r6, [r8]
 8006048:	1a3f      	subs	r7, r7, r0
 800604a:	42b7      	cmp	r7, r6
 800604c:	dd62      	ble.n	8006114 <__gethex+0x278>
 800604e:	1bbf      	subs	r7, r7, r6
 8006050:	4639      	mov	r1, r7
 8006052:	4620      	mov	r0, r4
 8006054:	f000 ff03 	bl	8006e5e <__any_on>
 8006058:	4682      	mov	sl, r0
 800605a:	b1a8      	cbz	r0, 8006088 <__gethex+0x1ec>
 800605c:	f04f 0a01 	mov.w	sl, #1
 8006060:	1e7b      	subs	r3, r7, #1
 8006062:	1159      	asrs	r1, r3, #5
 8006064:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006068:	f003 021f 	and.w	r2, r3, #31
 800606c:	fa0a f202 	lsl.w	r2, sl, r2
 8006070:	420a      	tst	r2, r1
 8006072:	d009      	beq.n	8006088 <__gethex+0x1ec>
 8006074:	4553      	cmp	r3, sl
 8006076:	dd05      	ble.n	8006084 <__gethex+0x1e8>
 8006078:	4620      	mov	r0, r4
 800607a:	1eb9      	subs	r1, r7, #2
 800607c:	f000 feef 	bl	8006e5e <__any_on>
 8006080:	2800      	cmp	r0, #0
 8006082:	d144      	bne.n	800610e <__gethex+0x272>
 8006084:	f04f 0a02 	mov.w	sl, #2
 8006088:	4639      	mov	r1, r7
 800608a:	4620      	mov	r0, r4
 800608c:	f7ff fe9e 	bl	8005dcc <rshift>
 8006090:	443d      	add	r5, r7
 8006092:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006096:	42ab      	cmp	r3, r5
 8006098:	da4a      	bge.n	8006130 <__gethex+0x294>
 800609a:	4621      	mov	r1, r4
 800609c:	9802      	ldr	r0, [sp, #8]
 800609e:	f000 fa87 	bl	80065b0 <_Bfree>
 80060a2:	2300      	movs	r3, #0
 80060a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80060a6:	27a3      	movs	r7, #163	; 0xa3
 80060a8:	6013      	str	r3, [r2, #0]
 80060aa:	e789      	b.n	8005fc0 <__gethex+0x124>
 80060ac:	1e73      	subs	r3, r6, #1
 80060ae:	9a06      	ldr	r2, [sp, #24]
 80060b0:	9307      	str	r3, [sp, #28]
 80060b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d019      	beq.n	80060ee <__gethex+0x252>
 80060ba:	f1bb 0f20 	cmp.w	fp, #32
 80060be:	d107      	bne.n	80060d0 <__gethex+0x234>
 80060c0:	9b04      	ldr	r3, [sp, #16]
 80060c2:	9a01      	ldr	r2, [sp, #4]
 80060c4:	f843 2b04 	str.w	r2, [r3], #4
 80060c8:	9304      	str	r3, [sp, #16]
 80060ca:	2300      	movs	r3, #0
 80060cc:	469b      	mov	fp, r3
 80060ce:	9301      	str	r3, [sp, #4]
 80060d0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80060d4:	f7ff fecd 	bl	8005e72 <__hexdig_fun>
 80060d8:	9b01      	ldr	r3, [sp, #4]
 80060da:	f000 000f 	and.w	r0, r0, #15
 80060de:	fa00 f00b 	lsl.w	r0, r0, fp
 80060e2:	4303      	orrs	r3, r0
 80060e4:	9301      	str	r3, [sp, #4]
 80060e6:	f10b 0b04 	add.w	fp, fp, #4
 80060ea:	9b07      	ldr	r3, [sp, #28]
 80060ec:	e00d      	b.n	800610a <__gethex+0x26e>
 80060ee:	9a08      	ldr	r2, [sp, #32]
 80060f0:	1e73      	subs	r3, r6, #1
 80060f2:	4413      	add	r3, r2
 80060f4:	42bb      	cmp	r3, r7
 80060f6:	d3e0      	bcc.n	80060ba <__gethex+0x21e>
 80060f8:	4618      	mov	r0, r3
 80060fa:	4652      	mov	r2, sl
 80060fc:	9903      	ldr	r1, [sp, #12]
 80060fe:	9309      	str	r3, [sp, #36]	; 0x24
 8006100:	f001 fca0 	bl	8007a44 <strncmp>
 8006104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006106:	2800      	cmp	r0, #0
 8006108:	d1d7      	bne.n	80060ba <__gethex+0x21e>
 800610a:	461e      	mov	r6, r3
 800610c:	e78c      	b.n	8006028 <__gethex+0x18c>
 800610e:	f04f 0a03 	mov.w	sl, #3
 8006112:	e7b9      	b.n	8006088 <__gethex+0x1ec>
 8006114:	da09      	bge.n	800612a <__gethex+0x28e>
 8006116:	1bf7      	subs	r7, r6, r7
 8006118:	4621      	mov	r1, r4
 800611a:	463a      	mov	r2, r7
 800611c:	9802      	ldr	r0, [sp, #8]
 800611e:	f000 fc5f 	bl	80069e0 <__lshift>
 8006122:	4604      	mov	r4, r0
 8006124:	1bed      	subs	r5, r5, r7
 8006126:	f100 0914 	add.w	r9, r0, #20
 800612a:	f04f 0a00 	mov.w	sl, #0
 800612e:	e7b0      	b.n	8006092 <__gethex+0x1f6>
 8006130:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006134:	42a8      	cmp	r0, r5
 8006136:	dd72      	ble.n	800621e <__gethex+0x382>
 8006138:	1b45      	subs	r5, r0, r5
 800613a:	42ae      	cmp	r6, r5
 800613c:	dc35      	bgt.n	80061aa <__gethex+0x30e>
 800613e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006142:	2b02      	cmp	r3, #2
 8006144:	d029      	beq.n	800619a <__gethex+0x2fe>
 8006146:	2b03      	cmp	r3, #3
 8006148:	d02b      	beq.n	80061a2 <__gethex+0x306>
 800614a:	2b01      	cmp	r3, #1
 800614c:	d11c      	bne.n	8006188 <__gethex+0x2ec>
 800614e:	42ae      	cmp	r6, r5
 8006150:	d11a      	bne.n	8006188 <__gethex+0x2ec>
 8006152:	2e01      	cmp	r6, #1
 8006154:	d112      	bne.n	800617c <__gethex+0x2e0>
 8006156:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800615a:	9a05      	ldr	r2, [sp, #20]
 800615c:	2762      	movs	r7, #98	; 0x62
 800615e:	6013      	str	r3, [r2, #0]
 8006160:	2301      	movs	r3, #1
 8006162:	6123      	str	r3, [r4, #16]
 8006164:	f8c9 3000 	str.w	r3, [r9]
 8006168:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800616a:	601c      	str	r4, [r3, #0]
 800616c:	e728      	b.n	8005fc0 <__gethex+0x124>
 800616e:	bf00      	nop
 8006170:	080090b0 	.word	0x080090b0
 8006174:	08009038 	.word	0x08009038
 8006178:	08009049 	.word	0x08009049
 800617c:	4620      	mov	r0, r4
 800617e:	1e71      	subs	r1, r6, #1
 8006180:	f000 fe6d 	bl	8006e5e <__any_on>
 8006184:	2800      	cmp	r0, #0
 8006186:	d1e6      	bne.n	8006156 <__gethex+0x2ba>
 8006188:	4621      	mov	r1, r4
 800618a:	9802      	ldr	r0, [sp, #8]
 800618c:	f000 fa10 	bl	80065b0 <_Bfree>
 8006190:	2300      	movs	r3, #0
 8006192:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006194:	2750      	movs	r7, #80	; 0x50
 8006196:	6013      	str	r3, [r2, #0]
 8006198:	e712      	b.n	8005fc0 <__gethex+0x124>
 800619a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800619c:	2b00      	cmp	r3, #0
 800619e:	d1f3      	bne.n	8006188 <__gethex+0x2ec>
 80061a0:	e7d9      	b.n	8006156 <__gethex+0x2ba>
 80061a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d1d6      	bne.n	8006156 <__gethex+0x2ba>
 80061a8:	e7ee      	b.n	8006188 <__gethex+0x2ec>
 80061aa:	1e6f      	subs	r7, r5, #1
 80061ac:	f1ba 0f00 	cmp.w	sl, #0
 80061b0:	d132      	bne.n	8006218 <__gethex+0x37c>
 80061b2:	b127      	cbz	r7, 80061be <__gethex+0x322>
 80061b4:	4639      	mov	r1, r7
 80061b6:	4620      	mov	r0, r4
 80061b8:	f000 fe51 	bl	8006e5e <__any_on>
 80061bc:	4682      	mov	sl, r0
 80061be:	2101      	movs	r1, #1
 80061c0:	117b      	asrs	r3, r7, #5
 80061c2:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80061c6:	f007 071f 	and.w	r7, r7, #31
 80061ca:	fa01 f707 	lsl.w	r7, r1, r7
 80061ce:	421f      	tst	r7, r3
 80061d0:	f04f 0702 	mov.w	r7, #2
 80061d4:	4629      	mov	r1, r5
 80061d6:	4620      	mov	r0, r4
 80061d8:	bf18      	it	ne
 80061da:	f04a 0a02 	orrne.w	sl, sl, #2
 80061de:	1b76      	subs	r6, r6, r5
 80061e0:	f7ff fdf4 	bl	8005dcc <rshift>
 80061e4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80061e8:	f1ba 0f00 	cmp.w	sl, #0
 80061ec:	d048      	beq.n	8006280 <__gethex+0x3e4>
 80061ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d015      	beq.n	8006222 <__gethex+0x386>
 80061f6:	2b03      	cmp	r3, #3
 80061f8:	d017      	beq.n	800622a <__gethex+0x38e>
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d109      	bne.n	8006212 <__gethex+0x376>
 80061fe:	f01a 0f02 	tst.w	sl, #2
 8006202:	d006      	beq.n	8006212 <__gethex+0x376>
 8006204:	f8d9 0000 	ldr.w	r0, [r9]
 8006208:	ea4a 0a00 	orr.w	sl, sl, r0
 800620c:	f01a 0f01 	tst.w	sl, #1
 8006210:	d10e      	bne.n	8006230 <__gethex+0x394>
 8006212:	f047 0710 	orr.w	r7, r7, #16
 8006216:	e033      	b.n	8006280 <__gethex+0x3e4>
 8006218:	f04f 0a01 	mov.w	sl, #1
 800621c:	e7cf      	b.n	80061be <__gethex+0x322>
 800621e:	2701      	movs	r7, #1
 8006220:	e7e2      	b.n	80061e8 <__gethex+0x34c>
 8006222:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006224:	f1c3 0301 	rsb	r3, r3, #1
 8006228:	9315      	str	r3, [sp, #84]	; 0x54
 800622a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800622c:	2b00      	cmp	r3, #0
 800622e:	d0f0      	beq.n	8006212 <__gethex+0x376>
 8006230:	f04f 0c00 	mov.w	ip, #0
 8006234:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006238:	f104 0314 	add.w	r3, r4, #20
 800623c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006240:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006244:	4618      	mov	r0, r3
 8006246:	f853 2b04 	ldr.w	r2, [r3], #4
 800624a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800624e:	d01c      	beq.n	800628a <__gethex+0x3ee>
 8006250:	3201      	adds	r2, #1
 8006252:	6002      	str	r2, [r0, #0]
 8006254:	2f02      	cmp	r7, #2
 8006256:	f104 0314 	add.w	r3, r4, #20
 800625a:	d13d      	bne.n	80062d8 <__gethex+0x43c>
 800625c:	f8d8 2000 	ldr.w	r2, [r8]
 8006260:	3a01      	subs	r2, #1
 8006262:	42b2      	cmp	r2, r6
 8006264:	d10a      	bne.n	800627c <__gethex+0x3e0>
 8006266:	2201      	movs	r2, #1
 8006268:	1171      	asrs	r1, r6, #5
 800626a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800626e:	f006 061f 	and.w	r6, r6, #31
 8006272:	fa02 f606 	lsl.w	r6, r2, r6
 8006276:	421e      	tst	r6, r3
 8006278:	bf18      	it	ne
 800627a:	4617      	movne	r7, r2
 800627c:	f047 0720 	orr.w	r7, r7, #32
 8006280:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006282:	601c      	str	r4, [r3, #0]
 8006284:	9b05      	ldr	r3, [sp, #20]
 8006286:	601d      	str	r5, [r3, #0]
 8006288:	e69a      	b.n	8005fc0 <__gethex+0x124>
 800628a:	4299      	cmp	r1, r3
 800628c:	f843 cc04 	str.w	ip, [r3, #-4]
 8006290:	d8d8      	bhi.n	8006244 <__gethex+0x3a8>
 8006292:	68a3      	ldr	r3, [r4, #8]
 8006294:	459b      	cmp	fp, r3
 8006296:	db17      	blt.n	80062c8 <__gethex+0x42c>
 8006298:	6861      	ldr	r1, [r4, #4]
 800629a:	9802      	ldr	r0, [sp, #8]
 800629c:	3101      	adds	r1, #1
 800629e:	f000 f947 	bl	8006530 <_Balloc>
 80062a2:	4681      	mov	r9, r0
 80062a4:	b918      	cbnz	r0, 80062ae <__gethex+0x412>
 80062a6:	4602      	mov	r2, r0
 80062a8:	2184      	movs	r1, #132	; 0x84
 80062aa:	4b19      	ldr	r3, [pc, #100]	; (8006310 <__gethex+0x474>)
 80062ac:	e6ab      	b.n	8006006 <__gethex+0x16a>
 80062ae:	6922      	ldr	r2, [r4, #16]
 80062b0:	f104 010c 	add.w	r1, r4, #12
 80062b4:	3202      	adds	r2, #2
 80062b6:	0092      	lsls	r2, r2, #2
 80062b8:	300c      	adds	r0, #12
 80062ba:	f000 f92b 	bl	8006514 <memcpy>
 80062be:	4621      	mov	r1, r4
 80062c0:	9802      	ldr	r0, [sp, #8]
 80062c2:	f000 f975 	bl	80065b0 <_Bfree>
 80062c6:	464c      	mov	r4, r9
 80062c8:	6923      	ldr	r3, [r4, #16]
 80062ca:	1c5a      	adds	r2, r3, #1
 80062cc:	6122      	str	r2, [r4, #16]
 80062ce:	2201      	movs	r2, #1
 80062d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80062d4:	615a      	str	r2, [r3, #20]
 80062d6:	e7bd      	b.n	8006254 <__gethex+0x3b8>
 80062d8:	6922      	ldr	r2, [r4, #16]
 80062da:	455a      	cmp	r2, fp
 80062dc:	dd0b      	ble.n	80062f6 <__gethex+0x45a>
 80062de:	2101      	movs	r1, #1
 80062e0:	4620      	mov	r0, r4
 80062e2:	f7ff fd73 	bl	8005dcc <rshift>
 80062e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80062ea:	3501      	adds	r5, #1
 80062ec:	42ab      	cmp	r3, r5
 80062ee:	f6ff aed4 	blt.w	800609a <__gethex+0x1fe>
 80062f2:	2701      	movs	r7, #1
 80062f4:	e7c2      	b.n	800627c <__gethex+0x3e0>
 80062f6:	f016 061f 	ands.w	r6, r6, #31
 80062fa:	d0fa      	beq.n	80062f2 <__gethex+0x456>
 80062fc:	4453      	add	r3, sl
 80062fe:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006302:	f000 fa07 	bl	8006714 <__hi0bits>
 8006306:	f1c6 0620 	rsb	r6, r6, #32
 800630a:	42b0      	cmp	r0, r6
 800630c:	dbe7      	blt.n	80062de <__gethex+0x442>
 800630e:	e7f0      	b.n	80062f2 <__gethex+0x456>
 8006310:	08009038 	.word	0x08009038

08006314 <L_shift>:
 8006314:	f1c2 0208 	rsb	r2, r2, #8
 8006318:	0092      	lsls	r2, r2, #2
 800631a:	b570      	push	{r4, r5, r6, lr}
 800631c:	f1c2 0620 	rsb	r6, r2, #32
 8006320:	6843      	ldr	r3, [r0, #4]
 8006322:	6804      	ldr	r4, [r0, #0]
 8006324:	fa03 f506 	lsl.w	r5, r3, r6
 8006328:	432c      	orrs	r4, r5
 800632a:	40d3      	lsrs	r3, r2
 800632c:	6004      	str	r4, [r0, #0]
 800632e:	f840 3f04 	str.w	r3, [r0, #4]!
 8006332:	4288      	cmp	r0, r1
 8006334:	d3f4      	bcc.n	8006320 <L_shift+0xc>
 8006336:	bd70      	pop	{r4, r5, r6, pc}

08006338 <__match>:
 8006338:	b530      	push	{r4, r5, lr}
 800633a:	6803      	ldr	r3, [r0, #0]
 800633c:	3301      	adds	r3, #1
 800633e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006342:	b914      	cbnz	r4, 800634a <__match+0x12>
 8006344:	6003      	str	r3, [r0, #0]
 8006346:	2001      	movs	r0, #1
 8006348:	bd30      	pop	{r4, r5, pc}
 800634a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800634e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006352:	2d19      	cmp	r5, #25
 8006354:	bf98      	it	ls
 8006356:	3220      	addls	r2, #32
 8006358:	42a2      	cmp	r2, r4
 800635a:	d0f0      	beq.n	800633e <__match+0x6>
 800635c:	2000      	movs	r0, #0
 800635e:	e7f3      	b.n	8006348 <__match+0x10>

08006360 <__hexnan>:
 8006360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006364:	2500      	movs	r5, #0
 8006366:	680b      	ldr	r3, [r1, #0]
 8006368:	4682      	mov	sl, r0
 800636a:	115e      	asrs	r6, r3, #5
 800636c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006370:	f013 031f 	ands.w	r3, r3, #31
 8006374:	bf18      	it	ne
 8006376:	3604      	addne	r6, #4
 8006378:	1f37      	subs	r7, r6, #4
 800637a:	46b9      	mov	r9, r7
 800637c:	463c      	mov	r4, r7
 800637e:	46ab      	mov	fp, r5
 8006380:	b087      	sub	sp, #28
 8006382:	4690      	mov	r8, r2
 8006384:	6802      	ldr	r2, [r0, #0]
 8006386:	9301      	str	r3, [sp, #4]
 8006388:	f846 5c04 	str.w	r5, [r6, #-4]
 800638c:	9502      	str	r5, [sp, #8]
 800638e:	7851      	ldrb	r1, [r2, #1]
 8006390:	1c53      	adds	r3, r2, #1
 8006392:	9303      	str	r3, [sp, #12]
 8006394:	b341      	cbz	r1, 80063e8 <__hexnan+0x88>
 8006396:	4608      	mov	r0, r1
 8006398:	9205      	str	r2, [sp, #20]
 800639a:	9104      	str	r1, [sp, #16]
 800639c:	f7ff fd69 	bl	8005e72 <__hexdig_fun>
 80063a0:	2800      	cmp	r0, #0
 80063a2:	d14f      	bne.n	8006444 <__hexnan+0xe4>
 80063a4:	9904      	ldr	r1, [sp, #16]
 80063a6:	9a05      	ldr	r2, [sp, #20]
 80063a8:	2920      	cmp	r1, #32
 80063aa:	d818      	bhi.n	80063de <__hexnan+0x7e>
 80063ac:	9b02      	ldr	r3, [sp, #8]
 80063ae:	459b      	cmp	fp, r3
 80063b0:	dd13      	ble.n	80063da <__hexnan+0x7a>
 80063b2:	454c      	cmp	r4, r9
 80063b4:	d206      	bcs.n	80063c4 <__hexnan+0x64>
 80063b6:	2d07      	cmp	r5, #7
 80063b8:	dc04      	bgt.n	80063c4 <__hexnan+0x64>
 80063ba:	462a      	mov	r2, r5
 80063bc:	4649      	mov	r1, r9
 80063be:	4620      	mov	r0, r4
 80063c0:	f7ff ffa8 	bl	8006314 <L_shift>
 80063c4:	4544      	cmp	r4, r8
 80063c6:	d950      	bls.n	800646a <__hexnan+0x10a>
 80063c8:	2300      	movs	r3, #0
 80063ca:	f1a4 0904 	sub.w	r9, r4, #4
 80063ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80063d2:	461d      	mov	r5, r3
 80063d4:	464c      	mov	r4, r9
 80063d6:	f8cd b008 	str.w	fp, [sp, #8]
 80063da:	9a03      	ldr	r2, [sp, #12]
 80063dc:	e7d7      	b.n	800638e <__hexnan+0x2e>
 80063de:	2929      	cmp	r1, #41	; 0x29
 80063e0:	d156      	bne.n	8006490 <__hexnan+0x130>
 80063e2:	3202      	adds	r2, #2
 80063e4:	f8ca 2000 	str.w	r2, [sl]
 80063e8:	f1bb 0f00 	cmp.w	fp, #0
 80063ec:	d050      	beq.n	8006490 <__hexnan+0x130>
 80063ee:	454c      	cmp	r4, r9
 80063f0:	d206      	bcs.n	8006400 <__hexnan+0xa0>
 80063f2:	2d07      	cmp	r5, #7
 80063f4:	dc04      	bgt.n	8006400 <__hexnan+0xa0>
 80063f6:	462a      	mov	r2, r5
 80063f8:	4649      	mov	r1, r9
 80063fa:	4620      	mov	r0, r4
 80063fc:	f7ff ff8a 	bl	8006314 <L_shift>
 8006400:	4544      	cmp	r4, r8
 8006402:	d934      	bls.n	800646e <__hexnan+0x10e>
 8006404:	4623      	mov	r3, r4
 8006406:	f1a8 0204 	sub.w	r2, r8, #4
 800640a:	f853 1b04 	ldr.w	r1, [r3], #4
 800640e:	429f      	cmp	r7, r3
 8006410:	f842 1f04 	str.w	r1, [r2, #4]!
 8006414:	d2f9      	bcs.n	800640a <__hexnan+0xaa>
 8006416:	1b3b      	subs	r3, r7, r4
 8006418:	f023 0303 	bic.w	r3, r3, #3
 800641c:	3304      	adds	r3, #4
 800641e:	3401      	adds	r4, #1
 8006420:	3e03      	subs	r6, #3
 8006422:	42b4      	cmp	r4, r6
 8006424:	bf88      	it	hi
 8006426:	2304      	movhi	r3, #4
 8006428:	2200      	movs	r2, #0
 800642a:	4443      	add	r3, r8
 800642c:	f843 2b04 	str.w	r2, [r3], #4
 8006430:	429f      	cmp	r7, r3
 8006432:	d2fb      	bcs.n	800642c <__hexnan+0xcc>
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	b91b      	cbnz	r3, 8006440 <__hexnan+0xe0>
 8006438:	4547      	cmp	r7, r8
 800643a:	d127      	bne.n	800648c <__hexnan+0x12c>
 800643c:	2301      	movs	r3, #1
 800643e:	603b      	str	r3, [r7, #0]
 8006440:	2005      	movs	r0, #5
 8006442:	e026      	b.n	8006492 <__hexnan+0x132>
 8006444:	3501      	adds	r5, #1
 8006446:	2d08      	cmp	r5, #8
 8006448:	f10b 0b01 	add.w	fp, fp, #1
 800644c:	dd06      	ble.n	800645c <__hexnan+0xfc>
 800644e:	4544      	cmp	r4, r8
 8006450:	d9c3      	bls.n	80063da <__hexnan+0x7a>
 8006452:	2300      	movs	r3, #0
 8006454:	2501      	movs	r5, #1
 8006456:	f844 3c04 	str.w	r3, [r4, #-4]
 800645a:	3c04      	subs	r4, #4
 800645c:	6822      	ldr	r2, [r4, #0]
 800645e:	f000 000f 	and.w	r0, r0, #15
 8006462:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8006466:	6022      	str	r2, [r4, #0]
 8006468:	e7b7      	b.n	80063da <__hexnan+0x7a>
 800646a:	2508      	movs	r5, #8
 800646c:	e7b5      	b.n	80063da <__hexnan+0x7a>
 800646e:	9b01      	ldr	r3, [sp, #4]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d0df      	beq.n	8006434 <__hexnan+0xd4>
 8006474:	f04f 32ff 	mov.w	r2, #4294967295
 8006478:	f1c3 0320 	rsb	r3, r3, #32
 800647c:	fa22 f303 	lsr.w	r3, r2, r3
 8006480:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006484:	401a      	ands	r2, r3
 8006486:	f846 2c04 	str.w	r2, [r6, #-4]
 800648a:	e7d3      	b.n	8006434 <__hexnan+0xd4>
 800648c:	3f04      	subs	r7, #4
 800648e:	e7d1      	b.n	8006434 <__hexnan+0xd4>
 8006490:	2004      	movs	r0, #4
 8006492:	b007      	add	sp, #28
 8006494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006498 <_localeconv_r>:
 8006498:	4800      	ldr	r0, [pc, #0]	; (800649c <_localeconv_r+0x4>)
 800649a:	4770      	bx	lr
 800649c:	2000016c 	.word	0x2000016c

080064a0 <_lseek_r>:
 80064a0:	b538      	push	{r3, r4, r5, lr}
 80064a2:	4604      	mov	r4, r0
 80064a4:	4608      	mov	r0, r1
 80064a6:	4611      	mov	r1, r2
 80064a8:	2200      	movs	r2, #0
 80064aa:	4d05      	ldr	r5, [pc, #20]	; (80064c0 <_lseek_r+0x20>)
 80064ac:	602a      	str	r2, [r5, #0]
 80064ae:	461a      	mov	r2, r3
 80064b0:	f7fb f8de 	bl	8001670 <_lseek>
 80064b4:	1c43      	adds	r3, r0, #1
 80064b6:	d102      	bne.n	80064be <_lseek_r+0x1e>
 80064b8:	682b      	ldr	r3, [r5, #0]
 80064ba:	b103      	cbz	r3, 80064be <_lseek_r+0x1e>
 80064bc:	6023      	str	r3, [r4, #0]
 80064be:	bd38      	pop	{r3, r4, r5, pc}
 80064c0:	200004b4 	.word	0x200004b4

080064c4 <malloc>:
 80064c4:	4b02      	ldr	r3, [pc, #8]	; (80064d0 <malloc+0xc>)
 80064c6:	4601      	mov	r1, r0
 80064c8:	6818      	ldr	r0, [r3, #0]
 80064ca:	f000 bd65 	b.w	8006f98 <_malloc_r>
 80064ce:	bf00      	nop
 80064d0:	20000014 	.word	0x20000014

080064d4 <__ascii_mbtowc>:
 80064d4:	b082      	sub	sp, #8
 80064d6:	b901      	cbnz	r1, 80064da <__ascii_mbtowc+0x6>
 80064d8:	a901      	add	r1, sp, #4
 80064da:	b142      	cbz	r2, 80064ee <__ascii_mbtowc+0x1a>
 80064dc:	b14b      	cbz	r3, 80064f2 <__ascii_mbtowc+0x1e>
 80064de:	7813      	ldrb	r3, [r2, #0]
 80064e0:	600b      	str	r3, [r1, #0]
 80064e2:	7812      	ldrb	r2, [r2, #0]
 80064e4:	1e10      	subs	r0, r2, #0
 80064e6:	bf18      	it	ne
 80064e8:	2001      	movne	r0, #1
 80064ea:	b002      	add	sp, #8
 80064ec:	4770      	bx	lr
 80064ee:	4610      	mov	r0, r2
 80064f0:	e7fb      	b.n	80064ea <__ascii_mbtowc+0x16>
 80064f2:	f06f 0001 	mvn.w	r0, #1
 80064f6:	e7f8      	b.n	80064ea <__ascii_mbtowc+0x16>

080064f8 <memchr>:
 80064f8:	4603      	mov	r3, r0
 80064fa:	b510      	push	{r4, lr}
 80064fc:	b2c9      	uxtb	r1, r1
 80064fe:	4402      	add	r2, r0
 8006500:	4293      	cmp	r3, r2
 8006502:	4618      	mov	r0, r3
 8006504:	d101      	bne.n	800650a <memchr+0x12>
 8006506:	2000      	movs	r0, #0
 8006508:	e003      	b.n	8006512 <memchr+0x1a>
 800650a:	7804      	ldrb	r4, [r0, #0]
 800650c:	3301      	adds	r3, #1
 800650e:	428c      	cmp	r4, r1
 8006510:	d1f6      	bne.n	8006500 <memchr+0x8>
 8006512:	bd10      	pop	{r4, pc}

08006514 <memcpy>:
 8006514:	440a      	add	r2, r1
 8006516:	4291      	cmp	r1, r2
 8006518:	f100 33ff 	add.w	r3, r0, #4294967295
 800651c:	d100      	bne.n	8006520 <memcpy+0xc>
 800651e:	4770      	bx	lr
 8006520:	b510      	push	{r4, lr}
 8006522:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006526:	4291      	cmp	r1, r2
 8006528:	f803 4f01 	strb.w	r4, [r3, #1]!
 800652c:	d1f9      	bne.n	8006522 <memcpy+0xe>
 800652e:	bd10      	pop	{r4, pc}

08006530 <_Balloc>:
 8006530:	b570      	push	{r4, r5, r6, lr}
 8006532:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006534:	4604      	mov	r4, r0
 8006536:	460d      	mov	r5, r1
 8006538:	b976      	cbnz	r6, 8006558 <_Balloc+0x28>
 800653a:	2010      	movs	r0, #16
 800653c:	f7ff ffc2 	bl	80064c4 <malloc>
 8006540:	4602      	mov	r2, r0
 8006542:	6260      	str	r0, [r4, #36]	; 0x24
 8006544:	b920      	cbnz	r0, 8006550 <_Balloc+0x20>
 8006546:	2166      	movs	r1, #102	; 0x66
 8006548:	4b17      	ldr	r3, [pc, #92]	; (80065a8 <_Balloc+0x78>)
 800654a:	4818      	ldr	r0, [pc, #96]	; (80065ac <_Balloc+0x7c>)
 800654c:	f001 fb48 	bl	8007be0 <__assert_func>
 8006550:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006554:	6006      	str	r6, [r0, #0]
 8006556:	60c6      	str	r6, [r0, #12]
 8006558:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800655a:	68f3      	ldr	r3, [r6, #12]
 800655c:	b183      	cbz	r3, 8006580 <_Balloc+0x50>
 800655e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006566:	b9b8      	cbnz	r0, 8006598 <_Balloc+0x68>
 8006568:	2101      	movs	r1, #1
 800656a:	fa01 f605 	lsl.w	r6, r1, r5
 800656e:	1d72      	adds	r2, r6, #5
 8006570:	4620      	mov	r0, r4
 8006572:	0092      	lsls	r2, r2, #2
 8006574:	f000 fc94 	bl	8006ea0 <_calloc_r>
 8006578:	b160      	cbz	r0, 8006594 <_Balloc+0x64>
 800657a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800657e:	e00e      	b.n	800659e <_Balloc+0x6e>
 8006580:	2221      	movs	r2, #33	; 0x21
 8006582:	2104      	movs	r1, #4
 8006584:	4620      	mov	r0, r4
 8006586:	f000 fc8b 	bl	8006ea0 <_calloc_r>
 800658a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800658c:	60f0      	str	r0, [r6, #12]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d1e4      	bne.n	800655e <_Balloc+0x2e>
 8006594:	2000      	movs	r0, #0
 8006596:	bd70      	pop	{r4, r5, r6, pc}
 8006598:	6802      	ldr	r2, [r0, #0]
 800659a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800659e:	2300      	movs	r3, #0
 80065a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80065a4:	e7f7      	b.n	8006596 <_Balloc+0x66>
 80065a6:	bf00      	nop
 80065a8:	08008fc6 	.word	0x08008fc6
 80065ac:	080090c4 	.word	0x080090c4

080065b0 <_Bfree>:
 80065b0:	b570      	push	{r4, r5, r6, lr}
 80065b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80065b4:	4605      	mov	r5, r0
 80065b6:	460c      	mov	r4, r1
 80065b8:	b976      	cbnz	r6, 80065d8 <_Bfree+0x28>
 80065ba:	2010      	movs	r0, #16
 80065bc:	f7ff ff82 	bl	80064c4 <malloc>
 80065c0:	4602      	mov	r2, r0
 80065c2:	6268      	str	r0, [r5, #36]	; 0x24
 80065c4:	b920      	cbnz	r0, 80065d0 <_Bfree+0x20>
 80065c6:	218a      	movs	r1, #138	; 0x8a
 80065c8:	4b08      	ldr	r3, [pc, #32]	; (80065ec <_Bfree+0x3c>)
 80065ca:	4809      	ldr	r0, [pc, #36]	; (80065f0 <_Bfree+0x40>)
 80065cc:	f001 fb08 	bl	8007be0 <__assert_func>
 80065d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065d4:	6006      	str	r6, [r0, #0]
 80065d6:	60c6      	str	r6, [r0, #12]
 80065d8:	b13c      	cbz	r4, 80065ea <_Bfree+0x3a>
 80065da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80065dc:	6862      	ldr	r2, [r4, #4]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80065e4:	6021      	str	r1, [r4, #0]
 80065e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80065ea:	bd70      	pop	{r4, r5, r6, pc}
 80065ec:	08008fc6 	.word	0x08008fc6
 80065f0:	080090c4 	.word	0x080090c4

080065f4 <__multadd>:
 80065f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065f8:	4607      	mov	r7, r0
 80065fa:	460c      	mov	r4, r1
 80065fc:	461e      	mov	r6, r3
 80065fe:	2000      	movs	r0, #0
 8006600:	690d      	ldr	r5, [r1, #16]
 8006602:	f101 0c14 	add.w	ip, r1, #20
 8006606:	f8dc 3000 	ldr.w	r3, [ip]
 800660a:	3001      	adds	r0, #1
 800660c:	b299      	uxth	r1, r3
 800660e:	fb02 6101 	mla	r1, r2, r1, r6
 8006612:	0c1e      	lsrs	r6, r3, #16
 8006614:	0c0b      	lsrs	r3, r1, #16
 8006616:	fb02 3306 	mla	r3, r2, r6, r3
 800661a:	b289      	uxth	r1, r1
 800661c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006620:	4285      	cmp	r5, r0
 8006622:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006626:	f84c 1b04 	str.w	r1, [ip], #4
 800662a:	dcec      	bgt.n	8006606 <__multadd+0x12>
 800662c:	b30e      	cbz	r6, 8006672 <__multadd+0x7e>
 800662e:	68a3      	ldr	r3, [r4, #8]
 8006630:	42ab      	cmp	r3, r5
 8006632:	dc19      	bgt.n	8006668 <__multadd+0x74>
 8006634:	6861      	ldr	r1, [r4, #4]
 8006636:	4638      	mov	r0, r7
 8006638:	3101      	adds	r1, #1
 800663a:	f7ff ff79 	bl	8006530 <_Balloc>
 800663e:	4680      	mov	r8, r0
 8006640:	b928      	cbnz	r0, 800664e <__multadd+0x5a>
 8006642:	4602      	mov	r2, r0
 8006644:	21b5      	movs	r1, #181	; 0xb5
 8006646:	4b0c      	ldr	r3, [pc, #48]	; (8006678 <__multadd+0x84>)
 8006648:	480c      	ldr	r0, [pc, #48]	; (800667c <__multadd+0x88>)
 800664a:	f001 fac9 	bl	8007be0 <__assert_func>
 800664e:	6922      	ldr	r2, [r4, #16]
 8006650:	f104 010c 	add.w	r1, r4, #12
 8006654:	3202      	adds	r2, #2
 8006656:	0092      	lsls	r2, r2, #2
 8006658:	300c      	adds	r0, #12
 800665a:	f7ff ff5b 	bl	8006514 <memcpy>
 800665e:	4621      	mov	r1, r4
 8006660:	4638      	mov	r0, r7
 8006662:	f7ff ffa5 	bl	80065b0 <_Bfree>
 8006666:	4644      	mov	r4, r8
 8006668:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800666c:	3501      	adds	r5, #1
 800666e:	615e      	str	r6, [r3, #20]
 8006670:	6125      	str	r5, [r4, #16]
 8006672:	4620      	mov	r0, r4
 8006674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006678:	08009038 	.word	0x08009038
 800667c:	080090c4 	.word	0x080090c4

08006680 <__s2b>:
 8006680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006684:	4615      	mov	r5, r2
 8006686:	2209      	movs	r2, #9
 8006688:	461f      	mov	r7, r3
 800668a:	3308      	adds	r3, #8
 800668c:	460c      	mov	r4, r1
 800668e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006692:	4606      	mov	r6, r0
 8006694:	2201      	movs	r2, #1
 8006696:	2100      	movs	r1, #0
 8006698:	429a      	cmp	r2, r3
 800669a:	db09      	blt.n	80066b0 <__s2b+0x30>
 800669c:	4630      	mov	r0, r6
 800669e:	f7ff ff47 	bl	8006530 <_Balloc>
 80066a2:	b940      	cbnz	r0, 80066b6 <__s2b+0x36>
 80066a4:	4602      	mov	r2, r0
 80066a6:	21ce      	movs	r1, #206	; 0xce
 80066a8:	4b18      	ldr	r3, [pc, #96]	; (800670c <__s2b+0x8c>)
 80066aa:	4819      	ldr	r0, [pc, #100]	; (8006710 <__s2b+0x90>)
 80066ac:	f001 fa98 	bl	8007be0 <__assert_func>
 80066b0:	0052      	lsls	r2, r2, #1
 80066b2:	3101      	adds	r1, #1
 80066b4:	e7f0      	b.n	8006698 <__s2b+0x18>
 80066b6:	9b08      	ldr	r3, [sp, #32]
 80066b8:	2d09      	cmp	r5, #9
 80066ba:	6143      	str	r3, [r0, #20]
 80066bc:	f04f 0301 	mov.w	r3, #1
 80066c0:	6103      	str	r3, [r0, #16]
 80066c2:	dd16      	ble.n	80066f2 <__s2b+0x72>
 80066c4:	f104 0909 	add.w	r9, r4, #9
 80066c8:	46c8      	mov	r8, r9
 80066ca:	442c      	add	r4, r5
 80066cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80066d0:	4601      	mov	r1, r0
 80066d2:	220a      	movs	r2, #10
 80066d4:	4630      	mov	r0, r6
 80066d6:	3b30      	subs	r3, #48	; 0x30
 80066d8:	f7ff ff8c 	bl	80065f4 <__multadd>
 80066dc:	45a0      	cmp	r8, r4
 80066de:	d1f5      	bne.n	80066cc <__s2b+0x4c>
 80066e0:	f1a5 0408 	sub.w	r4, r5, #8
 80066e4:	444c      	add	r4, r9
 80066e6:	1b2d      	subs	r5, r5, r4
 80066e8:	1963      	adds	r3, r4, r5
 80066ea:	42bb      	cmp	r3, r7
 80066ec:	db04      	blt.n	80066f8 <__s2b+0x78>
 80066ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066f2:	2509      	movs	r5, #9
 80066f4:	340a      	adds	r4, #10
 80066f6:	e7f6      	b.n	80066e6 <__s2b+0x66>
 80066f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80066fc:	4601      	mov	r1, r0
 80066fe:	220a      	movs	r2, #10
 8006700:	4630      	mov	r0, r6
 8006702:	3b30      	subs	r3, #48	; 0x30
 8006704:	f7ff ff76 	bl	80065f4 <__multadd>
 8006708:	e7ee      	b.n	80066e8 <__s2b+0x68>
 800670a:	bf00      	nop
 800670c:	08009038 	.word	0x08009038
 8006710:	080090c4 	.word	0x080090c4

08006714 <__hi0bits>:
 8006714:	0c02      	lsrs	r2, r0, #16
 8006716:	0412      	lsls	r2, r2, #16
 8006718:	4603      	mov	r3, r0
 800671a:	b9ca      	cbnz	r2, 8006750 <__hi0bits+0x3c>
 800671c:	0403      	lsls	r3, r0, #16
 800671e:	2010      	movs	r0, #16
 8006720:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006724:	bf04      	itt	eq
 8006726:	021b      	lsleq	r3, r3, #8
 8006728:	3008      	addeq	r0, #8
 800672a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800672e:	bf04      	itt	eq
 8006730:	011b      	lsleq	r3, r3, #4
 8006732:	3004      	addeq	r0, #4
 8006734:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006738:	bf04      	itt	eq
 800673a:	009b      	lsleq	r3, r3, #2
 800673c:	3002      	addeq	r0, #2
 800673e:	2b00      	cmp	r3, #0
 8006740:	db05      	blt.n	800674e <__hi0bits+0x3a>
 8006742:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006746:	f100 0001 	add.w	r0, r0, #1
 800674a:	bf08      	it	eq
 800674c:	2020      	moveq	r0, #32
 800674e:	4770      	bx	lr
 8006750:	2000      	movs	r0, #0
 8006752:	e7e5      	b.n	8006720 <__hi0bits+0xc>

08006754 <__lo0bits>:
 8006754:	6803      	ldr	r3, [r0, #0]
 8006756:	4602      	mov	r2, r0
 8006758:	f013 0007 	ands.w	r0, r3, #7
 800675c:	d00b      	beq.n	8006776 <__lo0bits+0x22>
 800675e:	07d9      	lsls	r1, r3, #31
 8006760:	d421      	bmi.n	80067a6 <__lo0bits+0x52>
 8006762:	0798      	lsls	r0, r3, #30
 8006764:	bf49      	itett	mi
 8006766:	085b      	lsrmi	r3, r3, #1
 8006768:	089b      	lsrpl	r3, r3, #2
 800676a:	2001      	movmi	r0, #1
 800676c:	6013      	strmi	r3, [r2, #0]
 800676e:	bf5c      	itt	pl
 8006770:	2002      	movpl	r0, #2
 8006772:	6013      	strpl	r3, [r2, #0]
 8006774:	4770      	bx	lr
 8006776:	b299      	uxth	r1, r3
 8006778:	b909      	cbnz	r1, 800677e <__lo0bits+0x2a>
 800677a:	2010      	movs	r0, #16
 800677c:	0c1b      	lsrs	r3, r3, #16
 800677e:	b2d9      	uxtb	r1, r3
 8006780:	b909      	cbnz	r1, 8006786 <__lo0bits+0x32>
 8006782:	3008      	adds	r0, #8
 8006784:	0a1b      	lsrs	r3, r3, #8
 8006786:	0719      	lsls	r1, r3, #28
 8006788:	bf04      	itt	eq
 800678a:	091b      	lsreq	r3, r3, #4
 800678c:	3004      	addeq	r0, #4
 800678e:	0799      	lsls	r1, r3, #30
 8006790:	bf04      	itt	eq
 8006792:	089b      	lsreq	r3, r3, #2
 8006794:	3002      	addeq	r0, #2
 8006796:	07d9      	lsls	r1, r3, #31
 8006798:	d403      	bmi.n	80067a2 <__lo0bits+0x4e>
 800679a:	085b      	lsrs	r3, r3, #1
 800679c:	f100 0001 	add.w	r0, r0, #1
 80067a0:	d003      	beq.n	80067aa <__lo0bits+0x56>
 80067a2:	6013      	str	r3, [r2, #0]
 80067a4:	4770      	bx	lr
 80067a6:	2000      	movs	r0, #0
 80067a8:	4770      	bx	lr
 80067aa:	2020      	movs	r0, #32
 80067ac:	4770      	bx	lr
	...

080067b0 <__i2b>:
 80067b0:	b510      	push	{r4, lr}
 80067b2:	460c      	mov	r4, r1
 80067b4:	2101      	movs	r1, #1
 80067b6:	f7ff febb 	bl	8006530 <_Balloc>
 80067ba:	4602      	mov	r2, r0
 80067bc:	b928      	cbnz	r0, 80067ca <__i2b+0x1a>
 80067be:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80067c2:	4b04      	ldr	r3, [pc, #16]	; (80067d4 <__i2b+0x24>)
 80067c4:	4804      	ldr	r0, [pc, #16]	; (80067d8 <__i2b+0x28>)
 80067c6:	f001 fa0b 	bl	8007be0 <__assert_func>
 80067ca:	2301      	movs	r3, #1
 80067cc:	6144      	str	r4, [r0, #20]
 80067ce:	6103      	str	r3, [r0, #16]
 80067d0:	bd10      	pop	{r4, pc}
 80067d2:	bf00      	nop
 80067d4:	08009038 	.word	0x08009038
 80067d8:	080090c4 	.word	0x080090c4

080067dc <__multiply>:
 80067dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067e0:	4691      	mov	r9, r2
 80067e2:	690a      	ldr	r2, [r1, #16]
 80067e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80067e8:	460c      	mov	r4, r1
 80067ea:	429a      	cmp	r2, r3
 80067ec:	bfbe      	ittt	lt
 80067ee:	460b      	movlt	r3, r1
 80067f0:	464c      	movlt	r4, r9
 80067f2:	4699      	movlt	r9, r3
 80067f4:	6927      	ldr	r7, [r4, #16]
 80067f6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80067fa:	68a3      	ldr	r3, [r4, #8]
 80067fc:	6861      	ldr	r1, [r4, #4]
 80067fe:	eb07 060a 	add.w	r6, r7, sl
 8006802:	42b3      	cmp	r3, r6
 8006804:	b085      	sub	sp, #20
 8006806:	bfb8      	it	lt
 8006808:	3101      	addlt	r1, #1
 800680a:	f7ff fe91 	bl	8006530 <_Balloc>
 800680e:	b930      	cbnz	r0, 800681e <__multiply+0x42>
 8006810:	4602      	mov	r2, r0
 8006812:	f240 115d 	movw	r1, #349	; 0x15d
 8006816:	4b43      	ldr	r3, [pc, #268]	; (8006924 <__multiply+0x148>)
 8006818:	4843      	ldr	r0, [pc, #268]	; (8006928 <__multiply+0x14c>)
 800681a:	f001 f9e1 	bl	8007be0 <__assert_func>
 800681e:	f100 0514 	add.w	r5, r0, #20
 8006822:	462b      	mov	r3, r5
 8006824:	2200      	movs	r2, #0
 8006826:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800682a:	4543      	cmp	r3, r8
 800682c:	d321      	bcc.n	8006872 <__multiply+0x96>
 800682e:	f104 0314 	add.w	r3, r4, #20
 8006832:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006836:	f109 0314 	add.w	r3, r9, #20
 800683a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800683e:	9202      	str	r2, [sp, #8]
 8006840:	1b3a      	subs	r2, r7, r4
 8006842:	3a15      	subs	r2, #21
 8006844:	f022 0203 	bic.w	r2, r2, #3
 8006848:	3204      	adds	r2, #4
 800684a:	f104 0115 	add.w	r1, r4, #21
 800684e:	428f      	cmp	r7, r1
 8006850:	bf38      	it	cc
 8006852:	2204      	movcc	r2, #4
 8006854:	9201      	str	r2, [sp, #4]
 8006856:	9a02      	ldr	r2, [sp, #8]
 8006858:	9303      	str	r3, [sp, #12]
 800685a:	429a      	cmp	r2, r3
 800685c:	d80c      	bhi.n	8006878 <__multiply+0x9c>
 800685e:	2e00      	cmp	r6, #0
 8006860:	dd03      	ble.n	800686a <__multiply+0x8e>
 8006862:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006866:	2b00      	cmp	r3, #0
 8006868:	d059      	beq.n	800691e <__multiply+0x142>
 800686a:	6106      	str	r6, [r0, #16]
 800686c:	b005      	add	sp, #20
 800686e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006872:	f843 2b04 	str.w	r2, [r3], #4
 8006876:	e7d8      	b.n	800682a <__multiply+0x4e>
 8006878:	f8b3 a000 	ldrh.w	sl, [r3]
 800687c:	f1ba 0f00 	cmp.w	sl, #0
 8006880:	d023      	beq.n	80068ca <__multiply+0xee>
 8006882:	46a9      	mov	r9, r5
 8006884:	f04f 0c00 	mov.w	ip, #0
 8006888:	f104 0e14 	add.w	lr, r4, #20
 800688c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006890:	f8d9 1000 	ldr.w	r1, [r9]
 8006894:	fa1f fb82 	uxth.w	fp, r2
 8006898:	b289      	uxth	r1, r1
 800689a:	fb0a 110b 	mla	r1, sl, fp, r1
 800689e:	4461      	add	r1, ip
 80068a0:	f8d9 c000 	ldr.w	ip, [r9]
 80068a4:	0c12      	lsrs	r2, r2, #16
 80068a6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80068aa:	fb0a c202 	mla	r2, sl, r2, ip
 80068ae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80068b2:	b289      	uxth	r1, r1
 80068b4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80068b8:	4577      	cmp	r7, lr
 80068ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80068be:	f849 1b04 	str.w	r1, [r9], #4
 80068c2:	d8e3      	bhi.n	800688c <__multiply+0xb0>
 80068c4:	9a01      	ldr	r2, [sp, #4]
 80068c6:	f845 c002 	str.w	ip, [r5, r2]
 80068ca:	9a03      	ldr	r2, [sp, #12]
 80068cc:	3304      	adds	r3, #4
 80068ce:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80068d2:	f1b9 0f00 	cmp.w	r9, #0
 80068d6:	d020      	beq.n	800691a <__multiply+0x13e>
 80068d8:	46ae      	mov	lr, r5
 80068da:	f04f 0a00 	mov.w	sl, #0
 80068de:	6829      	ldr	r1, [r5, #0]
 80068e0:	f104 0c14 	add.w	ip, r4, #20
 80068e4:	f8bc b000 	ldrh.w	fp, [ip]
 80068e8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80068ec:	b289      	uxth	r1, r1
 80068ee:	fb09 220b 	mla	r2, r9, fp, r2
 80068f2:	4492      	add	sl, r2
 80068f4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80068f8:	f84e 1b04 	str.w	r1, [lr], #4
 80068fc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006900:	f8be 1000 	ldrh.w	r1, [lr]
 8006904:	0c12      	lsrs	r2, r2, #16
 8006906:	fb09 1102 	mla	r1, r9, r2, r1
 800690a:	4567      	cmp	r7, ip
 800690c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006910:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006914:	d8e6      	bhi.n	80068e4 <__multiply+0x108>
 8006916:	9a01      	ldr	r2, [sp, #4]
 8006918:	50a9      	str	r1, [r5, r2]
 800691a:	3504      	adds	r5, #4
 800691c:	e79b      	b.n	8006856 <__multiply+0x7a>
 800691e:	3e01      	subs	r6, #1
 8006920:	e79d      	b.n	800685e <__multiply+0x82>
 8006922:	bf00      	nop
 8006924:	08009038 	.word	0x08009038
 8006928:	080090c4 	.word	0x080090c4

0800692c <__pow5mult>:
 800692c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006930:	4615      	mov	r5, r2
 8006932:	f012 0203 	ands.w	r2, r2, #3
 8006936:	4606      	mov	r6, r0
 8006938:	460f      	mov	r7, r1
 800693a:	d007      	beq.n	800694c <__pow5mult+0x20>
 800693c:	4c25      	ldr	r4, [pc, #148]	; (80069d4 <__pow5mult+0xa8>)
 800693e:	3a01      	subs	r2, #1
 8006940:	2300      	movs	r3, #0
 8006942:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006946:	f7ff fe55 	bl	80065f4 <__multadd>
 800694a:	4607      	mov	r7, r0
 800694c:	10ad      	asrs	r5, r5, #2
 800694e:	d03d      	beq.n	80069cc <__pow5mult+0xa0>
 8006950:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006952:	b97c      	cbnz	r4, 8006974 <__pow5mult+0x48>
 8006954:	2010      	movs	r0, #16
 8006956:	f7ff fdb5 	bl	80064c4 <malloc>
 800695a:	4602      	mov	r2, r0
 800695c:	6270      	str	r0, [r6, #36]	; 0x24
 800695e:	b928      	cbnz	r0, 800696c <__pow5mult+0x40>
 8006960:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006964:	4b1c      	ldr	r3, [pc, #112]	; (80069d8 <__pow5mult+0xac>)
 8006966:	481d      	ldr	r0, [pc, #116]	; (80069dc <__pow5mult+0xb0>)
 8006968:	f001 f93a 	bl	8007be0 <__assert_func>
 800696c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006970:	6004      	str	r4, [r0, #0]
 8006972:	60c4      	str	r4, [r0, #12]
 8006974:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006978:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800697c:	b94c      	cbnz	r4, 8006992 <__pow5mult+0x66>
 800697e:	f240 2171 	movw	r1, #625	; 0x271
 8006982:	4630      	mov	r0, r6
 8006984:	f7ff ff14 	bl	80067b0 <__i2b>
 8006988:	2300      	movs	r3, #0
 800698a:	4604      	mov	r4, r0
 800698c:	f8c8 0008 	str.w	r0, [r8, #8]
 8006990:	6003      	str	r3, [r0, #0]
 8006992:	f04f 0900 	mov.w	r9, #0
 8006996:	07eb      	lsls	r3, r5, #31
 8006998:	d50a      	bpl.n	80069b0 <__pow5mult+0x84>
 800699a:	4639      	mov	r1, r7
 800699c:	4622      	mov	r2, r4
 800699e:	4630      	mov	r0, r6
 80069a0:	f7ff ff1c 	bl	80067dc <__multiply>
 80069a4:	4680      	mov	r8, r0
 80069a6:	4639      	mov	r1, r7
 80069a8:	4630      	mov	r0, r6
 80069aa:	f7ff fe01 	bl	80065b0 <_Bfree>
 80069ae:	4647      	mov	r7, r8
 80069b0:	106d      	asrs	r5, r5, #1
 80069b2:	d00b      	beq.n	80069cc <__pow5mult+0xa0>
 80069b4:	6820      	ldr	r0, [r4, #0]
 80069b6:	b938      	cbnz	r0, 80069c8 <__pow5mult+0x9c>
 80069b8:	4622      	mov	r2, r4
 80069ba:	4621      	mov	r1, r4
 80069bc:	4630      	mov	r0, r6
 80069be:	f7ff ff0d 	bl	80067dc <__multiply>
 80069c2:	6020      	str	r0, [r4, #0]
 80069c4:	f8c0 9000 	str.w	r9, [r0]
 80069c8:	4604      	mov	r4, r0
 80069ca:	e7e4      	b.n	8006996 <__pow5mult+0x6a>
 80069cc:	4638      	mov	r0, r7
 80069ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069d2:	bf00      	nop
 80069d4:	08009210 	.word	0x08009210
 80069d8:	08008fc6 	.word	0x08008fc6
 80069dc:	080090c4 	.word	0x080090c4

080069e0 <__lshift>:
 80069e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069e4:	460c      	mov	r4, r1
 80069e6:	4607      	mov	r7, r0
 80069e8:	4691      	mov	r9, r2
 80069ea:	6923      	ldr	r3, [r4, #16]
 80069ec:	6849      	ldr	r1, [r1, #4]
 80069ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80069f2:	68a3      	ldr	r3, [r4, #8]
 80069f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80069f8:	f108 0601 	add.w	r6, r8, #1
 80069fc:	42b3      	cmp	r3, r6
 80069fe:	db0b      	blt.n	8006a18 <__lshift+0x38>
 8006a00:	4638      	mov	r0, r7
 8006a02:	f7ff fd95 	bl	8006530 <_Balloc>
 8006a06:	4605      	mov	r5, r0
 8006a08:	b948      	cbnz	r0, 8006a1e <__lshift+0x3e>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006a10:	4b29      	ldr	r3, [pc, #164]	; (8006ab8 <__lshift+0xd8>)
 8006a12:	482a      	ldr	r0, [pc, #168]	; (8006abc <__lshift+0xdc>)
 8006a14:	f001 f8e4 	bl	8007be0 <__assert_func>
 8006a18:	3101      	adds	r1, #1
 8006a1a:	005b      	lsls	r3, r3, #1
 8006a1c:	e7ee      	b.n	80069fc <__lshift+0x1c>
 8006a1e:	2300      	movs	r3, #0
 8006a20:	f100 0114 	add.w	r1, r0, #20
 8006a24:	f100 0210 	add.w	r2, r0, #16
 8006a28:	4618      	mov	r0, r3
 8006a2a:	4553      	cmp	r3, sl
 8006a2c:	db37      	blt.n	8006a9e <__lshift+0xbe>
 8006a2e:	6920      	ldr	r0, [r4, #16]
 8006a30:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a34:	f104 0314 	add.w	r3, r4, #20
 8006a38:	f019 091f 	ands.w	r9, r9, #31
 8006a3c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a40:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006a44:	d02f      	beq.n	8006aa6 <__lshift+0xc6>
 8006a46:	468a      	mov	sl, r1
 8006a48:	f04f 0c00 	mov.w	ip, #0
 8006a4c:	f1c9 0e20 	rsb	lr, r9, #32
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	fa02 f209 	lsl.w	r2, r2, r9
 8006a56:	ea42 020c 	orr.w	r2, r2, ip
 8006a5a:	f84a 2b04 	str.w	r2, [sl], #4
 8006a5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a62:	4298      	cmp	r0, r3
 8006a64:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006a68:	d8f2      	bhi.n	8006a50 <__lshift+0x70>
 8006a6a:	1b03      	subs	r3, r0, r4
 8006a6c:	3b15      	subs	r3, #21
 8006a6e:	f023 0303 	bic.w	r3, r3, #3
 8006a72:	3304      	adds	r3, #4
 8006a74:	f104 0215 	add.w	r2, r4, #21
 8006a78:	4290      	cmp	r0, r2
 8006a7a:	bf38      	it	cc
 8006a7c:	2304      	movcc	r3, #4
 8006a7e:	f841 c003 	str.w	ip, [r1, r3]
 8006a82:	f1bc 0f00 	cmp.w	ip, #0
 8006a86:	d001      	beq.n	8006a8c <__lshift+0xac>
 8006a88:	f108 0602 	add.w	r6, r8, #2
 8006a8c:	3e01      	subs	r6, #1
 8006a8e:	4638      	mov	r0, r7
 8006a90:	4621      	mov	r1, r4
 8006a92:	612e      	str	r6, [r5, #16]
 8006a94:	f7ff fd8c 	bl	80065b0 <_Bfree>
 8006a98:	4628      	mov	r0, r5
 8006a9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a9e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	e7c1      	b.n	8006a2a <__lshift+0x4a>
 8006aa6:	3904      	subs	r1, #4
 8006aa8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006aac:	4298      	cmp	r0, r3
 8006aae:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ab2:	d8f9      	bhi.n	8006aa8 <__lshift+0xc8>
 8006ab4:	e7ea      	b.n	8006a8c <__lshift+0xac>
 8006ab6:	bf00      	nop
 8006ab8:	08009038 	.word	0x08009038
 8006abc:	080090c4 	.word	0x080090c4

08006ac0 <__mcmp>:
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	690a      	ldr	r2, [r1, #16]
 8006ac4:	6900      	ldr	r0, [r0, #16]
 8006ac6:	b530      	push	{r4, r5, lr}
 8006ac8:	1a80      	subs	r0, r0, r2
 8006aca:	d10d      	bne.n	8006ae8 <__mcmp+0x28>
 8006acc:	3314      	adds	r3, #20
 8006ace:	3114      	adds	r1, #20
 8006ad0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006ad4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006ad8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006adc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006ae0:	4295      	cmp	r5, r2
 8006ae2:	d002      	beq.n	8006aea <__mcmp+0x2a>
 8006ae4:	d304      	bcc.n	8006af0 <__mcmp+0x30>
 8006ae6:	2001      	movs	r0, #1
 8006ae8:	bd30      	pop	{r4, r5, pc}
 8006aea:	42a3      	cmp	r3, r4
 8006aec:	d3f4      	bcc.n	8006ad8 <__mcmp+0x18>
 8006aee:	e7fb      	b.n	8006ae8 <__mcmp+0x28>
 8006af0:	f04f 30ff 	mov.w	r0, #4294967295
 8006af4:	e7f8      	b.n	8006ae8 <__mcmp+0x28>
	...

08006af8 <__mdiff>:
 8006af8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006afc:	460d      	mov	r5, r1
 8006afe:	4607      	mov	r7, r0
 8006b00:	4611      	mov	r1, r2
 8006b02:	4628      	mov	r0, r5
 8006b04:	4614      	mov	r4, r2
 8006b06:	f7ff ffdb 	bl	8006ac0 <__mcmp>
 8006b0a:	1e06      	subs	r6, r0, #0
 8006b0c:	d111      	bne.n	8006b32 <__mdiff+0x3a>
 8006b0e:	4631      	mov	r1, r6
 8006b10:	4638      	mov	r0, r7
 8006b12:	f7ff fd0d 	bl	8006530 <_Balloc>
 8006b16:	4602      	mov	r2, r0
 8006b18:	b928      	cbnz	r0, 8006b26 <__mdiff+0x2e>
 8006b1a:	f240 2132 	movw	r1, #562	; 0x232
 8006b1e:	4b3a      	ldr	r3, [pc, #232]	; (8006c08 <__mdiff+0x110>)
 8006b20:	483a      	ldr	r0, [pc, #232]	; (8006c0c <__mdiff+0x114>)
 8006b22:	f001 f85d 	bl	8007be0 <__assert_func>
 8006b26:	2301      	movs	r3, #1
 8006b28:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006b2c:	4610      	mov	r0, r2
 8006b2e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b32:	bfa4      	itt	ge
 8006b34:	4623      	movge	r3, r4
 8006b36:	462c      	movge	r4, r5
 8006b38:	4638      	mov	r0, r7
 8006b3a:	6861      	ldr	r1, [r4, #4]
 8006b3c:	bfa6      	itte	ge
 8006b3e:	461d      	movge	r5, r3
 8006b40:	2600      	movge	r6, #0
 8006b42:	2601      	movlt	r6, #1
 8006b44:	f7ff fcf4 	bl	8006530 <_Balloc>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	b918      	cbnz	r0, 8006b54 <__mdiff+0x5c>
 8006b4c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006b50:	4b2d      	ldr	r3, [pc, #180]	; (8006c08 <__mdiff+0x110>)
 8006b52:	e7e5      	b.n	8006b20 <__mdiff+0x28>
 8006b54:	f102 0814 	add.w	r8, r2, #20
 8006b58:	46c2      	mov	sl, r8
 8006b5a:	f04f 0c00 	mov.w	ip, #0
 8006b5e:	6927      	ldr	r7, [r4, #16]
 8006b60:	60c6      	str	r6, [r0, #12]
 8006b62:	692e      	ldr	r6, [r5, #16]
 8006b64:	f104 0014 	add.w	r0, r4, #20
 8006b68:	f105 0914 	add.w	r9, r5, #20
 8006b6c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006b70:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006b74:	3410      	adds	r4, #16
 8006b76:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006b7a:	f859 3b04 	ldr.w	r3, [r9], #4
 8006b7e:	fa1f f18b 	uxth.w	r1, fp
 8006b82:	448c      	add	ip, r1
 8006b84:	b299      	uxth	r1, r3
 8006b86:	0c1b      	lsrs	r3, r3, #16
 8006b88:	ebac 0101 	sub.w	r1, ip, r1
 8006b8c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006b90:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006b94:	b289      	uxth	r1, r1
 8006b96:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006b9a:	454e      	cmp	r6, r9
 8006b9c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006ba0:	f84a 3b04 	str.w	r3, [sl], #4
 8006ba4:	d8e7      	bhi.n	8006b76 <__mdiff+0x7e>
 8006ba6:	1b73      	subs	r3, r6, r5
 8006ba8:	3b15      	subs	r3, #21
 8006baa:	f023 0303 	bic.w	r3, r3, #3
 8006bae:	3515      	adds	r5, #21
 8006bb0:	3304      	adds	r3, #4
 8006bb2:	42ae      	cmp	r6, r5
 8006bb4:	bf38      	it	cc
 8006bb6:	2304      	movcc	r3, #4
 8006bb8:	4418      	add	r0, r3
 8006bba:	4443      	add	r3, r8
 8006bbc:	461e      	mov	r6, r3
 8006bbe:	4605      	mov	r5, r0
 8006bc0:	4575      	cmp	r5, lr
 8006bc2:	d30e      	bcc.n	8006be2 <__mdiff+0xea>
 8006bc4:	f10e 0103 	add.w	r1, lr, #3
 8006bc8:	1a09      	subs	r1, r1, r0
 8006bca:	f021 0103 	bic.w	r1, r1, #3
 8006bce:	3803      	subs	r0, #3
 8006bd0:	4586      	cmp	lr, r0
 8006bd2:	bf38      	it	cc
 8006bd4:	2100      	movcc	r1, #0
 8006bd6:	4419      	add	r1, r3
 8006bd8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006bdc:	b18b      	cbz	r3, 8006c02 <__mdiff+0x10a>
 8006bde:	6117      	str	r7, [r2, #16]
 8006be0:	e7a4      	b.n	8006b2c <__mdiff+0x34>
 8006be2:	f855 8b04 	ldr.w	r8, [r5], #4
 8006be6:	fa1f f188 	uxth.w	r1, r8
 8006bea:	4461      	add	r1, ip
 8006bec:	140c      	asrs	r4, r1, #16
 8006bee:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006bf2:	b289      	uxth	r1, r1
 8006bf4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006bf8:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006bfc:	f846 1b04 	str.w	r1, [r6], #4
 8006c00:	e7de      	b.n	8006bc0 <__mdiff+0xc8>
 8006c02:	3f01      	subs	r7, #1
 8006c04:	e7e8      	b.n	8006bd8 <__mdiff+0xe0>
 8006c06:	bf00      	nop
 8006c08:	08009038 	.word	0x08009038
 8006c0c:	080090c4 	.word	0x080090c4

08006c10 <__ulp>:
 8006c10:	4b11      	ldr	r3, [pc, #68]	; (8006c58 <__ulp+0x48>)
 8006c12:	400b      	ands	r3, r1
 8006c14:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	dd02      	ble.n	8006c22 <__ulp+0x12>
 8006c1c:	2000      	movs	r0, #0
 8006c1e:	4619      	mov	r1, r3
 8006c20:	4770      	bx	lr
 8006c22:	425b      	negs	r3, r3
 8006c24:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006c28:	f04f 0000 	mov.w	r0, #0
 8006c2c:	f04f 0100 	mov.w	r1, #0
 8006c30:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006c34:	da04      	bge.n	8006c40 <__ulp+0x30>
 8006c36:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006c3a:	fa43 f102 	asr.w	r1, r3, r2
 8006c3e:	4770      	bx	lr
 8006c40:	f1a2 0314 	sub.w	r3, r2, #20
 8006c44:	2b1e      	cmp	r3, #30
 8006c46:	bfd6      	itet	le
 8006c48:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006c4c:	2301      	movgt	r3, #1
 8006c4e:	fa22 f303 	lsrle.w	r3, r2, r3
 8006c52:	4618      	mov	r0, r3
 8006c54:	4770      	bx	lr
 8006c56:	bf00      	nop
 8006c58:	7ff00000 	.word	0x7ff00000

08006c5c <__b2d>:
 8006c5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c60:	6907      	ldr	r7, [r0, #16]
 8006c62:	f100 0914 	add.w	r9, r0, #20
 8006c66:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8006c6a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8006c6e:	f1a7 0804 	sub.w	r8, r7, #4
 8006c72:	4630      	mov	r0, r6
 8006c74:	f7ff fd4e 	bl	8006714 <__hi0bits>
 8006c78:	f1c0 0320 	rsb	r3, r0, #32
 8006c7c:	280a      	cmp	r0, #10
 8006c7e:	600b      	str	r3, [r1, #0]
 8006c80:	491f      	ldr	r1, [pc, #124]	; (8006d00 <__b2d+0xa4>)
 8006c82:	dc17      	bgt.n	8006cb4 <__b2d+0x58>
 8006c84:	45c1      	cmp	r9, r8
 8006c86:	bf28      	it	cs
 8006c88:	2200      	movcs	r2, #0
 8006c8a:	f1c0 0c0b 	rsb	ip, r0, #11
 8006c8e:	fa26 f30c 	lsr.w	r3, r6, ip
 8006c92:	bf38      	it	cc
 8006c94:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006c98:	ea43 0501 	orr.w	r5, r3, r1
 8006c9c:	f100 0315 	add.w	r3, r0, #21
 8006ca0:	fa06 f303 	lsl.w	r3, r6, r3
 8006ca4:	fa22 f20c 	lsr.w	r2, r2, ip
 8006ca8:	ea43 0402 	orr.w	r4, r3, r2
 8006cac:	4620      	mov	r0, r4
 8006cae:	4629      	mov	r1, r5
 8006cb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cb4:	45c1      	cmp	r9, r8
 8006cb6:	bf2e      	itee	cs
 8006cb8:	2200      	movcs	r2, #0
 8006cba:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006cbe:	f1a7 0808 	subcc.w	r8, r7, #8
 8006cc2:	f1b0 030b 	subs.w	r3, r0, #11
 8006cc6:	d016      	beq.n	8006cf6 <__b2d+0x9a>
 8006cc8:	f1c3 0720 	rsb	r7, r3, #32
 8006ccc:	fa22 f107 	lsr.w	r1, r2, r7
 8006cd0:	45c8      	cmp	r8, r9
 8006cd2:	fa06 f603 	lsl.w	r6, r6, r3
 8006cd6:	ea46 0601 	orr.w	r6, r6, r1
 8006cda:	bf94      	ite	ls
 8006cdc:	2100      	movls	r1, #0
 8006cde:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8006ce2:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8006ce6:	fa02 f003 	lsl.w	r0, r2, r3
 8006cea:	40f9      	lsrs	r1, r7
 8006cec:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006cf0:	ea40 0401 	orr.w	r4, r0, r1
 8006cf4:	e7da      	b.n	8006cac <__b2d+0x50>
 8006cf6:	4614      	mov	r4, r2
 8006cf8:	ea46 0501 	orr.w	r5, r6, r1
 8006cfc:	e7d6      	b.n	8006cac <__b2d+0x50>
 8006cfe:	bf00      	nop
 8006d00:	3ff00000 	.word	0x3ff00000

08006d04 <__d2b>:
 8006d04:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006d08:	2101      	movs	r1, #1
 8006d0a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006d0e:	4690      	mov	r8, r2
 8006d10:	461d      	mov	r5, r3
 8006d12:	f7ff fc0d 	bl	8006530 <_Balloc>
 8006d16:	4604      	mov	r4, r0
 8006d18:	b930      	cbnz	r0, 8006d28 <__d2b+0x24>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	f240 310a 	movw	r1, #778	; 0x30a
 8006d20:	4b24      	ldr	r3, [pc, #144]	; (8006db4 <__d2b+0xb0>)
 8006d22:	4825      	ldr	r0, [pc, #148]	; (8006db8 <__d2b+0xb4>)
 8006d24:	f000 ff5c 	bl	8007be0 <__assert_func>
 8006d28:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006d2c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006d30:	bb2d      	cbnz	r5, 8006d7e <__d2b+0x7a>
 8006d32:	9301      	str	r3, [sp, #4]
 8006d34:	f1b8 0300 	subs.w	r3, r8, #0
 8006d38:	d026      	beq.n	8006d88 <__d2b+0x84>
 8006d3a:	4668      	mov	r0, sp
 8006d3c:	9300      	str	r3, [sp, #0]
 8006d3e:	f7ff fd09 	bl	8006754 <__lo0bits>
 8006d42:	9900      	ldr	r1, [sp, #0]
 8006d44:	b1f0      	cbz	r0, 8006d84 <__d2b+0x80>
 8006d46:	9a01      	ldr	r2, [sp, #4]
 8006d48:	f1c0 0320 	rsb	r3, r0, #32
 8006d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d50:	430b      	orrs	r3, r1
 8006d52:	40c2      	lsrs	r2, r0
 8006d54:	6163      	str	r3, [r4, #20]
 8006d56:	9201      	str	r2, [sp, #4]
 8006d58:	9b01      	ldr	r3, [sp, #4]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	bf14      	ite	ne
 8006d5e:	2102      	movne	r1, #2
 8006d60:	2101      	moveq	r1, #1
 8006d62:	61a3      	str	r3, [r4, #24]
 8006d64:	6121      	str	r1, [r4, #16]
 8006d66:	b1c5      	cbz	r5, 8006d9a <__d2b+0x96>
 8006d68:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006d6c:	4405      	add	r5, r0
 8006d6e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006d72:	603d      	str	r5, [r7, #0]
 8006d74:	6030      	str	r0, [r6, #0]
 8006d76:	4620      	mov	r0, r4
 8006d78:	b002      	add	sp, #8
 8006d7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d82:	e7d6      	b.n	8006d32 <__d2b+0x2e>
 8006d84:	6161      	str	r1, [r4, #20]
 8006d86:	e7e7      	b.n	8006d58 <__d2b+0x54>
 8006d88:	a801      	add	r0, sp, #4
 8006d8a:	f7ff fce3 	bl	8006754 <__lo0bits>
 8006d8e:	2101      	movs	r1, #1
 8006d90:	9b01      	ldr	r3, [sp, #4]
 8006d92:	6121      	str	r1, [r4, #16]
 8006d94:	6163      	str	r3, [r4, #20]
 8006d96:	3020      	adds	r0, #32
 8006d98:	e7e5      	b.n	8006d66 <__d2b+0x62>
 8006d9a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006d9e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006da2:	6038      	str	r0, [r7, #0]
 8006da4:	6918      	ldr	r0, [r3, #16]
 8006da6:	f7ff fcb5 	bl	8006714 <__hi0bits>
 8006daa:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006dae:	6031      	str	r1, [r6, #0]
 8006db0:	e7e1      	b.n	8006d76 <__d2b+0x72>
 8006db2:	bf00      	nop
 8006db4:	08009038 	.word	0x08009038
 8006db8:	080090c4 	.word	0x080090c4

08006dbc <__ratio>:
 8006dbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc0:	4688      	mov	r8, r1
 8006dc2:	4669      	mov	r1, sp
 8006dc4:	4681      	mov	r9, r0
 8006dc6:	f7ff ff49 	bl	8006c5c <__b2d>
 8006dca:	460f      	mov	r7, r1
 8006dcc:	4604      	mov	r4, r0
 8006dce:	460d      	mov	r5, r1
 8006dd0:	4640      	mov	r0, r8
 8006dd2:	a901      	add	r1, sp, #4
 8006dd4:	f7ff ff42 	bl	8006c5c <__b2d>
 8006dd8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006ddc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006de0:	468b      	mov	fp, r1
 8006de2:	eba3 0c02 	sub.w	ip, r3, r2
 8006de6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006dea:	1a9b      	subs	r3, r3, r2
 8006dec:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	bfd5      	itete	le
 8006df4:	460a      	movle	r2, r1
 8006df6:	462a      	movgt	r2, r5
 8006df8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006dfc:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006e00:	bfd8      	it	le
 8006e02:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006e06:	465b      	mov	r3, fp
 8006e08:	4602      	mov	r2, r0
 8006e0a:	4639      	mov	r1, r7
 8006e0c:	4620      	mov	r0, r4
 8006e0e:	f7f9 fc8d 	bl	800072c <__aeabi_ddiv>
 8006e12:	b003      	add	sp, #12
 8006e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006e18 <__copybits>:
 8006e18:	3901      	subs	r1, #1
 8006e1a:	b570      	push	{r4, r5, r6, lr}
 8006e1c:	1149      	asrs	r1, r1, #5
 8006e1e:	6914      	ldr	r4, [r2, #16]
 8006e20:	3101      	adds	r1, #1
 8006e22:	f102 0314 	add.w	r3, r2, #20
 8006e26:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006e2a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006e2e:	1f05      	subs	r5, r0, #4
 8006e30:	42a3      	cmp	r3, r4
 8006e32:	d30c      	bcc.n	8006e4e <__copybits+0x36>
 8006e34:	1aa3      	subs	r3, r4, r2
 8006e36:	3b11      	subs	r3, #17
 8006e38:	f023 0303 	bic.w	r3, r3, #3
 8006e3c:	3211      	adds	r2, #17
 8006e3e:	42a2      	cmp	r2, r4
 8006e40:	bf88      	it	hi
 8006e42:	2300      	movhi	r3, #0
 8006e44:	4418      	add	r0, r3
 8006e46:	2300      	movs	r3, #0
 8006e48:	4288      	cmp	r0, r1
 8006e4a:	d305      	bcc.n	8006e58 <__copybits+0x40>
 8006e4c:	bd70      	pop	{r4, r5, r6, pc}
 8006e4e:	f853 6b04 	ldr.w	r6, [r3], #4
 8006e52:	f845 6f04 	str.w	r6, [r5, #4]!
 8006e56:	e7eb      	b.n	8006e30 <__copybits+0x18>
 8006e58:	f840 3b04 	str.w	r3, [r0], #4
 8006e5c:	e7f4      	b.n	8006e48 <__copybits+0x30>

08006e5e <__any_on>:
 8006e5e:	f100 0214 	add.w	r2, r0, #20
 8006e62:	6900      	ldr	r0, [r0, #16]
 8006e64:	114b      	asrs	r3, r1, #5
 8006e66:	4298      	cmp	r0, r3
 8006e68:	b510      	push	{r4, lr}
 8006e6a:	db11      	blt.n	8006e90 <__any_on+0x32>
 8006e6c:	dd0a      	ble.n	8006e84 <__any_on+0x26>
 8006e6e:	f011 011f 	ands.w	r1, r1, #31
 8006e72:	d007      	beq.n	8006e84 <__any_on+0x26>
 8006e74:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006e78:	fa24 f001 	lsr.w	r0, r4, r1
 8006e7c:	fa00 f101 	lsl.w	r1, r0, r1
 8006e80:	428c      	cmp	r4, r1
 8006e82:	d10b      	bne.n	8006e9c <__any_on+0x3e>
 8006e84:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d803      	bhi.n	8006e94 <__any_on+0x36>
 8006e8c:	2000      	movs	r0, #0
 8006e8e:	bd10      	pop	{r4, pc}
 8006e90:	4603      	mov	r3, r0
 8006e92:	e7f7      	b.n	8006e84 <__any_on+0x26>
 8006e94:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006e98:	2900      	cmp	r1, #0
 8006e9a:	d0f5      	beq.n	8006e88 <__any_on+0x2a>
 8006e9c:	2001      	movs	r0, #1
 8006e9e:	e7f6      	b.n	8006e8e <__any_on+0x30>

08006ea0 <_calloc_r>:
 8006ea0:	b570      	push	{r4, r5, r6, lr}
 8006ea2:	fba1 5402 	umull	r5, r4, r1, r2
 8006ea6:	b934      	cbnz	r4, 8006eb6 <_calloc_r+0x16>
 8006ea8:	4629      	mov	r1, r5
 8006eaa:	f000 f875 	bl	8006f98 <_malloc_r>
 8006eae:	4606      	mov	r6, r0
 8006eb0:	b928      	cbnz	r0, 8006ebe <_calloc_r+0x1e>
 8006eb2:	4630      	mov	r0, r6
 8006eb4:	bd70      	pop	{r4, r5, r6, pc}
 8006eb6:	220c      	movs	r2, #12
 8006eb8:	2600      	movs	r6, #0
 8006eba:	6002      	str	r2, [r0, #0]
 8006ebc:	e7f9      	b.n	8006eb2 <_calloc_r+0x12>
 8006ebe:	462a      	mov	r2, r5
 8006ec0:	4621      	mov	r1, r4
 8006ec2:	f7fc fb4f 	bl	8003564 <memset>
 8006ec6:	e7f4      	b.n	8006eb2 <_calloc_r+0x12>

08006ec8 <_free_r>:
 8006ec8:	b538      	push	{r3, r4, r5, lr}
 8006eca:	4605      	mov	r5, r0
 8006ecc:	2900      	cmp	r1, #0
 8006ece:	d040      	beq.n	8006f52 <_free_r+0x8a>
 8006ed0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ed4:	1f0c      	subs	r4, r1, #4
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	bfb8      	it	lt
 8006eda:	18e4      	addlt	r4, r4, r3
 8006edc:	f001 f880 	bl	8007fe0 <__malloc_lock>
 8006ee0:	4a1c      	ldr	r2, [pc, #112]	; (8006f54 <_free_r+0x8c>)
 8006ee2:	6813      	ldr	r3, [r2, #0]
 8006ee4:	b933      	cbnz	r3, 8006ef4 <_free_r+0x2c>
 8006ee6:	6063      	str	r3, [r4, #4]
 8006ee8:	6014      	str	r4, [r2, #0]
 8006eea:	4628      	mov	r0, r5
 8006eec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ef0:	f001 b87c 	b.w	8007fec <__malloc_unlock>
 8006ef4:	42a3      	cmp	r3, r4
 8006ef6:	d908      	bls.n	8006f0a <_free_r+0x42>
 8006ef8:	6820      	ldr	r0, [r4, #0]
 8006efa:	1821      	adds	r1, r4, r0
 8006efc:	428b      	cmp	r3, r1
 8006efe:	bf01      	itttt	eq
 8006f00:	6819      	ldreq	r1, [r3, #0]
 8006f02:	685b      	ldreq	r3, [r3, #4]
 8006f04:	1809      	addeq	r1, r1, r0
 8006f06:	6021      	streq	r1, [r4, #0]
 8006f08:	e7ed      	b.n	8006ee6 <_free_r+0x1e>
 8006f0a:	461a      	mov	r2, r3
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	b10b      	cbz	r3, 8006f14 <_free_r+0x4c>
 8006f10:	42a3      	cmp	r3, r4
 8006f12:	d9fa      	bls.n	8006f0a <_free_r+0x42>
 8006f14:	6811      	ldr	r1, [r2, #0]
 8006f16:	1850      	adds	r0, r2, r1
 8006f18:	42a0      	cmp	r0, r4
 8006f1a:	d10b      	bne.n	8006f34 <_free_r+0x6c>
 8006f1c:	6820      	ldr	r0, [r4, #0]
 8006f1e:	4401      	add	r1, r0
 8006f20:	1850      	adds	r0, r2, r1
 8006f22:	4283      	cmp	r3, r0
 8006f24:	6011      	str	r1, [r2, #0]
 8006f26:	d1e0      	bne.n	8006eea <_free_r+0x22>
 8006f28:	6818      	ldr	r0, [r3, #0]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	4401      	add	r1, r0
 8006f2e:	6011      	str	r1, [r2, #0]
 8006f30:	6053      	str	r3, [r2, #4]
 8006f32:	e7da      	b.n	8006eea <_free_r+0x22>
 8006f34:	d902      	bls.n	8006f3c <_free_r+0x74>
 8006f36:	230c      	movs	r3, #12
 8006f38:	602b      	str	r3, [r5, #0]
 8006f3a:	e7d6      	b.n	8006eea <_free_r+0x22>
 8006f3c:	6820      	ldr	r0, [r4, #0]
 8006f3e:	1821      	adds	r1, r4, r0
 8006f40:	428b      	cmp	r3, r1
 8006f42:	bf01      	itttt	eq
 8006f44:	6819      	ldreq	r1, [r3, #0]
 8006f46:	685b      	ldreq	r3, [r3, #4]
 8006f48:	1809      	addeq	r1, r1, r0
 8006f4a:	6021      	streq	r1, [r4, #0]
 8006f4c:	6063      	str	r3, [r4, #4]
 8006f4e:	6054      	str	r4, [r2, #4]
 8006f50:	e7cb      	b.n	8006eea <_free_r+0x22>
 8006f52:	bd38      	pop	{r3, r4, r5, pc}
 8006f54:	200004ac 	.word	0x200004ac

08006f58 <sbrk_aligned>:
 8006f58:	b570      	push	{r4, r5, r6, lr}
 8006f5a:	4e0e      	ldr	r6, [pc, #56]	; (8006f94 <sbrk_aligned+0x3c>)
 8006f5c:	460c      	mov	r4, r1
 8006f5e:	6831      	ldr	r1, [r6, #0]
 8006f60:	4605      	mov	r5, r0
 8006f62:	b911      	cbnz	r1, 8006f6a <sbrk_aligned+0x12>
 8006f64:	f000 fd26 	bl	80079b4 <_sbrk_r>
 8006f68:	6030      	str	r0, [r6, #0]
 8006f6a:	4621      	mov	r1, r4
 8006f6c:	4628      	mov	r0, r5
 8006f6e:	f000 fd21 	bl	80079b4 <_sbrk_r>
 8006f72:	1c43      	adds	r3, r0, #1
 8006f74:	d00a      	beq.n	8006f8c <sbrk_aligned+0x34>
 8006f76:	1cc4      	adds	r4, r0, #3
 8006f78:	f024 0403 	bic.w	r4, r4, #3
 8006f7c:	42a0      	cmp	r0, r4
 8006f7e:	d007      	beq.n	8006f90 <sbrk_aligned+0x38>
 8006f80:	1a21      	subs	r1, r4, r0
 8006f82:	4628      	mov	r0, r5
 8006f84:	f000 fd16 	bl	80079b4 <_sbrk_r>
 8006f88:	3001      	adds	r0, #1
 8006f8a:	d101      	bne.n	8006f90 <sbrk_aligned+0x38>
 8006f8c:	f04f 34ff 	mov.w	r4, #4294967295
 8006f90:	4620      	mov	r0, r4
 8006f92:	bd70      	pop	{r4, r5, r6, pc}
 8006f94:	200004b0 	.word	0x200004b0

08006f98 <_malloc_r>:
 8006f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f9c:	1ccd      	adds	r5, r1, #3
 8006f9e:	f025 0503 	bic.w	r5, r5, #3
 8006fa2:	3508      	adds	r5, #8
 8006fa4:	2d0c      	cmp	r5, #12
 8006fa6:	bf38      	it	cc
 8006fa8:	250c      	movcc	r5, #12
 8006faa:	2d00      	cmp	r5, #0
 8006fac:	4607      	mov	r7, r0
 8006fae:	db01      	blt.n	8006fb4 <_malloc_r+0x1c>
 8006fb0:	42a9      	cmp	r1, r5
 8006fb2:	d905      	bls.n	8006fc0 <_malloc_r+0x28>
 8006fb4:	230c      	movs	r3, #12
 8006fb6:	2600      	movs	r6, #0
 8006fb8:	603b      	str	r3, [r7, #0]
 8006fba:	4630      	mov	r0, r6
 8006fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fc0:	4e2e      	ldr	r6, [pc, #184]	; (800707c <_malloc_r+0xe4>)
 8006fc2:	f001 f80d 	bl	8007fe0 <__malloc_lock>
 8006fc6:	6833      	ldr	r3, [r6, #0]
 8006fc8:	461c      	mov	r4, r3
 8006fca:	bb34      	cbnz	r4, 800701a <_malloc_r+0x82>
 8006fcc:	4629      	mov	r1, r5
 8006fce:	4638      	mov	r0, r7
 8006fd0:	f7ff ffc2 	bl	8006f58 <sbrk_aligned>
 8006fd4:	1c43      	adds	r3, r0, #1
 8006fd6:	4604      	mov	r4, r0
 8006fd8:	d14d      	bne.n	8007076 <_malloc_r+0xde>
 8006fda:	6834      	ldr	r4, [r6, #0]
 8006fdc:	4626      	mov	r6, r4
 8006fde:	2e00      	cmp	r6, #0
 8006fe0:	d140      	bne.n	8007064 <_malloc_r+0xcc>
 8006fe2:	6823      	ldr	r3, [r4, #0]
 8006fe4:	4631      	mov	r1, r6
 8006fe6:	4638      	mov	r0, r7
 8006fe8:	eb04 0803 	add.w	r8, r4, r3
 8006fec:	f000 fce2 	bl	80079b4 <_sbrk_r>
 8006ff0:	4580      	cmp	r8, r0
 8006ff2:	d13a      	bne.n	800706a <_malloc_r+0xd2>
 8006ff4:	6821      	ldr	r1, [r4, #0]
 8006ff6:	3503      	adds	r5, #3
 8006ff8:	1a6d      	subs	r5, r5, r1
 8006ffa:	f025 0503 	bic.w	r5, r5, #3
 8006ffe:	3508      	adds	r5, #8
 8007000:	2d0c      	cmp	r5, #12
 8007002:	bf38      	it	cc
 8007004:	250c      	movcc	r5, #12
 8007006:	4638      	mov	r0, r7
 8007008:	4629      	mov	r1, r5
 800700a:	f7ff ffa5 	bl	8006f58 <sbrk_aligned>
 800700e:	3001      	adds	r0, #1
 8007010:	d02b      	beq.n	800706a <_malloc_r+0xd2>
 8007012:	6823      	ldr	r3, [r4, #0]
 8007014:	442b      	add	r3, r5
 8007016:	6023      	str	r3, [r4, #0]
 8007018:	e00e      	b.n	8007038 <_malloc_r+0xa0>
 800701a:	6822      	ldr	r2, [r4, #0]
 800701c:	1b52      	subs	r2, r2, r5
 800701e:	d41e      	bmi.n	800705e <_malloc_r+0xc6>
 8007020:	2a0b      	cmp	r2, #11
 8007022:	d916      	bls.n	8007052 <_malloc_r+0xba>
 8007024:	1961      	adds	r1, r4, r5
 8007026:	42a3      	cmp	r3, r4
 8007028:	6025      	str	r5, [r4, #0]
 800702a:	bf18      	it	ne
 800702c:	6059      	strne	r1, [r3, #4]
 800702e:	6863      	ldr	r3, [r4, #4]
 8007030:	bf08      	it	eq
 8007032:	6031      	streq	r1, [r6, #0]
 8007034:	5162      	str	r2, [r4, r5]
 8007036:	604b      	str	r3, [r1, #4]
 8007038:	4638      	mov	r0, r7
 800703a:	f104 060b 	add.w	r6, r4, #11
 800703e:	f000 ffd5 	bl	8007fec <__malloc_unlock>
 8007042:	f026 0607 	bic.w	r6, r6, #7
 8007046:	1d23      	adds	r3, r4, #4
 8007048:	1af2      	subs	r2, r6, r3
 800704a:	d0b6      	beq.n	8006fba <_malloc_r+0x22>
 800704c:	1b9b      	subs	r3, r3, r6
 800704e:	50a3      	str	r3, [r4, r2]
 8007050:	e7b3      	b.n	8006fba <_malloc_r+0x22>
 8007052:	6862      	ldr	r2, [r4, #4]
 8007054:	42a3      	cmp	r3, r4
 8007056:	bf0c      	ite	eq
 8007058:	6032      	streq	r2, [r6, #0]
 800705a:	605a      	strne	r2, [r3, #4]
 800705c:	e7ec      	b.n	8007038 <_malloc_r+0xa0>
 800705e:	4623      	mov	r3, r4
 8007060:	6864      	ldr	r4, [r4, #4]
 8007062:	e7b2      	b.n	8006fca <_malloc_r+0x32>
 8007064:	4634      	mov	r4, r6
 8007066:	6876      	ldr	r6, [r6, #4]
 8007068:	e7b9      	b.n	8006fde <_malloc_r+0x46>
 800706a:	230c      	movs	r3, #12
 800706c:	4638      	mov	r0, r7
 800706e:	603b      	str	r3, [r7, #0]
 8007070:	f000 ffbc 	bl	8007fec <__malloc_unlock>
 8007074:	e7a1      	b.n	8006fba <_malloc_r+0x22>
 8007076:	6025      	str	r5, [r4, #0]
 8007078:	e7de      	b.n	8007038 <_malloc_r+0xa0>
 800707a:	bf00      	nop
 800707c:	200004ac 	.word	0x200004ac

08007080 <__ssputs_r>:
 8007080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007084:	688e      	ldr	r6, [r1, #8]
 8007086:	4682      	mov	sl, r0
 8007088:	429e      	cmp	r6, r3
 800708a:	460c      	mov	r4, r1
 800708c:	4690      	mov	r8, r2
 800708e:	461f      	mov	r7, r3
 8007090:	d838      	bhi.n	8007104 <__ssputs_r+0x84>
 8007092:	898a      	ldrh	r2, [r1, #12]
 8007094:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007098:	d032      	beq.n	8007100 <__ssputs_r+0x80>
 800709a:	6825      	ldr	r5, [r4, #0]
 800709c:	6909      	ldr	r1, [r1, #16]
 800709e:	3301      	adds	r3, #1
 80070a0:	eba5 0901 	sub.w	r9, r5, r1
 80070a4:	6965      	ldr	r5, [r4, #20]
 80070a6:	444b      	add	r3, r9
 80070a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80070ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80070b0:	106d      	asrs	r5, r5, #1
 80070b2:	429d      	cmp	r5, r3
 80070b4:	bf38      	it	cc
 80070b6:	461d      	movcc	r5, r3
 80070b8:	0553      	lsls	r3, r2, #21
 80070ba:	d531      	bpl.n	8007120 <__ssputs_r+0xa0>
 80070bc:	4629      	mov	r1, r5
 80070be:	f7ff ff6b 	bl	8006f98 <_malloc_r>
 80070c2:	4606      	mov	r6, r0
 80070c4:	b950      	cbnz	r0, 80070dc <__ssputs_r+0x5c>
 80070c6:	230c      	movs	r3, #12
 80070c8:	f04f 30ff 	mov.w	r0, #4294967295
 80070cc:	f8ca 3000 	str.w	r3, [sl]
 80070d0:	89a3      	ldrh	r3, [r4, #12]
 80070d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070d6:	81a3      	strh	r3, [r4, #12]
 80070d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070dc:	464a      	mov	r2, r9
 80070de:	6921      	ldr	r1, [r4, #16]
 80070e0:	f7ff fa18 	bl	8006514 <memcpy>
 80070e4:	89a3      	ldrh	r3, [r4, #12]
 80070e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80070ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070ee:	81a3      	strh	r3, [r4, #12]
 80070f0:	6126      	str	r6, [r4, #16]
 80070f2:	444e      	add	r6, r9
 80070f4:	6026      	str	r6, [r4, #0]
 80070f6:	463e      	mov	r6, r7
 80070f8:	6165      	str	r5, [r4, #20]
 80070fa:	eba5 0509 	sub.w	r5, r5, r9
 80070fe:	60a5      	str	r5, [r4, #8]
 8007100:	42be      	cmp	r6, r7
 8007102:	d900      	bls.n	8007106 <__ssputs_r+0x86>
 8007104:	463e      	mov	r6, r7
 8007106:	4632      	mov	r2, r6
 8007108:	4641      	mov	r1, r8
 800710a:	6820      	ldr	r0, [r4, #0]
 800710c:	f000 ff4e 	bl	8007fac <memmove>
 8007110:	68a3      	ldr	r3, [r4, #8]
 8007112:	2000      	movs	r0, #0
 8007114:	1b9b      	subs	r3, r3, r6
 8007116:	60a3      	str	r3, [r4, #8]
 8007118:	6823      	ldr	r3, [r4, #0]
 800711a:	4433      	add	r3, r6
 800711c:	6023      	str	r3, [r4, #0]
 800711e:	e7db      	b.n	80070d8 <__ssputs_r+0x58>
 8007120:	462a      	mov	r2, r5
 8007122:	f000 ff69 	bl	8007ff8 <_realloc_r>
 8007126:	4606      	mov	r6, r0
 8007128:	2800      	cmp	r0, #0
 800712a:	d1e1      	bne.n	80070f0 <__ssputs_r+0x70>
 800712c:	4650      	mov	r0, sl
 800712e:	6921      	ldr	r1, [r4, #16]
 8007130:	f7ff feca 	bl	8006ec8 <_free_r>
 8007134:	e7c7      	b.n	80070c6 <__ssputs_r+0x46>
	...

08007138 <_svfiprintf_r>:
 8007138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800713c:	4698      	mov	r8, r3
 800713e:	898b      	ldrh	r3, [r1, #12]
 8007140:	4607      	mov	r7, r0
 8007142:	061b      	lsls	r3, r3, #24
 8007144:	460d      	mov	r5, r1
 8007146:	4614      	mov	r4, r2
 8007148:	b09d      	sub	sp, #116	; 0x74
 800714a:	d50e      	bpl.n	800716a <_svfiprintf_r+0x32>
 800714c:	690b      	ldr	r3, [r1, #16]
 800714e:	b963      	cbnz	r3, 800716a <_svfiprintf_r+0x32>
 8007150:	2140      	movs	r1, #64	; 0x40
 8007152:	f7ff ff21 	bl	8006f98 <_malloc_r>
 8007156:	6028      	str	r0, [r5, #0]
 8007158:	6128      	str	r0, [r5, #16]
 800715a:	b920      	cbnz	r0, 8007166 <_svfiprintf_r+0x2e>
 800715c:	230c      	movs	r3, #12
 800715e:	603b      	str	r3, [r7, #0]
 8007160:	f04f 30ff 	mov.w	r0, #4294967295
 8007164:	e0d1      	b.n	800730a <_svfiprintf_r+0x1d2>
 8007166:	2340      	movs	r3, #64	; 0x40
 8007168:	616b      	str	r3, [r5, #20]
 800716a:	2300      	movs	r3, #0
 800716c:	9309      	str	r3, [sp, #36]	; 0x24
 800716e:	2320      	movs	r3, #32
 8007170:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007174:	2330      	movs	r3, #48	; 0x30
 8007176:	f04f 0901 	mov.w	r9, #1
 800717a:	f8cd 800c 	str.w	r8, [sp, #12]
 800717e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007324 <_svfiprintf_r+0x1ec>
 8007182:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007186:	4623      	mov	r3, r4
 8007188:	469a      	mov	sl, r3
 800718a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800718e:	b10a      	cbz	r2, 8007194 <_svfiprintf_r+0x5c>
 8007190:	2a25      	cmp	r2, #37	; 0x25
 8007192:	d1f9      	bne.n	8007188 <_svfiprintf_r+0x50>
 8007194:	ebba 0b04 	subs.w	fp, sl, r4
 8007198:	d00b      	beq.n	80071b2 <_svfiprintf_r+0x7a>
 800719a:	465b      	mov	r3, fp
 800719c:	4622      	mov	r2, r4
 800719e:	4629      	mov	r1, r5
 80071a0:	4638      	mov	r0, r7
 80071a2:	f7ff ff6d 	bl	8007080 <__ssputs_r>
 80071a6:	3001      	adds	r0, #1
 80071a8:	f000 80aa 	beq.w	8007300 <_svfiprintf_r+0x1c8>
 80071ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071ae:	445a      	add	r2, fp
 80071b0:	9209      	str	r2, [sp, #36]	; 0x24
 80071b2:	f89a 3000 	ldrb.w	r3, [sl]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	f000 80a2 	beq.w	8007300 <_svfiprintf_r+0x1c8>
 80071bc:	2300      	movs	r3, #0
 80071be:	f04f 32ff 	mov.w	r2, #4294967295
 80071c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071c6:	f10a 0a01 	add.w	sl, sl, #1
 80071ca:	9304      	str	r3, [sp, #16]
 80071cc:	9307      	str	r3, [sp, #28]
 80071ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80071d2:	931a      	str	r3, [sp, #104]	; 0x68
 80071d4:	4654      	mov	r4, sl
 80071d6:	2205      	movs	r2, #5
 80071d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071dc:	4851      	ldr	r0, [pc, #324]	; (8007324 <_svfiprintf_r+0x1ec>)
 80071de:	f7ff f98b 	bl	80064f8 <memchr>
 80071e2:	9a04      	ldr	r2, [sp, #16]
 80071e4:	b9d8      	cbnz	r0, 800721e <_svfiprintf_r+0xe6>
 80071e6:	06d0      	lsls	r0, r2, #27
 80071e8:	bf44      	itt	mi
 80071ea:	2320      	movmi	r3, #32
 80071ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80071f0:	0711      	lsls	r1, r2, #28
 80071f2:	bf44      	itt	mi
 80071f4:	232b      	movmi	r3, #43	; 0x2b
 80071f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80071fa:	f89a 3000 	ldrb.w	r3, [sl]
 80071fe:	2b2a      	cmp	r3, #42	; 0x2a
 8007200:	d015      	beq.n	800722e <_svfiprintf_r+0xf6>
 8007202:	4654      	mov	r4, sl
 8007204:	2000      	movs	r0, #0
 8007206:	f04f 0c0a 	mov.w	ip, #10
 800720a:	9a07      	ldr	r2, [sp, #28]
 800720c:	4621      	mov	r1, r4
 800720e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007212:	3b30      	subs	r3, #48	; 0x30
 8007214:	2b09      	cmp	r3, #9
 8007216:	d94e      	bls.n	80072b6 <_svfiprintf_r+0x17e>
 8007218:	b1b0      	cbz	r0, 8007248 <_svfiprintf_r+0x110>
 800721a:	9207      	str	r2, [sp, #28]
 800721c:	e014      	b.n	8007248 <_svfiprintf_r+0x110>
 800721e:	eba0 0308 	sub.w	r3, r0, r8
 8007222:	fa09 f303 	lsl.w	r3, r9, r3
 8007226:	4313      	orrs	r3, r2
 8007228:	46a2      	mov	sl, r4
 800722a:	9304      	str	r3, [sp, #16]
 800722c:	e7d2      	b.n	80071d4 <_svfiprintf_r+0x9c>
 800722e:	9b03      	ldr	r3, [sp, #12]
 8007230:	1d19      	adds	r1, r3, #4
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	9103      	str	r1, [sp, #12]
 8007236:	2b00      	cmp	r3, #0
 8007238:	bfbb      	ittet	lt
 800723a:	425b      	neglt	r3, r3
 800723c:	f042 0202 	orrlt.w	r2, r2, #2
 8007240:	9307      	strge	r3, [sp, #28]
 8007242:	9307      	strlt	r3, [sp, #28]
 8007244:	bfb8      	it	lt
 8007246:	9204      	strlt	r2, [sp, #16]
 8007248:	7823      	ldrb	r3, [r4, #0]
 800724a:	2b2e      	cmp	r3, #46	; 0x2e
 800724c:	d10c      	bne.n	8007268 <_svfiprintf_r+0x130>
 800724e:	7863      	ldrb	r3, [r4, #1]
 8007250:	2b2a      	cmp	r3, #42	; 0x2a
 8007252:	d135      	bne.n	80072c0 <_svfiprintf_r+0x188>
 8007254:	9b03      	ldr	r3, [sp, #12]
 8007256:	3402      	adds	r4, #2
 8007258:	1d1a      	adds	r2, r3, #4
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	9203      	str	r2, [sp, #12]
 800725e:	2b00      	cmp	r3, #0
 8007260:	bfb8      	it	lt
 8007262:	f04f 33ff 	movlt.w	r3, #4294967295
 8007266:	9305      	str	r3, [sp, #20]
 8007268:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8007328 <_svfiprintf_r+0x1f0>
 800726c:	2203      	movs	r2, #3
 800726e:	4650      	mov	r0, sl
 8007270:	7821      	ldrb	r1, [r4, #0]
 8007272:	f7ff f941 	bl	80064f8 <memchr>
 8007276:	b140      	cbz	r0, 800728a <_svfiprintf_r+0x152>
 8007278:	2340      	movs	r3, #64	; 0x40
 800727a:	eba0 000a 	sub.w	r0, r0, sl
 800727e:	fa03 f000 	lsl.w	r0, r3, r0
 8007282:	9b04      	ldr	r3, [sp, #16]
 8007284:	3401      	adds	r4, #1
 8007286:	4303      	orrs	r3, r0
 8007288:	9304      	str	r3, [sp, #16]
 800728a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800728e:	2206      	movs	r2, #6
 8007290:	4826      	ldr	r0, [pc, #152]	; (800732c <_svfiprintf_r+0x1f4>)
 8007292:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007296:	f7ff f92f 	bl	80064f8 <memchr>
 800729a:	2800      	cmp	r0, #0
 800729c:	d038      	beq.n	8007310 <_svfiprintf_r+0x1d8>
 800729e:	4b24      	ldr	r3, [pc, #144]	; (8007330 <_svfiprintf_r+0x1f8>)
 80072a0:	bb1b      	cbnz	r3, 80072ea <_svfiprintf_r+0x1b2>
 80072a2:	9b03      	ldr	r3, [sp, #12]
 80072a4:	3307      	adds	r3, #7
 80072a6:	f023 0307 	bic.w	r3, r3, #7
 80072aa:	3308      	adds	r3, #8
 80072ac:	9303      	str	r3, [sp, #12]
 80072ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072b0:	4433      	add	r3, r6
 80072b2:	9309      	str	r3, [sp, #36]	; 0x24
 80072b4:	e767      	b.n	8007186 <_svfiprintf_r+0x4e>
 80072b6:	460c      	mov	r4, r1
 80072b8:	2001      	movs	r0, #1
 80072ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80072be:	e7a5      	b.n	800720c <_svfiprintf_r+0xd4>
 80072c0:	2300      	movs	r3, #0
 80072c2:	f04f 0c0a 	mov.w	ip, #10
 80072c6:	4619      	mov	r1, r3
 80072c8:	3401      	adds	r4, #1
 80072ca:	9305      	str	r3, [sp, #20]
 80072cc:	4620      	mov	r0, r4
 80072ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072d2:	3a30      	subs	r2, #48	; 0x30
 80072d4:	2a09      	cmp	r2, #9
 80072d6:	d903      	bls.n	80072e0 <_svfiprintf_r+0x1a8>
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d0c5      	beq.n	8007268 <_svfiprintf_r+0x130>
 80072dc:	9105      	str	r1, [sp, #20]
 80072de:	e7c3      	b.n	8007268 <_svfiprintf_r+0x130>
 80072e0:	4604      	mov	r4, r0
 80072e2:	2301      	movs	r3, #1
 80072e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80072e8:	e7f0      	b.n	80072cc <_svfiprintf_r+0x194>
 80072ea:	ab03      	add	r3, sp, #12
 80072ec:	9300      	str	r3, [sp, #0]
 80072ee:	462a      	mov	r2, r5
 80072f0:	4638      	mov	r0, r7
 80072f2:	4b10      	ldr	r3, [pc, #64]	; (8007334 <_svfiprintf_r+0x1fc>)
 80072f4:	a904      	add	r1, sp, #16
 80072f6:	f7fc f9db 	bl	80036b0 <_printf_float>
 80072fa:	1c42      	adds	r2, r0, #1
 80072fc:	4606      	mov	r6, r0
 80072fe:	d1d6      	bne.n	80072ae <_svfiprintf_r+0x176>
 8007300:	89ab      	ldrh	r3, [r5, #12]
 8007302:	065b      	lsls	r3, r3, #25
 8007304:	f53f af2c 	bmi.w	8007160 <_svfiprintf_r+0x28>
 8007308:	9809      	ldr	r0, [sp, #36]	; 0x24
 800730a:	b01d      	add	sp, #116	; 0x74
 800730c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007310:	ab03      	add	r3, sp, #12
 8007312:	9300      	str	r3, [sp, #0]
 8007314:	462a      	mov	r2, r5
 8007316:	4638      	mov	r0, r7
 8007318:	4b06      	ldr	r3, [pc, #24]	; (8007334 <_svfiprintf_r+0x1fc>)
 800731a:	a904      	add	r1, sp, #16
 800731c:	f7fc fc64 	bl	8003be8 <_printf_i>
 8007320:	e7eb      	b.n	80072fa <_svfiprintf_r+0x1c2>
 8007322:	bf00      	nop
 8007324:	0800921c 	.word	0x0800921c
 8007328:	08009222 	.word	0x08009222
 800732c:	08009226 	.word	0x08009226
 8007330:	080036b1 	.word	0x080036b1
 8007334:	08007081 	.word	0x08007081

08007338 <_sungetc_r>:
 8007338:	b538      	push	{r3, r4, r5, lr}
 800733a:	1c4b      	adds	r3, r1, #1
 800733c:	4614      	mov	r4, r2
 800733e:	d103      	bne.n	8007348 <_sungetc_r+0x10>
 8007340:	f04f 35ff 	mov.w	r5, #4294967295
 8007344:	4628      	mov	r0, r5
 8007346:	bd38      	pop	{r3, r4, r5, pc}
 8007348:	8993      	ldrh	r3, [r2, #12]
 800734a:	b2cd      	uxtb	r5, r1
 800734c:	f023 0320 	bic.w	r3, r3, #32
 8007350:	8193      	strh	r3, [r2, #12]
 8007352:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007354:	6852      	ldr	r2, [r2, #4]
 8007356:	b18b      	cbz	r3, 800737c <_sungetc_r+0x44>
 8007358:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800735a:	4293      	cmp	r3, r2
 800735c:	dd08      	ble.n	8007370 <_sungetc_r+0x38>
 800735e:	6823      	ldr	r3, [r4, #0]
 8007360:	1e5a      	subs	r2, r3, #1
 8007362:	6022      	str	r2, [r4, #0]
 8007364:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007368:	6863      	ldr	r3, [r4, #4]
 800736a:	3301      	adds	r3, #1
 800736c:	6063      	str	r3, [r4, #4]
 800736e:	e7e9      	b.n	8007344 <_sungetc_r+0xc>
 8007370:	4621      	mov	r1, r4
 8007372:	f000 fbef 	bl	8007b54 <__submore>
 8007376:	2800      	cmp	r0, #0
 8007378:	d0f1      	beq.n	800735e <_sungetc_r+0x26>
 800737a:	e7e1      	b.n	8007340 <_sungetc_r+0x8>
 800737c:	6921      	ldr	r1, [r4, #16]
 800737e:	6823      	ldr	r3, [r4, #0]
 8007380:	b151      	cbz	r1, 8007398 <_sungetc_r+0x60>
 8007382:	4299      	cmp	r1, r3
 8007384:	d208      	bcs.n	8007398 <_sungetc_r+0x60>
 8007386:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800738a:	42a9      	cmp	r1, r5
 800738c:	d104      	bne.n	8007398 <_sungetc_r+0x60>
 800738e:	3b01      	subs	r3, #1
 8007390:	3201      	adds	r2, #1
 8007392:	6023      	str	r3, [r4, #0]
 8007394:	6062      	str	r2, [r4, #4]
 8007396:	e7d5      	b.n	8007344 <_sungetc_r+0xc>
 8007398:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800739c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073a0:	6363      	str	r3, [r4, #52]	; 0x34
 80073a2:	2303      	movs	r3, #3
 80073a4:	63a3      	str	r3, [r4, #56]	; 0x38
 80073a6:	4623      	mov	r3, r4
 80073a8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80073ac:	6023      	str	r3, [r4, #0]
 80073ae:	2301      	movs	r3, #1
 80073b0:	e7dc      	b.n	800736c <_sungetc_r+0x34>

080073b2 <__ssrefill_r>:
 80073b2:	b510      	push	{r4, lr}
 80073b4:	460c      	mov	r4, r1
 80073b6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80073b8:	b169      	cbz	r1, 80073d6 <__ssrefill_r+0x24>
 80073ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073be:	4299      	cmp	r1, r3
 80073c0:	d001      	beq.n	80073c6 <__ssrefill_r+0x14>
 80073c2:	f7ff fd81 	bl	8006ec8 <_free_r>
 80073c6:	2000      	movs	r0, #0
 80073c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80073ca:	6360      	str	r0, [r4, #52]	; 0x34
 80073cc:	6063      	str	r3, [r4, #4]
 80073ce:	b113      	cbz	r3, 80073d6 <__ssrefill_r+0x24>
 80073d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80073d2:	6023      	str	r3, [r4, #0]
 80073d4:	bd10      	pop	{r4, pc}
 80073d6:	6923      	ldr	r3, [r4, #16]
 80073d8:	f04f 30ff 	mov.w	r0, #4294967295
 80073dc:	6023      	str	r3, [r4, #0]
 80073de:	2300      	movs	r3, #0
 80073e0:	6063      	str	r3, [r4, #4]
 80073e2:	89a3      	ldrh	r3, [r4, #12]
 80073e4:	f043 0320 	orr.w	r3, r3, #32
 80073e8:	81a3      	strh	r3, [r4, #12]
 80073ea:	e7f3      	b.n	80073d4 <__ssrefill_r+0x22>

080073ec <__ssvfiscanf_r>:
 80073ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073f0:	460c      	mov	r4, r1
 80073f2:	2100      	movs	r1, #0
 80073f4:	4606      	mov	r6, r0
 80073f6:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80073fa:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80073fe:	49a7      	ldr	r1, [pc, #668]	; (800769c <__ssvfiscanf_r+0x2b0>)
 8007400:	f10d 0804 	add.w	r8, sp, #4
 8007404:	91a0      	str	r1, [sp, #640]	; 0x280
 8007406:	49a6      	ldr	r1, [pc, #664]	; (80076a0 <__ssvfiscanf_r+0x2b4>)
 8007408:	4fa6      	ldr	r7, [pc, #664]	; (80076a4 <__ssvfiscanf_r+0x2b8>)
 800740a:	f8df 929c 	ldr.w	r9, [pc, #668]	; 80076a8 <__ssvfiscanf_r+0x2bc>
 800740e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8007412:	91a1      	str	r1, [sp, #644]	; 0x284
 8007414:	9300      	str	r3, [sp, #0]
 8007416:	7813      	ldrb	r3, [r2, #0]
 8007418:	2b00      	cmp	r3, #0
 800741a:	f000 815c 	beq.w	80076d6 <__ssvfiscanf_r+0x2ea>
 800741e:	5dd9      	ldrb	r1, [r3, r7]
 8007420:	1c55      	adds	r5, r2, #1
 8007422:	f011 0108 	ands.w	r1, r1, #8
 8007426:	d019      	beq.n	800745c <__ssvfiscanf_r+0x70>
 8007428:	6863      	ldr	r3, [r4, #4]
 800742a:	2b00      	cmp	r3, #0
 800742c:	dd0f      	ble.n	800744e <__ssvfiscanf_r+0x62>
 800742e:	6823      	ldr	r3, [r4, #0]
 8007430:	781a      	ldrb	r2, [r3, #0]
 8007432:	5cba      	ldrb	r2, [r7, r2]
 8007434:	0712      	lsls	r2, r2, #28
 8007436:	d401      	bmi.n	800743c <__ssvfiscanf_r+0x50>
 8007438:	462a      	mov	r2, r5
 800743a:	e7ec      	b.n	8007416 <__ssvfiscanf_r+0x2a>
 800743c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800743e:	3301      	adds	r3, #1
 8007440:	3201      	adds	r2, #1
 8007442:	9245      	str	r2, [sp, #276]	; 0x114
 8007444:	6862      	ldr	r2, [r4, #4]
 8007446:	6023      	str	r3, [r4, #0]
 8007448:	3a01      	subs	r2, #1
 800744a:	6062      	str	r2, [r4, #4]
 800744c:	e7ec      	b.n	8007428 <__ssvfiscanf_r+0x3c>
 800744e:	4621      	mov	r1, r4
 8007450:	4630      	mov	r0, r6
 8007452:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007454:	4798      	blx	r3
 8007456:	2800      	cmp	r0, #0
 8007458:	d0e9      	beq.n	800742e <__ssvfiscanf_r+0x42>
 800745a:	e7ed      	b.n	8007438 <__ssvfiscanf_r+0x4c>
 800745c:	2b25      	cmp	r3, #37	; 0x25
 800745e:	d012      	beq.n	8007486 <__ssvfiscanf_r+0x9a>
 8007460:	469a      	mov	sl, r3
 8007462:	6863      	ldr	r3, [r4, #4]
 8007464:	2b00      	cmp	r3, #0
 8007466:	f340 8094 	ble.w	8007592 <__ssvfiscanf_r+0x1a6>
 800746a:	6822      	ldr	r2, [r4, #0]
 800746c:	7813      	ldrb	r3, [r2, #0]
 800746e:	4553      	cmp	r3, sl
 8007470:	f040 8131 	bne.w	80076d6 <__ssvfiscanf_r+0x2ea>
 8007474:	6863      	ldr	r3, [r4, #4]
 8007476:	3201      	adds	r2, #1
 8007478:	3b01      	subs	r3, #1
 800747a:	6063      	str	r3, [r4, #4]
 800747c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800747e:	6022      	str	r2, [r4, #0]
 8007480:	3301      	adds	r3, #1
 8007482:	9345      	str	r3, [sp, #276]	; 0x114
 8007484:	e7d8      	b.n	8007438 <__ssvfiscanf_r+0x4c>
 8007486:	9141      	str	r1, [sp, #260]	; 0x104
 8007488:	9143      	str	r1, [sp, #268]	; 0x10c
 800748a:	7853      	ldrb	r3, [r2, #1]
 800748c:	2b2a      	cmp	r3, #42	; 0x2a
 800748e:	bf04      	itt	eq
 8007490:	2310      	moveq	r3, #16
 8007492:	1c95      	addeq	r5, r2, #2
 8007494:	f04f 020a 	mov.w	r2, #10
 8007498:	bf08      	it	eq
 800749a:	9341      	streq	r3, [sp, #260]	; 0x104
 800749c:	46aa      	mov	sl, r5
 800749e:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80074a2:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80074a6:	2b09      	cmp	r3, #9
 80074a8:	d91d      	bls.n	80074e6 <__ssvfiscanf_r+0xfa>
 80074aa:	2203      	movs	r2, #3
 80074ac:	487e      	ldr	r0, [pc, #504]	; (80076a8 <__ssvfiscanf_r+0x2bc>)
 80074ae:	f7ff f823 	bl	80064f8 <memchr>
 80074b2:	b140      	cbz	r0, 80074c6 <__ssvfiscanf_r+0xda>
 80074b4:	2301      	movs	r3, #1
 80074b6:	4655      	mov	r5, sl
 80074b8:	eba0 0009 	sub.w	r0, r0, r9
 80074bc:	fa03 f000 	lsl.w	r0, r3, r0
 80074c0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80074c2:	4318      	orrs	r0, r3
 80074c4:	9041      	str	r0, [sp, #260]	; 0x104
 80074c6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80074ca:	2b78      	cmp	r3, #120	; 0x78
 80074cc:	d806      	bhi.n	80074dc <__ssvfiscanf_r+0xf0>
 80074ce:	2b57      	cmp	r3, #87	; 0x57
 80074d0:	d810      	bhi.n	80074f4 <__ssvfiscanf_r+0x108>
 80074d2:	2b25      	cmp	r3, #37	; 0x25
 80074d4:	d0c4      	beq.n	8007460 <__ssvfiscanf_r+0x74>
 80074d6:	d857      	bhi.n	8007588 <__ssvfiscanf_r+0x19c>
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d065      	beq.n	80075a8 <__ssvfiscanf_r+0x1bc>
 80074dc:	2303      	movs	r3, #3
 80074de:	9347      	str	r3, [sp, #284]	; 0x11c
 80074e0:	230a      	movs	r3, #10
 80074e2:	9342      	str	r3, [sp, #264]	; 0x108
 80074e4:	e072      	b.n	80075cc <__ssvfiscanf_r+0x1e0>
 80074e6:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80074e8:	4655      	mov	r5, sl
 80074ea:	fb02 1103 	mla	r1, r2, r3, r1
 80074ee:	3930      	subs	r1, #48	; 0x30
 80074f0:	9143      	str	r1, [sp, #268]	; 0x10c
 80074f2:	e7d3      	b.n	800749c <__ssvfiscanf_r+0xb0>
 80074f4:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80074f8:	2a20      	cmp	r2, #32
 80074fa:	d8ef      	bhi.n	80074dc <__ssvfiscanf_r+0xf0>
 80074fc:	a101      	add	r1, pc, #4	; (adr r1, 8007504 <__ssvfiscanf_r+0x118>)
 80074fe:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007502:	bf00      	nop
 8007504:	080075b7 	.word	0x080075b7
 8007508:	080074dd 	.word	0x080074dd
 800750c:	080074dd 	.word	0x080074dd
 8007510:	08007615 	.word	0x08007615
 8007514:	080074dd 	.word	0x080074dd
 8007518:	080074dd 	.word	0x080074dd
 800751c:	080074dd 	.word	0x080074dd
 8007520:	080074dd 	.word	0x080074dd
 8007524:	080074dd 	.word	0x080074dd
 8007528:	080074dd 	.word	0x080074dd
 800752c:	080074dd 	.word	0x080074dd
 8007530:	0800762b 	.word	0x0800762b
 8007534:	08007601 	.word	0x08007601
 8007538:	0800758f 	.word	0x0800758f
 800753c:	0800758f 	.word	0x0800758f
 8007540:	0800758f 	.word	0x0800758f
 8007544:	080074dd 	.word	0x080074dd
 8007548:	08007605 	.word	0x08007605
 800754c:	080074dd 	.word	0x080074dd
 8007550:	080074dd 	.word	0x080074dd
 8007554:	080074dd 	.word	0x080074dd
 8007558:	080074dd 	.word	0x080074dd
 800755c:	0800763b 	.word	0x0800763b
 8007560:	0800760d 	.word	0x0800760d
 8007564:	080075af 	.word	0x080075af
 8007568:	080074dd 	.word	0x080074dd
 800756c:	080074dd 	.word	0x080074dd
 8007570:	08007637 	.word	0x08007637
 8007574:	080074dd 	.word	0x080074dd
 8007578:	08007601 	.word	0x08007601
 800757c:	080074dd 	.word	0x080074dd
 8007580:	080074dd 	.word	0x080074dd
 8007584:	080075b7 	.word	0x080075b7
 8007588:	3b45      	subs	r3, #69	; 0x45
 800758a:	2b02      	cmp	r3, #2
 800758c:	d8a6      	bhi.n	80074dc <__ssvfiscanf_r+0xf0>
 800758e:	2305      	movs	r3, #5
 8007590:	e01b      	b.n	80075ca <__ssvfiscanf_r+0x1de>
 8007592:	4621      	mov	r1, r4
 8007594:	4630      	mov	r0, r6
 8007596:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007598:	4798      	blx	r3
 800759a:	2800      	cmp	r0, #0
 800759c:	f43f af65 	beq.w	800746a <__ssvfiscanf_r+0x7e>
 80075a0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80075a2:	2800      	cmp	r0, #0
 80075a4:	f040 808d 	bne.w	80076c2 <__ssvfiscanf_r+0x2d6>
 80075a8:	f04f 30ff 	mov.w	r0, #4294967295
 80075ac:	e08f      	b.n	80076ce <__ssvfiscanf_r+0x2e2>
 80075ae:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80075b0:	f042 0220 	orr.w	r2, r2, #32
 80075b4:	9241      	str	r2, [sp, #260]	; 0x104
 80075b6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80075b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075bc:	9241      	str	r2, [sp, #260]	; 0x104
 80075be:	2210      	movs	r2, #16
 80075c0:	2b6f      	cmp	r3, #111	; 0x6f
 80075c2:	bf34      	ite	cc
 80075c4:	2303      	movcc	r3, #3
 80075c6:	2304      	movcs	r3, #4
 80075c8:	9242      	str	r2, [sp, #264]	; 0x108
 80075ca:	9347      	str	r3, [sp, #284]	; 0x11c
 80075cc:	6863      	ldr	r3, [r4, #4]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	dd42      	ble.n	8007658 <__ssvfiscanf_r+0x26c>
 80075d2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80075d4:	0659      	lsls	r1, r3, #25
 80075d6:	d404      	bmi.n	80075e2 <__ssvfiscanf_r+0x1f6>
 80075d8:	6823      	ldr	r3, [r4, #0]
 80075da:	781a      	ldrb	r2, [r3, #0]
 80075dc:	5cba      	ldrb	r2, [r7, r2]
 80075de:	0712      	lsls	r2, r2, #28
 80075e0:	d441      	bmi.n	8007666 <__ssvfiscanf_r+0x27a>
 80075e2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	dc50      	bgt.n	800768a <__ssvfiscanf_r+0x29e>
 80075e8:	466b      	mov	r3, sp
 80075ea:	4622      	mov	r2, r4
 80075ec:	4630      	mov	r0, r6
 80075ee:	a941      	add	r1, sp, #260	; 0x104
 80075f0:	f000 f876 	bl	80076e0 <_scanf_chars>
 80075f4:	2801      	cmp	r0, #1
 80075f6:	d06e      	beq.n	80076d6 <__ssvfiscanf_r+0x2ea>
 80075f8:	2802      	cmp	r0, #2
 80075fa:	f47f af1d 	bne.w	8007438 <__ssvfiscanf_r+0x4c>
 80075fe:	e7cf      	b.n	80075a0 <__ssvfiscanf_r+0x1b4>
 8007600:	220a      	movs	r2, #10
 8007602:	e7dd      	b.n	80075c0 <__ssvfiscanf_r+0x1d4>
 8007604:	2300      	movs	r3, #0
 8007606:	9342      	str	r3, [sp, #264]	; 0x108
 8007608:	2303      	movs	r3, #3
 800760a:	e7de      	b.n	80075ca <__ssvfiscanf_r+0x1de>
 800760c:	2308      	movs	r3, #8
 800760e:	9342      	str	r3, [sp, #264]	; 0x108
 8007610:	2304      	movs	r3, #4
 8007612:	e7da      	b.n	80075ca <__ssvfiscanf_r+0x1de>
 8007614:	4629      	mov	r1, r5
 8007616:	4640      	mov	r0, r8
 8007618:	f000 f9dc 	bl	80079d4 <__sccl>
 800761c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800761e:	4605      	mov	r5, r0
 8007620:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007624:	9341      	str	r3, [sp, #260]	; 0x104
 8007626:	2301      	movs	r3, #1
 8007628:	e7cf      	b.n	80075ca <__ssvfiscanf_r+0x1de>
 800762a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800762c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007630:	9341      	str	r3, [sp, #260]	; 0x104
 8007632:	2300      	movs	r3, #0
 8007634:	e7c9      	b.n	80075ca <__ssvfiscanf_r+0x1de>
 8007636:	2302      	movs	r3, #2
 8007638:	e7c7      	b.n	80075ca <__ssvfiscanf_r+0x1de>
 800763a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800763c:	06c3      	lsls	r3, r0, #27
 800763e:	f53f aefb 	bmi.w	8007438 <__ssvfiscanf_r+0x4c>
 8007642:	9b00      	ldr	r3, [sp, #0]
 8007644:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007646:	1d19      	adds	r1, r3, #4
 8007648:	9100      	str	r1, [sp, #0]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f010 0f01 	tst.w	r0, #1
 8007650:	bf14      	ite	ne
 8007652:	801a      	strhne	r2, [r3, #0]
 8007654:	601a      	streq	r2, [r3, #0]
 8007656:	e6ef      	b.n	8007438 <__ssvfiscanf_r+0x4c>
 8007658:	4621      	mov	r1, r4
 800765a:	4630      	mov	r0, r6
 800765c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800765e:	4798      	blx	r3
 8007660:	2800      	cmp	r0, #0
 8007662:	d0b6      	beq.n	80075d2 <__ssvfiscanf_r+0x1e6>
 8007664:	e79c      	b.n	80075a0 <__ssvfiscanf_r+0x1b4>
 8007666:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007668:	3201      	adds	r2, #1
 800766a:	9245      	str	r2, [sp, #276]	; 0x114
 800766c:	6862      	ldr	r2, [r4, #4]
 800766e:	3a01      	subs	r2, #1
 8007670:	2a00      	cmp	r2, #0
 8007672:	6062      	str	r2, [r4, #4]
 8007674:	dd02      	ble.n	800767c <__ssvfiscanf_r+0x290>
 8007676:	3301      	adds	r3, #1
 8007678:	6023      	str	r3, [r4, #0]
 800767a:	e7ad      	b.n	80075d8 <__ssvfiscanf_r+0x1ec>
 800767c:	4621      	mov	r1, r4
 800767e:	4630      	mov	r0, r6
 8007680:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007682:	4798      	blx	r3
 8007684:	2800      	cmp	r0, #0
 8007686:	d0a7      	beq.n	80075d8 <__ssvfiscanf_r+0x1ec>
 8007688:	e78a      	b.n	80075a0 <__ssvfiscanf_r+0x1b4>
 800768a:	2b04      	cmp	r3, #4
 800768c:	dc0e      	bgt.n	80076ac <__ssvfiscanf_r+0x2c0>
 800768e:	466b      	mov	r3, sp
 8007690:	4622      	mov	r2, r4
 8007692:	4630      	mov	r0, r6
 8007694:	a941      	add	r1, sp, #260	; 0x104
 8007696:	f000 f87d 	bl	8007794 <_scanf_i>
 800769a:	e7ab      	b.n	80075f4 <__ssvfiscanf_r+0x208>
 800769c:	08007339 	.word	0x08007339
 80076a0:	080073b3 	.word	0x080073b3
 80076a4:	08008eb9 	.word	0x08008eb9
 80076a8:	08009222 	.word	0x08009222
 80076ac:	4b0b      	ldr	r3, [pc, #44]	; (80076dc <__ssvfiscanf_r+0x2f0>)
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f43f aec2 	beq.w	8007438 <__ssvfiscanf_r+0x4c>
 80076b4:	466b      	mov	r3, sp
 80076b6:	4622      	mov	r2, r4
 80076b8:	4630      	mov	r0, r6
 80076ba:	a941      	add	r1, sp, #260	; 0x104
 80076bc:	f7fc fbba 	bl	8003e34 <_scanf_float>
 80076c0:	e798      	b.n	80075f4 <__ssvfiscanf_r+0x208>
 80076c2:	89a3      	ldrh	r3, [r4, #12]
 80076c4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80076c8:	bf18      	it	ne
 80076ca:	f04f 30ff 	movne.w	r0, #4294967295
 80076ce:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80076d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076d6:	9844      	ldr	r0, [sp, #272]	; 0x110
 80076d8:	e7f9      	b.n	80076ce <__ssvfiscanf_r+0x2e2>
 80076da:	bf00      	nop
 80076dc:	08003e35 	.word	0x08003e35

080076e0 <_scanf_chars>:
 80076e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076e4:	4615      	mov	r5, r2
 80076e6:	688a      	ldr	r2, [r1, #8]
 80076e8:	4680      	mov	r8, r0
 80076ea:	460c      	mov	r4, r1
 80076ec:	b932      	cbnz	r2, 80076fc <_scanf_chars+0x1c>
 80076ee:	698a      	ldr	r2, [r1, #24]
 80076f0:	2a00      	cmp	r2, #0
 80076f2:	bf0c      	ite	eq
 80076f4:	2201      	moveq	r2, #1
 80076f6:	f04f 32ff 	movne.w	r2, #4294967295
 80076fa:	608a      	str	r2, [r1, #8]
 80076fc:	2700      	movs	r7, #0
 80076fe:	6822      	ldr	r2, [r4, #0]
 8007700:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8007790 <_scanf_chars+0xb0>
 8007704:	06d1      	lsls	r1, r2, #27
 8007706:	bf5f      	itttt	pl
 8007708:	681a      	ldrpl	r2, [r3, #0]
 800770a:	1d11      	addpl	r1, r2, #4
 800770c:	6019      	strpl	r1, [r3, #0]
 800770e:	6816      	ldrpl	r6, [r2, #0]
 8007710:	69a0      	ldr	r0, [r4, #24]
 8007712:	b188      	cbz	r0, 8007738 <_scanf_chars+0x58>
 8007714:	2801      	cmp	r0, #1
 8007716:	d107      	bne.n	8007728 <_scanf_chars+0x48>
 8007718:	682b      	ldr	r3, [r5, #0]
 800771a:	781a      	ldrb	r2, [r3, #0]
 800771c:	6963      	ldr	r3, [r4, #20]
 800771e:	5c9b      	ldrb	r3, [r3, r2]
 8007720:	b953      	cbnz	r3, 8007738 <_scanf_chars+0x58>
 8007722:	2f00      	cmp	r7, #0
 8007724:	d031      	beq.n	800778a <_scanf_chars+0xaa>
 8007726:	e022      	b.n	800776e <_scanf_chars+0x8e>
 8007728:	2802      	cmp	r0, #2
 800772a:	d120      	bne.n	800776e <_scanf_chars+0x8e>
 800772c:	682b      	ldr	r3, [r5, #0]
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	f813 3009 	ldrb.w	r3, [r3, r9]
 8007734:	071b      	lsls	r3, r3, #28
 8007736:	d41a      	bmi.n	800776e <_scanf_chars+0x8e>
 8007738:	6823      	ldr	r3, [r4, #0]
 800773a:	3701      	adds	r7, #1
 800773c:	06da      	lsls	r2, r3, #27
 800773e:	bf5e      	ittt	pl
 8007740:	682b      	ldrpl	r3, [r5, #0]
 8007742:	781b      	ldrbpl	r3, [r3, #0]
 8007744:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007748:	682a      	ldr	r2, [r5, #0]
 800774a:	686b      	ldr	r3, [r5, #4]
 800774c:	3201      	adds	r2, #1
 800774e:	602a      	str	r2, [r5, #0]
 8007750:	68a2      	ldr	r2, [r4, #8]
 8007752:	3b01      	subs	r3, #1
 8007754:	3a01      	subs	r2, #1
 8007756:	606b      	str	r3, [r5, #4]
 8007758:	60a2      	str	r2, [r4, #8]
 800775a:	b142      	cbz	r2, 800776e <_scanf_chars+0x8e>
 800775c:	2b00      	cmp	r3, #0
 800775e:	dcd7      	bgt.n	8007710 <_scanf_chars+0x30>
 8007760:	4629      	mov	r1, r5
 8007762:	4640      	mov	r0, r8
 8007764:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007768:	4798      	blx	r3
 800776a:	2800      	cmp	r0, #0
 800776c:	d0d0      	beq.n	8007710 <_scanf_chars+0x30>
 800776e:	6823      	ldr	r3, [r4, #0]
 8007770:	f013 0310 	ands.w	r3, r3, #16
 8007774:	d105      	bne.n	8007782 <_scanf_chars+0xa2>
 8007776:	68e2      	ldr	r2, [r4, #12]
 8007778:	3201      	adds	r2, #1
 800777a:	60e2      	str	r2, [r4, #12]
 800777c:	69a2      	ldr	r2, [r4, #24]
 800777e:	b102      	cbz	r2, 8007782 <_scanf_chars+0xa2>
 8007780:	7033      	strb	r3, [r6, #0]
 8007782:	2000      	movs	r0, #0
 8007784:	6923      	ldr	r3, [r4, #16]
 8007786:	443b      	add	r3, r7
 8007788:	6123      	str	r3, [r4, #16]
 800778a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800778e:	bf00      	nop
 8007790:	08008eb9 	.word	0x08008eb9

08007794 <_scanf_i>:
 8007794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007798:	460c      	mov	r4, r1
 800779a:	4698      	mov	r8, r3
 800779c:	4b75      	ldr	r3, [pc, #468]	; (8007974 <_scanf_i+0x1e0>)
 800779e:	b087      	sub	sp, #28
 80077a0:	4682      	mov	sl, r0
 80077a2:	4616      	mov	r6, r2
 80077a4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80077a8:	ab03      	add	r3, sp, #12
 80077aa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80077ae:	4b72      	ldr	r3, [pc, #456]	; (8007978 <_scanf_i+0x1e4>)
 80077b0:	69a1      	ldr	r1, [r4, #24]
 80077b2:	4a72      	ldr	r2, [pc, #456]	; (800797c <_scanf_i+0x1e8>)
 80077b4:	4627      	mov	r7, r4
 80077b6:	2903      	cmp	r1, #3
 80077b8:	bf18      	it	ne
 80077ba:	461a      	movne	r2, r3
 80077bc:	68a3      	ldr	r3, [r4, #8]
 80077be:	9201      	str	r2, [sp, #4]
 80077c0:	1e5a      	subs	r2, r3, #1
 80077c2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80077c6:	bf81      	itttt	hi
 80077c8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80077cc:	eb03 0905 	addhi.w	r9, r3, r5
 80077d0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80077d4:	60a3      	strhi	r3, [r4, #8]
 80077d6:	f857 3b1c 	ldr.w	r3, [r7], #28
 80077da:	bf98      	it	ls
 80077dc:	f04f 0900 	movls.w	r9, #0
 80077e0:	463d      	mov	r5, r7
 80077e2:	f04f 0b00 	mov.w	fp, #0
 80077e6:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80077ea:	6023      	str	r3, [r4, #0]
 80077ec:	6831      	ldr	r1, [r6, #0]
 80077ee:	ab03      	add	r3, sp, #12
 80077f0:	2202      	movs	r2, #2
 80077f2:	7809      	ldrb	r1, [r1, #0]
 80077f4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80077f8:	f7fe fe7e 	bl	80064f8 <memchr>
 80077fc:	b328      	cbz	r0, 800784a <_scanf_i+0xb6>
 80077fe:	f1bb 0f01 	cmp.w	fp, #1
 8007802:	d159      	bne.n	80078b8 <_scanf_i+0x124>
 8007804:	6862      	ldr	r2, [r4, #4]
 8007806:	b92a      	cbnz	r2, 8007814 <_scanf_i+0x80>
 8007808:	2308      	movs	r3, #8
 800780a:	6822      	ldr	r2, [r4, #0]
 800780c:	6063      	str	r3, [r4, #4]
 800780e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007812:	6022      	str	r2, [r4, #0]
 8007814:	6822      	ldr	r2, [r4, #0]
 8007816:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800781a:	6022      	str	r2, [r4, #0]
 800781c:	68a2      	ldr	r2, [r4, #8]
 800781e:	1e51      	subs	r1, r2, #1
 8007820:	60a1      	str	r1, [r4, #8]
 8007822:	b192      	cbz	r2, 800784a <_scanf_i+0xb6>
 8007824:	6832      	ldr	r2, [r6, #0]
 8007826:	1c51      	adds	r1, r2, #1
 8007828:	6031      	str	r1, [r6, #0]
 800782a:	7812      	ldrb	r2, [r2, #0]
 800782c:	f805 2b01 	strb.w	r2, [r5], #1
 8007830:	6872      	ldr	r2, [r6, #4]
 8007832:	3a01      	subs	r2, #1
 8007834:	2a00      	cmp	r2, #0
 8007836:	6072      	str	r2, [r6, #4]
 8007838:	dc07      	bgt.n	800784a <_scanf_i+0xb6>
 800783a:	4631      	mov	r1, r6
 800783c:	4650      	mov	r0, sl
 800783e:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8007842:	4790      	blx	r2
 8007844:	2800      	cmp	r0, #0
 8007846:	f040 8085 	bne.w	8007954 <_scanf_i+0x1c0>
 800784a:	f10b 0b01 	add.w	fp, fp, #1
 800784e:	f1bb 0f03 	cmp.w	fp, #3
 8007852:	d1cb      	bne.n	80077ec <_scanf_i+0x58>
 8007854:	6863      	ldr	r3, [r4, #4]
 8007856:	b90b      	cbnz	r3, 800785c <_scanf_i+0xc8>
 8007858:	230a      	movs	r3, #10
 800785a:	6063      	str	r3, [r4, #4]
 800785c:	6863      	ldr	r3, [r4, #4]
 800785e:	4948      	ldr	r1, [pc, #288]	; (8007980 <_scanf_i+0x1ec>)
 8007860:	6960      	ldr	r0, [r4, #20]
 8007862:	1ac9      	subs	r1, r1, r3
 8007864:	f000 f8b6 	bl	80079d4 <__sccl>
 8007868:	f04f 0b00 	mov.w	fp, #0
 800786c:	68a3      	ldr	r3, [r4, #8]
 800786e:	6822      	ldr	r2, [r4, #0]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d03d      	beq.n	80078f0 <_scanf_i+0x15c>
 8007874:	6831      	ldr	r1, [r6, #0]
 8007876:	6960      	ldr	r0, [r4, #20]
 8007878:	f891 c000 	ldrb.w	ip, [r1]
 800787c:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007880:	2800      	cmp	r0, #0
 8007882:	d035      	beq.n	80078f0 <_scanf_i+0x15c>
 8007884:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8007888:	d124      	bne.n	80078d4 <_scanf_i+0x140>
 800788a:	0510      	lsls	r0, r2, #20
 800788c:	d522      	bpl.n	80078d4 <_scanf_i+0x140>
 800788e:	f10b 0b01 	add.w	fp, fp, #1
 8007892:	f1b9 0f00 	cmp.w	r9, #0
 8007896:	d003      	beq.n	80078a0 <_scanf_i+0x10c>
 8007898:	3301      	adds	r3, #1
 800789a:	f109 39ff 	add.w	r9, r9, #4294967295
 800789e:	60a3      	str	r3, [r4, #8]
 80078a0:	6873      	ldr	r3, [r6, #4]
 80078a2:	3b01      	subs	r3, #1
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	6073      	str	r3, [r6, #4]
 80078a8:	dd1b      	ble.n	80078e2 <_scanf_i+0x14e>
 80078aa:	6833      	ldr	r3, [r6, #0]
 80078ac:	3301      	adds	r3, #1
 80078ae:	6033      	str	r3, [r6, #0]
 80078b0:	68a3      	ldr	r3, [r4, #8]
 80078b2:	3b01      	subs	r3, #1
 80078b4:	60a3      	str	r3, [r4, #8]
 80078b6:	e7d9      	b.n	800786c <_scanf_i+0xd8>
 80078b8:	f1bb 0f02 	cmp.w	fp, #2
 80078bc:	d1ae      	bne.n	800781c <_scanf_i+0x88>
 80078be:	6822      	ldr	r2, [r4, #0]
 80078c0:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80078c4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80078c8:	d1bf      	bne.n	800784a <_scanf_i+0xb6>
 80078ca:	2310      	movs	r3, #16
 80078cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80078d0:	6063      	str	r3, [r4, #4]
 80078d2:	e7a2      	b.n	800781a <_scanf_i+0x86>
 80078d4:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80078d8:	6022      	str	r2, [r4, #0]
 80078da:	780b      	ldrb	r3, [r1, #0]
 80078dc:	f805 3b01 	strb.w	r3, [r5], #1
 80078e0:	e7de      	b.n	80078a0 <_scanf_i+0x10c>
 80078e2:	4631      	mov	r1, r6
 80078e4:	4650      	mov	r0, sl
 80078e6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80078ea:	4798      	blx	r3
 80078ec:	2800      	cmp	r0, #0
 80078ee:	d0df      	beq.n	80078b0 <_scanf_i+0x11c>
 80078f0:	6823      	ldr	r3, [r4, #0]
 80078f2:	05db      	lsls	r3, r3, #23
 80078f4:	d50d      	bpl.n	8007912 <_scanf_i+0x17e>
 80078f6:	42bd      	cmp	r5, r7
 80078f8:	d909      	bls.n	800790e <_scanf_i+0x17a>
 80078fa:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80078fe:	4632      	mov	r2, r6
 8007900:	4650      	mov	r0, sl
 8007902:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007906:	f105 39ff 	add.w	r9, r5, #4294967295
 800790a:	4798      	blx	r3
 800790c:	464d      	mov	r5, r9
 800790e:	42bd      	cmp	r5, r7
 8007910:	d02d      	beq.n	800796e <_scanf_i+0x1da>
 8007912:	6822      	ldr	r2, [r4, #0]
 8007914:	f012 0210 	ands.w	r2, r2, #16
 8007918:	d113      	bne.n	8007942 <_scanf_i+0x1ae>
 800791a:	702a      	strb	r2, [r5, #0]
 800791c:	4639      	mov	r1, r7
 800791e:	6863      	ldr	r3, [r4, #4]
 8007920:	4650      	mov	r0, sl
 8007922:	9e01      	ldr	r6, [sp, #4]
 8007924:	47b0      	blx	r6
 8007926:	6821      	ldr	r1, [r4, #0]
 8007928:	f8d8 3000 	ldr.w	r3, [r8]
 800792c:	f011 0f20 	tst.w	r1, #32
 8007930:	d013      	beq.n	800795a <_scanf_i+0x1c6>
 8007932:	1d1a      	adds	r2, r3, #4
 8007934:	f8c8 2000 	str.w	r2, [r8]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	6018      	str	r0, [r3, #0]
 800793c:	68e3      	ldr	r3, [r4, #12]
 800793e:	3301      	adds	r3, #1
 8007940:	60e3      	str	r3, [r4, #12]
 8007942:	2000      	movs	r0, #0
 8007944:	1bed      	subs	r5, r5, r7
 8007946:	44ab      	add	fp, r5
 8007948:	6925      	ldr	r5, [r4, #16]
 800794a:	445d      	add	r5, fp
 800794c:	6125      	str	r5, [r4, #16]
 800794e:	b007      	add	sp, #28
 8007950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007954:	f04f 0b00 	mov.w	fp, #0
 8007958:	e7ca      	b.n	80078f0 <_scanf_i+0x15c>
 800795a:	1d1a      	adds	r2, r3, #4
 800795c:	f8c8 2000 	str.w	r2, [r8]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f011 0f01 	tst.w	r1, #1
 8007966:	bf14      	ite	ne
 8007968:	8018      	strhne	r0, [r3, #0]
 800796a:	6018      	streq	r0, [r3, #0]
 800796c:	e7e6      	b.n	800793c <_scanf_i+0x1a8>
 800796e:	2001      	movs	r0, #1
 8007970:	e7ed      	b.n	800794e <_scanf_i+0x1ba>
 8007972:	bf00      	nop
 8007974:	08008df0 	.word	0x08008df0
 8007978:	08007b51 	.word	0x08007b51
 800797c:	0800508d 	.word	0x0800508d
 8007980:	08009246 	.word	0x08009246

08007984 <_read_r>:
 8007984:	b538      	push	{r3, r4, r5, lr}
 8007986:	4604      	mov	r4, r0
 8007988:	4608      	mov	r0, r1
 800798a:	4611      	mov	r1, r2
 800798c:	2200      	movs	r2, #0
 800798e:	4d05      	ldr	r5, [pc, #20]	; (80079a4 <_read_r+0x20>)
 8007990:	602a      	str	r2, [r5, #0]
 8007992:	461a      	mov	r2, r3
 8007994:	f7f9 fe0f 	bl	80015b6 <_read>
 8007998:	1c43      	adds	r3, r0, #1
 800799a:	d102      	bne.n	80079a2 <_read_r+0x1e>
 800799c:	682b      	ldr	r3, [r5, #0]
 800799e:	b103      	cbz	r3, 80079a2 <_read_r+0x1e>
 80079a0:	6023      	str	r3, [r4, #0]
 80079a2:	bd38      	pop	{r3, r4, r5, pc}
 80079a4:	200004b4 	.word	0x200004b4

080079a8 <nan>:
 80079a8:	2000      	movs	r0, #0
 80079aa:	4901      	ldr	r1, [pc, #4]	; (80079b0 <nan+0x8>)
 80079ac:	4770      	bx	lr
 80079ae:	bf00      	nop
 80079b0:	7ff80000 	.word	0x7ff80000

080079b4 <_sbrk_r>:
 80079b4:	b538      	push	{r3, r4, r5, lr}
 80079b6:	2300      	movs	r3, #0
 80079b8:	4d05      	ldr	r5, [pc, #20]	; (80079d0 <_sbrk_r+0x1c>)
 80079ba:	4604      	mov	r4, r0
 80079bc:	4608      	mov	r0, r1
 80079be:	602b      	str	r3, [r5, #0]
 80079c0:	f7f9 fe62 	bl	8001688 <_sbrk>
 80079c4:	1c43      	adds	r3, r0, #1
 80079c6:	d102      	bne.n	80079ce <_sbrk_r+0x1a>
 80079c8:	682b      	ldr	r3, [r5, #0]
 80079ca:	b103      	cbz	r3, 80079ce <_sbrk_r+0x1a>
 80079cc:	6023      	str	r3, [r4, #0]
 80079ce:	bd38      	pop	{r3, r4, r5, pc}
 80079d0:	200004b4 	.word	0x200004b4

080079d4 <__sccl>:
 80079d4:	b570      	push	{r4, r5, r6, lr}
 80079d6:	780b      	ldrb	r3, [r1, #0]
 80079d8:	4604      	mov	r4, r0
 80079da:	2b5e      	cmp	r3, #94	; 0x5e
 80079dc:	bf13      	iteet	ne
 80079de:	2200      	movne	r2, #0
 80079e0:	2201      	moveq	r2, #1
 80079e2:	784b      	ldrbeq	r3, [r1, #1]
 80079e4:	1c48      	addne	r0, r1, #1
 80079e6:	bf08      	it	eq
 80079e8:	1c88      	addeq	r0, r1, #2
 80079ea:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80079ee:	1e61      	subs	r1, r4, #1
 80079f0:	f801 2f01 	strb.w	r2, [r1, #1]!
 80079f4:	42a9      	cmp	r1, r5
 80079f6:	d1fb      	bne.n	80079f0 <__sccl+0x1c>
 80079f8:	b90b      	cbnz	r3, 80079fe <__sccl+0x2a>
 80079fa:	3801      	subs	r0, #1
 80079fc:	bd70      	pop	{r4, r5, r6, pc}
 80079fe:	f082 0201 	eor.w	r2, r2, #1
 8007a02:	4605      	mov	r5, r0
 8007a04:	54e2      	strb	r2, [r4, r3]
 8007a06:	4628      	mov	r0, r5
 8007a08:	f810 1b01 	ldrb.w	r1, [r0], #1
 8007a0c:	292d      	cmp	r1, #45	; 0x2d
 8007a0e:	d006      	beq.n	8007a1e <__sccl+0x4a>
 8007a10:	295d      	cmp	r1, #93	; 0x5d
 8007a12:	d0f3      	beq.n	80079fc <__sccl+0x28>
 8007a14:	b909      	cbnz	r1, 8007a1a <__sccl+0x46>
 8007a16:	4628      	mov	r0, r5
 8007a18:	e7f0      	b.n	80079fc <__sccl+0x28>
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	e7f1      	b.n	8007a02 <__sccl+0x2e>
 8007a1e:	786e      	ldrb	r6, [r5, #1]
 8007a20:	2e5d      	cmp	r6, #93	; 0x5d
 8007a22:	d0fa      	beq.n	8007a1a <__sccl+0x46>
 8007a24:	42b3      	cmp	r3, r6
 8007a26:	dcf8      	bgt.n	8007a1a <__sccl+0x46>
 8007a28:	4619      	mov	r1, r3
 8007a2a:	3502      	adds	r5, #2
 8007a2c:	3101      	adds	r1, #1
 8007a2e:	428e      	cmp	r6, r1
 8007a30:	5462      	strb	r2, [r4, r1]
 8007a32:	dcfb      	bgt.n	8007a2c <__sccl+0x58>
 8007a34:	1af1      	subs	r1, r6, r3
 8007a36:	3901      	subs	r1, #1
 8007a38:	42b3      	cmp	r3, r6
 8007a3a:	bfa8      	it	ge
 8007a3c:	2100      	movge	r1, #0
 8007a3e:	1c58      	adds	r0, r3, #1
 8007a40:	1843      	adds	r3, r0, r1
 8007a42:	e7e0      	b.n	8007a06 <__sccl+0x32>

08007a44 <strncmp>:
 8007a44:	4603      	mov	r3, r0
 8007a46:	b510      	push	{r4, lr}
 8007a48:	b172      	cbz	r2, 8007a68 <strncmp+0x24>
 8007a4a:	3901      	subs	r1, #1
 8007a4c:	1884      	adds	r4, r0, r2
 8007a4e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007a52:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007a56:	4290      	cmp	r0, r2
 8007a58:	d101      	bne.n	8007a5e <strncmp+0x1a>
 8007a5a:	42a3      	cmp	r3, r4
 8007a5c:	d101      	bne.n	8007a62 <strncmp+0x1e>
 8007a5e:	1a80      	subs	r0, r0, r2
 8007a60:	bd10      	pop	{r4, pc}
 8007a62:	2800      	cmp	r0, #0
 8007a64:	d1f3      	bne.n	8007a4e <strncmp+0xa>
 8007a66:	e7fa      	b.n	8007a5e <strncmp+0x1a>
 8007a68:	4610      	mov	r0, r2
 8007a6a:	e7f9      	b.n	8007a60 <strncmp+0x1c>

08007a6c <_strtoul_l.constprop.0>:
 8007a6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007a70:	4686      	mov	lr, r0
 8007a72:	460d      	mov	r5, r1
 8007a74:	4f35      	ldr	r7, [pc, #212]	; (8007b4c <_strtoul_l.constprop.0+0xe0>)
 8007a76:	4628      	mov	r0, r5
 8007a78:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a7c:	5de6      	ldrb	r6, [r4, r7]
 8007a7e:	f016 0608 	ands.w	r6, r6, #8
 8007a82:	d1f8      	bne.n	8007a76 <_strtoul_l.constprop.0+0xa>
 8007a84:	2c2d      	cmp	r4, #45	; 0x2d
 8007a86:	d12f      	bne.n	8007ae8 <_strtoul_l.constprop.0+0x7c>
 8007a88:	2601      	movs	r6, #1
 8007a8a:	782c      	ldrb	r4, [r5, #0]
 8007a8c:	1c85      	adds	r5, r0, #2
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d057      	beq.n	8007b42 <_strtoul_l.constprop.0+0xd6>
 8007a92:	2b10      	cmp	r3, #16
 8007a94:	d109      	bne.n	8007aaa <_strtoul_l.constprop.0+0x3e>
 8007a96:	2c30      	cmp	r4, #48	; 0x30
 8007a98:	d107      	bne.n	8007aaa <_strtoul_l.constprop.0+0x3e>
 8007a9a:	7828      	ldrb	r0, [r5, #0]
 8007a9c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8007aa0:	2858      	cmp	r0, #88	; 0x58
 8007aa2:	d149      	bne.n	8007b38 <_strtoul_l.constprop.0+0xcc>
 8007aa4:	2310      	movs	r3, #16
 8007aa6:	786c      	ldrb	r4, [r5, #1]
 8007aa8:	3502      	adds	r5, #2
 8007aaa:	f04f 38ff 	mov.w	r8, #4294967295
 8007aae:	fbb8 f8f3 	udiv	r8, r8, r3
 8007ab2:	2700      	movs	r7, #0
 8007ab4:	fb03 f908 	mul.w	r9, r3, r8
 8007ab8:	4638      	mov	r0, r7
 8007aba:	ea6f 0909 	mvn.w	r9, r9
 8007abe:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007ac2:	f1bc 0f09 	cmp.w	ip, #9
 8007ac6:	d814      	bhi.n	8007af2 <_strtoul_l.constprop.0+0x86>
 8007ac8:	4664      	mov	r4, ip
 8007aca:	42a3      	cmp	r3, r4
 8007acc:	dd22      	ble.n	8007b14 <_strtoul_l.constprop.0+0xa8>
 8007ace:	2f00      	cmp	r7, #0
 8007ad0:	db1d      	blt.n	8007b0e <_strtoul_l.constprop.0+0xa2>
 8007ad2:	4580      	cmp	r8, r0
 8007ad4:	d31b      	bcc.n	8007b0e <_strtoul_l.constprop.0+0xa2>
 8007ad6:	d101      	bne.n	8007adc <_strtoul_l.constprop.0+0x70>
 8007ad8:	45a1      	cmp	r9, r4
 8007ada:	db18      	blt.n	8007b0e <_strtoul_l.constprop.0+0xa2>
 8007adc:	2701      	movs	r7, #1
 8007ade:	fb00 4003 	mla	r0, r0, r3, r4
 8007ae2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ae6:	e7ea      	b.n	8007abe <_strtoul_l.constprop.0+0x52>
 8007ae8:	2c2b      	cmp	r4, #43	; 0x2b
 8007aea:	bf04      	itt	eq
 8007aec:	782c      	ldrbeq	r4, [r5, #0]
 8007aee:	1c85      	addeq	r5, r0, #2
 8007af0:	e7cd      	b.n	8007a8e <_strtoul_l.constprop.0+0x22>
 8007af2:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007af6:	f1bc 0f19 	cmp.w	ip, #25
 8007afa:	d801      	bhi.n	8007b00 <_strtoul_l.constprop.0+0x94>
 8007afc:	3c37      	subs	r4, #55	; 0x37
 8007afe:	e7e4      	b.n	8007aca <_strtoul_l.constprop.0+0x5e>
 8007b00:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007b04:	f1bc 0f19 	cmp.w	ip, #25
 8007b08:	d804      	bhi.n	8007b14 <_strtoul_l.constprop.0+0xa8>
 8007b0a:	3c57      	subs	r4, #87	; 0x57
 8007b0c:	e7dd      	b.n	8007aca <_strtoul_l.constprop.0+0x5e>
 8007b0e:	f04f 37ff 	mov.w	r7, #4294967295
 8007b12:	e7e6      	b.n	8007ae2 <_strtoul_l.constprop.0+0x76>
 8007b14:	2f00      	cmp	r7, #0
 8007b16:	da07      	bge.n	8007b28 <_strtoul_l.constprop.0+0xbc>
 8007b18:	2322      	movs	r3, #34	; 0x22
 8007b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b1e:	f8ce 3000 	str.w	r3, [lr]
 8007b22:	b932      	cbnz	r2, 8007b32 <_strtoul_l.constprop.0+0xc6>
 8007b24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b28:	b106      	cbz	r6, 8007b2c <_strtoul_l.constprop.0+0xc0>
 8007b2a:	4240      	negs	r0, r0
 8007b2c:	2a00      	cmp	r2, #0
 8007b2e:	d0f9      	beq.n	8007b24 <_strtoul_l.constprop.0+0xb8>
 8007b30:	b107      	cbz	r7, 8007b34 <_strtoul_l.constprop.0+0xc8>
 8007b32:	1e69      	subs	r1, r5, #1
 8007b34:	6011      	str	r1, [r2, #0]
 8007b36:	e7f5      	b.n	8007b24 <_strtoul_l.constprop.0+0xb8>
 8007b38:	2430      	movs	r4, #48	; 0x30
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d1b5      	bne.n	8007aaa <_strtoul_l.constprop.0+0x3e>
 8007b3e:	2308      	movs	r3, #8
 8007b40:	e7b3      	b.n	8007aaa <_strtoul_l.constprop.0+0x3e>
 8007b42:	2c30      	cmp	r4, #48	; 0x30
 8007b44:	d0a9      	beq.n	8007a9a <_strtoul_l.constprop.0+0x2e>
 8007b46:	230a      	movs	r3, #10
 8007b48:	e7af      	b.n	8007aaa <_strtoul_l.constprop.0+0x3e>
 8007b4a:	bf00      	nop
 8007b4c:	08008eb9 	.word	0x08008eb9

08007b50 <_strtoul_r>:
 8007b50:	f7ff bf8c 	b.w	8007a6c <_strtoul_l.constprop.0>

08007b54 <__submore>:
 8007b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b58:	460c      	mov	r4, r1
 8007b5a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007b5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b60:	4299      	cmp	r1, r3
 8007b62:	d11b      	bne.n	8007b9c <__submore+0x48>
 8007b64:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007b68:	f7ff fa16 	bl	8006f98 <_malloc_r>
 8007b6c:	b918      	cbnz	r0, 8007b76 <__submore+0x22>
 8007b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b7a:	63a3      	str	r3, [r4, #56]	; 0x38
 8007b7c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8007b80:	6360      	str	r0, [r4, #52]	; 0x34
 8007b82:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8007b86:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007b8a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8007b8e:	7043      	strb	r3, [r0, #1]
 8007b90:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007b94:	7003      	strb	r3, [r0, #0]
 8007b96:	6020      	str	r0, [r4, #0]
 8007b98:	2000      	movs	r0, #0
 8007b9a:	e7ea      	b.n	8007b72 <__submore+0x1e>
 8007b9c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8007b9e:	0077      	lsls	r7, r6, #1
 8007ba0:	463a      	mov	r2, r7
 8007ba2:	f000 fa29 	bl	8007ff8 <_realloc_r>
 8007ba6:	4605      	mov	r5, r0
 8007ba8:	2800      	cmp	r0, #0
 8007baa:	d0e0      	beq.n	8007b6e <__submore+0x1a>
 8007bac:	eb00 0806 	add.w	r8, r0, r6
 8007bb0:	4601      	mov	r1, r0
 8007bb2:	4632      	mov	r2, r6
 8007bb4:	4640      	mov	r0, r8
 8007bb6:	f7fe fcad 	bl	8006514 <memcpy>
 8007bba:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8007bbe:	f8c4 8000 	str.w	r8, [r4]
 8007bc2:	e7e9      	b.n	8007b98 <__submore+0x44>

08007bc4 <__ascii_wctomb>:
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	4608      	mov	r0, r1
 8007bc8:	b141      	cbz	r1, 8007bdc <__ascii_wctomb+0x18>
 8007bca:	2aff      	cmp	r2, #255	; 0xff
 8007bcc:	d904      	bls.n	8007bd8 <__ascii_wctomb+0x14>
 8007bce:	228a      	movs	r2, #138	; 0x8a
 8007bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007bd4:	601a      	str	r2, [r3, #0]
 8007bd6:	4770      	bx	lr
 8007bd8:	2001      	movs	r0, #1
 8007bda:	700a      	strb	r2, [r1, #0]
 8007bdc:	4770      	bx	lr
	...

08007be0 <__assert_func>:
 8007be0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007be2:	4614      	mov	r4, r2
 8007be4:	461a      	mov	r2, r3
 8007be6:	4b09      	ldr	r3, [pc, #36]	; (8007c0c <__assert_func+0x2c>)
 8007be8:	4605      	mov	r5, r0
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	68d8      	ldr	r0, [r3, #12]
 8007bee:	b14c      	cbz	r4, 8007c04 <__assert_func+0x24>
 8007bf0:	4b07      	ldr	r3, [pc, #28]	; (8007c10 <__assert_func+0x30>)
 8007bf2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bf6:	9100      	str	r1, [sp, #0]
 8007bf8:	462b      	mov	r3, r5
 8007bfa:	4906      	ldr	r1, [pc, #24]	; (8007c14 <__assert_func+0x34>)
 8007bfc:	f000 f9a2 	bl	8007f44 <fiprintf>
 8007c00:	f000 fc40 	bl	8008484 <abort>
 8007c04:	4b04      	ldr	r3, [pc, #16]	; (8007c18 <__assert_func+0x38>)
 8007c06:	461c      	mov	r4, r3
 8007c08:	e7f3      	b.n	8007bf2 <__assert_func+0x12>
 8007c0a:	bf00      	nop
 8007c0c:	20000014 	.word	0x20000014
 8007c10:	08009248 	.word	0x08009248
 8007c14:	08009255 	.word	0x08009255
 8007c18:	08009283 	.word	0x08009283

08007c1c <__sflush_r>:
 8007c1c:	898a      	ldrh	r2, [r1, #12]
 8007c1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c20:	4605      	mov	r5, r0
 8007c22:	0710      	lsls	r0, r2, #28
 8007c24:	460c      	mov	r4, r1
 8007c26:	d457      	bmi.n	8007cd8 <__sflush_r+0xbc>
 8007c28:	684b      	ldr	r3, [r1, #4]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	dc04      	bgt.n	8007c38 <__sflush_r+0x1c>
 8007c2e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	dc01      	bgt.n	8007c38 <__sflush_r+0x1c>
 8007c34:	2000      	movs	r0, #0
 8007c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c3a:	2e00      	cmp	r6, #0
 8007c3c:	d0fa      	beq.n	8007c34 <__sflush_r+0x18>
 8007c3e:	2300      	movs	r3, #0
 8007c40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c44:	682f      	ldr	r7, [r5, #0]
 8007c46:	602b      	str	r3, [r5, #0]
 8007c48:	d032      	beq.n	8007cb0 <__sflush_r+0x94>
 8007c4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c4c:	89a3      	ldrh	r3, [r4, #12]
 8007c4e:	075a      	lsls	r2, r3, #29
 8007c50:	d505      	bpl.n	8007c5e <__sflush_r+0x42>
 8007c52:	6863      	ldr	r3, [r4, #4]
 8007c54:	1ac0      	subs	r0, r0, r3
 8007c56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c58:	b10b      	cbz	r3, 8007c5e <__sflush_r+0x42>
 8007c5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c5c:	1ac0      	subs	r0, r0, r3
 8007c5e:	2300      	movs	r3, #0
 8007c60:	4602      	mov	r2, r0
 8007c62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c64:	4628      	mov	r0, r5
 8007c66:	6a21      	ldr	r1, [r4, #32]
 8007c68:	47b0      	blx	r6
 8007c6a:	1c43      	adds	r3, r0, #1
 8007c6c:	89a3      	ldrh	r3, [r4, #12]
 8007c6e:	d106      	bne.n	8007c7e <__sflush_r+0x62>
 8007c70:	6829      	ldr	r1, [r5, #0]
 8007c72:	291d      	cmp	r1, #29
 8007c74:	d82c      	bhi.n	8007cd0 <__sflush_r+0xb4>
 8007c76:	4a29      	ldr	r2, [pc, #164]	; (8007d1c <__sflush_r+0x100>)
 8007c78:	40ca      	lsrs	r2, r1
 8007c7a:	07d6      	lsls	r6, r2, #31
 8007c7c:	d528      	bpl.n	8007cd0 <__sflush_r+0xb4>
 8007c7e:	2200      	movs	r2, #0
 8007c80:	6062      	str	r2, [r4, #4]
 8007c82:	6922      	ldr	r2, [r4, #16]
 8007c84:	04d9      	lsls	r1, r3, #19
 8007c86:	6022      	str	r2, [r4, #0]
 8007c88:	d504      	bpl.n	8007c94 <__sflush_r+0x78>
 8007c8a:	1c42      	adds	r2, r0, #1
 8007c8c:	d101      	bne.n	8007c92 <__sflush_r+0x76>
 8007c8e:	682b      	ldr	r3, [r5, #0]
 8007c90:	b903      	cbnz	r3, 8007c94 <__sflush_r+0x78>
 8007c92:	6560      	str	r0, [r4, #84]	; 0x54
 8007c94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c96:	602f      	str	r7, [r5, #0]
 8007c98:	2900      	cmp	r1, #0
 8007c9a:	d0cb      	beq.n	8007c34 <__sflush_r+0x18>
 8007c9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ca0:	4299      	cmp	r1, r3
 8007ca2:	d002      	beq.n	8007caa <__sflush_r+0x8e>
 8007ca4:	4628      	mov	r0, r5
 8007ca6:	f7ff f90f 	bl	8006ec8 <_free_r>
 8007caa:	2000      	movs	r0, #0
 8007cac:	6360      	str	r0, [r4, #52]	; 0x34
 8007cae:	e7c2      	b.n	8007c36 <__sflush_r+0x1a>
 8007cb0:	6a21      	ldr	r1, [r4, #32]
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	47b0      	blx	r6
 8007cb8:	1c41      	adds	r1, r0, #1
 8007cba:	d1c7      	bne.n	8007c4c <__sflush_r+0x30>
 8007cbc:	682b      	ldr	r3, [r5, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d0c4      	beq.n	8007c4c <__sflush_r+0x30>
 8007cc2:	2b1d      	cmp	r3, #29
 8007cc4:	d001      	beq.n	8007cca <__sflush_r+0xae>
 8007cc6:	2b16      	cmp	r3, #22
 8007cc8:	d101      	bne.n	8007cce <__sflush_r+0xb2>
 8007cca:	602f      	str	r7, [r5, #0]
 8007ccc:	e7b2      	b.n	8007c34 <__sflush_r+0x18>
 8007cce:	89a3      	ldrh	r3, [r4, #12]
 8007cd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cd4:	81a3      	strh	r3, [r4, #12]
 8007cd6:	e7ae      	b.n	8007c36 <__sflush_r+0x1a>
 8007cd8:	690f      	ldr	r7, [r1, #16]
 8007cda:	2f00      	cmp	r7, #0
 8007cdc:	d0aa      	beq.n	8007c34 <__sflush_r+0x18>
 8007cde:	0793      	lsls	r3, r2, #30
 8007ce0:	bf18      	it	ne
 8007ce2:	2300      	movne	r3, #0
 8007ce4:	680e      	ldr	r6, [r1, #0]
 8007ce6:	bf08      	it	eq
 8007ce8:	694b      	ldreq	r3, [r1, #20]
 8007cea:	1bf6      	subs	r6, r6, r7
 8007cec:	600f      	str	r7, [r1, #0]
 8007cee:	608b      	str	r3, [r1, #8]
 8007cf0:	2e00      	cmp	r6, #0
 8007cf2:	dd9f      	ble.n	8007c34 <__sflush_r+0x18>
 8007cf4:	4633      	mov	r3, r6
 8007cf6:	463a      	mov	r2, r7
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	6a21      	ldr	r1, [r4, #32]
 8007cfc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007d00:	47e0      	blx	ip
 8007d02:	2800      	cmp	r0, #0
 8007d04:	dc06      	bgt.n	8007d14 <__sflush_r+0xf8>
 8007d06:	89a3      	ldrh	r3, [r4, #12]
 8007d08:	f04f 30ff 	mov.w	r0, #4294967295
 8007d0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d10:	81a3      	strh	r3, [r4, #12]
 8007d12:	e790      	b.n	8007c36 <__sflush_r+0x1a>
 8007d14:	4407      	add	r7, r0
 8007d16:	1a36      	subs	r6, r6, r0
 8007d18:	e7ea      	b.n	8007cf0 <__sflush_r+0xd4>
 8007d1a:	bf00      	nop
 8007d1c:	20400001 	.word	0x20400001

08007d20 <_fflush_r>:
 8007d20:	b538      	push	{r3, r4, r5, lr}
 8007d22:	690b      	ldr	r3, [r1, #16]
 8007d24:	4605      	mov	r5, r0
 8007d26:	460c      	mov	r4, r1
 8007d28:	b913      	cbnz	r3, 8007d30 <_fflush_r+0x10>
 8007d2a:	2500      	movs	r5, #0
 8007d2c:	4628      	mov	r0, r5
 8007d2e:	bd38      	pop	{r3, r4, r5, pc}
 8007d30:	b118      	cbz	r0, 8007d3a <_fflush_r+0x1a>
 8007d32:	6983      	ldr	r3, [r0, #24]
 8007d34:	b90b      	cbnz	r3, 8007d3a <_fflush_r+0x1a>
 8007d36:	f000 f887 	bl	8007e48 <__sinit>
 8007d3a:	4b14      	ldr	r3, [pc, #80]	; (8007d8c <_fflush_r+0x6c>)
 8007d3c:	429c      	cmp	r4, r3
 8007d3e:	d11b      	bne.n	8007d78 <_fflush_r+0x58>
 8007d40:	686c      	ldr	r4, [r5, #4]
 8007d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d0ef      	beq.n	8007d2a <_fflush_r+0xa>
 8007d4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d4c:	07d0      	lsls	r0, r2, #31
 8007d4e:	d404      	bmi.n	8007d5a <_fflush_r+0x3a>
 8007d50:	0599      	lsls	r1, r3, #22
 8007d52:	d402      	bmi.n	8007d5a <_fflush_r+0x3a>
 8007d54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d56:	f000 f927 	bl	8007fa8 <__retarget_lock_acquire_recursive>
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	4621      	mov	r1, r4
 8007d5e:	f7ff ff5d 	bl	8007c1c <__sflush_r>
 8007d62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d64:	4605      	mov	r5, r0
 8007d66:	07da      	lsls	r2, r3, #31
 8007d68:	d4e0      	bmi.n	8007d2c <_fflush_r+0xc>
 8007d6a:	89a3      	ldrh	r3, [r4, #12]
 8007d6c:	059b      	lsls	r3, r3, #22
 8007d6e:	d4dd      	bmi.n	8007d2c <_fflush_r+0xc>
 8007d70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d72:	f000 f91a 	bl	8007faa <__retarget_lock_release_recursive>
 8007d76:	e7d9      	b.n	8007d2c <_fflush_r+0xc>
 8007d78:	4b05      	ldr	r3, [pc, #20]	; (8007d90 <_fflush_r+0x70>)
 8007d7a:	429c      	cmp	r4, r3
 8007d7c:	d101      	bne.n	8007d82 <_fflush_r+0x62>
 8007d7e:	68ac      	ldr	r4, [r5, #8]
 8007d80:	e7df      	b.n	8007d42 <_fflush_r+0x22>
 8007d82:	4b04      	ldr	r3, [pc, #16]	; (8007d94 <_fflush_r+0x74>)
 8007d84:	429c      	cmp	r4, r3
 8007d86:	bf08      	it	eq
 8007d88:	68ec      	ldreq	r4, [r5, #12]
 8007d8a:	e7da      	b.n	8007d42 <_fflush_r+0x22>
 8007d8c:	080092a4 	.word	0x080092a4
 8007d90:	080092c4 	.word	0x080092c4
 8007d94:	08009284 	.word	0x08009284

08007d98 <std>:
 8007d98:	2300      	movs	r3, #0
 8007d9a:	b510      	push	{r4, lr}
 8007d9c:	4604      	mov	r4, r0
 8007d9e:	e9c0 3300 	strd	r3, r3, [r0]
 8007da2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007da6:	6083      	str	r3, [r0, #8]
 8007da8:	8181      	strh	r1, [r0, #12]
 8007daa:	6643      	str	r3, [r0, #100]	; 0x64
 8007dac:	81c2      	strh	r2, [r0, #14]
 8007dae:	6183      	str	r3, [r0, #24]
 8007db0:	4619      	mov	r1, r3
 8007db2:	2208      	movs	r2, #8
 8007db4:	305c      	adds	r0, #92	; 0x5c
 8007db6:	f7fb fbd5 	bl	8003564 <memset>
 8007dba:	4b05      	ldr	r3, [pc, #20]	; (8007dd0 <std+0x38>)
 8007dbc:	6224      	str	r4, [r4, #32]
 8007dbe:	6263      	str	r3, [r4, #36]	; 0x24
 8007dc0:	4b04      	ldr	r3, [pc, #16]	; (8007dd4 <std+0x3c>)
 8007dc2:	62a3      	str	r3, [r4, #40]	; 0x28
 8007dc4:	4b04      	ldr	r3, [pc, #16]	; (8007dd8 <std+0x40>)
 8007dc6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007dc8:	4b04      	ldr	r3, [pc, #16]	; (8007ddc <std+0x44>)
 8007dca:	6323      	str	r3, [r4, #48]	; 0x30
 8007dcc:	bd10      	pop	{r4, pc}
 8007dce:	bf00      	nop
 8007dd0:	080042ed 	.word	0x080042ed
 8007dd4:	08004313 	.word	0x08004313
 8007dd8:	0800434b 	.word	0x0800434b
 8007ddc:	0800436f 	.word	0x0800436f

08007de0 <_cleanup_r>:
 8007de0:	4901      	ldr	r1, [pc, #4]	; (8007de8 <_cleanup_r+0x8>)
 8007de2:	f000 b8c1 	b.w	8007f68 <_fwalk_reent>
 8007de6:	bf00      	nop
 8007de8:	08007d21 	.word	0x08007d21

08007dec <__sfmoreglue>:
 8007dec:	2268      	movs	r2, #104	; 0x68
 8007dee:	b570      	push	{r4, r5, r6, lr}
 8007df0:	1e4d      	subs	r5, r1, #1
 8007df2:	4355      	muls	r5, r2
 8007df4:	460e      	mov	r6, r1
 8007df6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007dfa:	f7ff f8cd 	bl	8006f98 <_malloc_r>
 8007dfe:	4604      	mov	r4, r0
 8007e00:	b140      	cbz	r0, 8007e14 <__sfmoreglue+0x28>
 8007e02:	2100      	movs	r1, #0
 8007e04:	e9c0 1600 	strd	r1, r6, [r0]
 8007e08:	300c      	adds	r0, #12
 8007e0a:	60a0      	str	r0, [r4, #8]
 8007e0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007e10:	f7fb fba8 	bl	8003564 <memset>
 8007e14:	4620      	mov	r0, r4
 8007e16:	bd70      	pop	{r4, r5, r6, pc}

08007e18 <__sfp_lock_acquire>:
 8007e18:	4801      	ldr	r0, [pc, #4]	; (8007e20 <__sfp_lock_acquire+0x8>)
 8007e1a:	f000 b8c5 	b.w	8007fa8 <__retarget_lock_acquire_recursive>
 8007e1e:	bf00      	nop
 8007e20:	200004b9 	.word	0x200004b9

08007e24 <__sfp_lock_release>:
 8007e24:	4801      	ldr	r0, [pc, #4]	; (8007e2c <__sfp_lock_release+0x8>)
 8007e26:	f000 b8c0 	b.w	8007faa <__retarget_lock_release_recursive>
 8007e2a:	bf00      	nop
 8007e2c:	200004b9 	.word	0x200004b9

08007e30 <__sinit_lock_acquire>:
 8007e30:	4801      	ldr	r0, [pc, #4]	; (8007e38 <__sinit_lock_acquire+0x8>)
 8007e32:	f000 b8b9 	b.w	8007fa8 <__retarget_lock_acquire_recursive>
 8007e36:	bf00      	nop
 8007e38:	200004ba 	.word	0x200004ba

08007e3c <__sinit_lock_release>:
 8007e3c:	4801      	ldr	r0, [pc, #4]	; (8007e44 <__sinit_lock_release+0x8>)
 8007e3e:	f000 b8b4 	b.w	8007faa <__retarget_lock_release_recursive>
 8007e42:	bf00      	nop
 8007e44:	200004ba 	.word	0x200004ba

08007e48 <__sinit>:
 8007e48:	b510      	push	{r4, lr}
 8007e4a:	4604      	mov	r4, r0
 8007e4c:	f7ff fff0 	bl	8007e30 <__sinit_lock_acquire>
 8007e50:	69a3      	ldr	r3, [r4, #24]
 8007e52:	b11b      	cbz	r3, 8007e5c <__sinit+0x14>
 8007e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e58:	f7ff bff0 	b.w	8007e3c <__sinit_lock_release>
 8007e5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007e60:	6523      	str	r3, [r4, #80]	; 0x50
 8007e62:	4b13      	ldr	r3, [pc, #76]	; (8007eb0 <__sinit+0x68>)
 8007e64:	4a13      	ldr	r2, [pc, #76]	; (8007eb4 <__sinit+0x6c>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	62a2      	str	r2, [r4, #40]	; 0x28
 8007e6a:	42a3      	cmp	r3, r4
 8007e6c:	bf08      	it	eq
 8007e6e:	2301      	moveq	r3, #1
 8007e70:	4620      	mov	r0, r4
 8007e72:	bf08      	it	eq
 8007e74:	61a3      	streq	r3, [r4, #24]
 8007e76:	f000 f81f 	bl	8007eb8 <__sfp>
 8007e7a:	6060      	str	r0, [r4, #4]
 8007e7c:	4620      	mov	r0, r4
 8007e7e:	f000 f81b 	bl	8007eb8 <__sfp>
 8007e82:	60a0      	str	r0, [r4, #8]
 8007e84:	4620      	mov	r0, r4
 8007e86:	f000 f817 	bl	8007eb8 <__sfp>
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	2104      	movs	r1, #4
 8007e8e:	60e0      	str	r0, [r4, #12]
 8007e90:	6860      	ldr	r0, [r4, #4]
 8007e92:	f7ff ff81 	bl	8007d98 <std>
 8007e96:	2201      	movs	r2, #1
 8007e98:	2109      	movs	r1, #9
 8007e9a:	68a0      	ldr	r0, [r4, #8]
 8007e9c:	f7ff ff7c 	bl	8007d98 <std>
 8007ea0:	2202      	movs	r2, #2
 8007ea2:	2112      	movs	r1, #18
 8007ea4:	68e0      	ldr	r0, [r4, #12]
 8007ea6:	f7ff ff77 	bl	8007d98 <std>
 8007eaa:	2301      	movs	r3, #1
 8007eac:	61a3      	str	r3, [r4, #24]
 8007eae:	e7d1      	b.n	8007e54 <__sinit+0xc>
 8007eb0:	08008e28 	.word	0x08008e28
 8007eb4:	08007de1 	.word	0x08007de1

08007eb8 <__sfp>:
 8007eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eba:	4607      	mov	r7, r0
 8007ebc:	f7ff ffac 	bl	8007e18 <__sfp_lock_acquire>
 8007ec0:	4b1e      	ldr	r3, [pc, #120]	; (8007f3c <__sfp+0x84>)
 8007ec2:	681e      	ldr	r6, [r3, #0]
 8007ec4:	69b3      	ldr	r3, [r6, #24]
 8007ec6:	b913      	cbnz	r3, 8007ece <__sfp+0x16>
 8007ec8:	4630      	mov	r0, r6
 8007eca:	f7ff ffbd 	bl	8007e48 <__sinit>
 8007ece:	3648      	adds	r6, #72	; 0x48
 8007ed0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007ed4:	3b01      	subs	r3, #1
 8007ed6:	d503      	bpl.n	8007ee0 <__sfp+0x28>
 8007ed8:	6833      	ldr	r3, [r6, #0]
 8007eda:	b30b      	cbz	r3, 8007f20 <__sfp+0x68>
 8007edc:	6836      	ldr	r6, [r6, #0]
 8007ede:	e7f7      	b.n	8007ed0 <__sfp+0x18>
 8007ee0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007ee4:	b9d5      	cbnz	r5, 8007f1c <__sfp+0x64>
 8007ee6:	4b16      	ldr	r3, [pc, #88]	; (8007f40 <__sfp+0x88>)
 8007ee8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007eec:	60e3      	str	r3, [r4, #12]
 8007eee:	6665      	str	r5, [r4, #100]	; 0x64
 8007ef0:	f000 f859 	bl	8007fa6 <__retarget_lock_init_recursive>
 8007ef4:	f7ff ff96 	bl	8007e24 <__sfp_lock_release>
 8007ef8:	2208      	movs	r2, #8
 8007efa:	4629      	mov	r1, r5
 8007efc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007f00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007f04:	6025      	str	r5, [r4, #0]
 8007f06:	61a5      	str	r5, [r4, #24]
 8007f08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007f0c:	f7fb fb2a 	bl	8003564 <memset>
 8007f10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007f14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007f18:	4620      	mov	r0, r4
 8007f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f1c:	3468      	adds	r4, #104	; 0x68
 8007f1e:	e7d9      	b.n	8007ed4 <__sfp+0x1c>
 8007f20:	2104      	movs	r1, #4
 8007f22:	4638      	mov	r0, r7
 8007f24:	f7ff ff62 	bl	8007dec <__sfmoreglue>
 8007f28:	4604      	mov	r4, r0
 8007f2a:	6030      	str	r0, [r6, #0]
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	d1d5      	bne.n	8007edc <__sfp+0x24>
 8007f30:	f7ff ff78 	bl	8007e24 <__sfp_lock_release>
 8007f34:	230c      	movs	r3, #12
 8007f36:	603b      	str	r3, [r7, #0]
 8007f38:	e7ee      	b.n	8007f18 <__sfp+0x60>
 8007f3a:	bf00      	nop
 8007f3c:	08008e28 	.word	0x08008e28
 8007f40:	ffff0001 	.word	0xffff0001

08007f44 <fiprintf>:
 8007f44:	b40e      	push	{r1, r2, r3}
 8007f46:	b503      	push	{r0, r1, lr}
 8007f48:	4601      	mov	r1, r0
 8007f4a:	ab03      	add	r3, sp, #12
 8007f4c:	4805      	ldr	r0, [pc, #20]	; (8007f64 <fiprintf+0x20>)
 8007f4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f52:	6800      	ldr	r0, [r0, #0]
 8007f54:	9301      	str	r3, [sp, #4]
 8007f56:	f000 f8a5 	bl	80080a4 <_vfiprintf_r>
 8007f5a:	b002      	add	sp, #8
 8007f5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f60:	b003      	add	sp, #12
 8007f62:	4770      	bx	lr
 8007f64:	20000014 	.word	0x20000014

08007f68 <_fwalk_reent>:
 8007f68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f6c:	4606      	mov	r6, r0
 8007f6e:	4688      	mov	r8, r1
 8007f70:	2700      	movs	r7, #0
 8007f72:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f7a:	f1b9 0901 	subs.w	r9, r9, #1
 8007f7e:	d505      	bpl.n	8007f8c <_fwalk_reent+0x24>
 8007f80:	6824      	ldr	r4, [r4, #0]
 8007f82:	2c00      	cmp	r4, #0
 8007f84:	d1f7      	bne.n	8007f76 <_fwalk_reent+0xe>
 8007f86:	4638      	mov	r0, r7
 8007f88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f8c:	89ab      	ldrh	r3, [r5, #12]
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d907      	bls.n	8007fa2 <_fwalk_reent+0x3a>
 8007f92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f96:	3301      	adds	r3, #1
 8007f98:	d003      	beq.n	8007fa2 <_fwalk_reent+0x3a>
 8007f9a:	4629      	mov	r1, r5
 8007f9c:	4630      	mov	r0, r6
 8007f9e:	47c0      	blx	r8
 8007fa0:	4307      	orrs	r7, r0
 8007fa2:	3568      	adds	r5, #104	; 0x68
 8007fa4:	e7e9      	b.n	8007f7a <_fwalk_reent+0x12>

08007fa6 <__retarget_lock_init_recursive>:
 8007fa6:	4770      	bx	lr

08007fa8 <__retarget_lock_acquire_recursive>:
 8007fa8:	4770      	bx	lr

08007faa <__retarget_lock_release_recursive>:
 8007faa:	4770      	bx	lr

08007fac <memmove>:
 8007fac:	4288      	cmp	r0, r1
 8007fae:	b510      	push	{r4, lr}
 8007fb0:	eb01 0402 	add.w	r4, r1, r2
 8007fb4:	d902      	bls.n	8007fbc <memmove+0x10>
 8007fb6:	4284      	cmp	r4, r0
 8007fb8:	4623      	mov	r3, r4
 8007fba:	d807      	bhi.n	8007fcc <memmove+0x20>
 8007fbc:	1e43      	subs	r3, r0, #1
 8007fbe:	42a1      	cmp	r1, r4
 8007fc0:	d008      	beq.n	8007fd4 <memmove+0x28>
 8007fc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007fc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007fca:	e7f8      	b.n	8007fbe <memmove+0x12>
 8007fcc:	4601      	mov	r1, r0
 8007fce:	4402      	add	r2, r0
 8007fd0:	428a      	cmp	r2, r1
 8007fd2:	d100      	bne.n	8007fd6 <memmove+0x2a>
 8007fd4:	bd10      	pop	{r4, pc}
 8007fd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007fda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007fde:	e7f7      	b.n	8007fd0 <memmove+0x24>

08007fe0 <__malloc_lock>:
 8007fe0:	4801      	ldr	r0, [pc, #4]	; (8007fe8 <__malloc_lock+0x8>)
 8007fe2:	f7ff bfe1 	b.w	8007fa8 <__retarget_lock_acquire_recursive>
 8007fe6:	bf00      	nop
 8007fe8:	200004b8 	.word	0x200004b8

08007fec <__malloc_unlock>:
 8007fec:	4801      	ldr	r0, [pc, #4]	; (8007ff4 <__malloc_unlock+0x8>)
 8007fee:	f7ff bfdc 	b.w	8007faa <__retarget_lock_release_recursive>
 8007ff2:	bf00      	nop
 8007ff4:	200004b8 	.word	0x200004b8

08007ff8 <_realloc_r>:
 8007ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ffc:	4680      	mov	r8, r0
 8007ffe:	4614      	mov	r4, r2
 8008000:	460e      	mov	r6, r1
 8008002:	b921      	cbnz	r1, 800800e <_realloc_r+0x16>
 8008004:	4611      	mov	r1, r2
 8008006:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800800a:	f7fe bfc5 	b.w	8006f98 <_malloc_r>
 800800e:	b92a      	cbnz	r2, 800801c <_realloc_r+0x24>
 8008010:	f7fe ff5a 	bl	8006ec8 <_free_r>
 8008014:	4625      	mov	r5, r4
 8008016:	4628      	mov	r0, r5
 8008018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800801c:	f000 fa9e 	bl	800855c <_malloc_usable_size_r>
 8008020:	4284      	cmp	r4, r0
 8008022:	4607      	mov	r7, r0
 8008024:	d802      	bhi.n	800802c <_realloc_r+0x34>
 8008026:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800802a:	d812      	bhi.n	8008052 <_realloc_r+0x5a>
 800802c:	4621      	mov	r1, r4
 800802e:	4640      	mov	r0, r8
 8008030:	f7fe ffb2 	bl	8006f98 <_malloc_r>
 8008034:	4605      	mov	r5, r0
 8008036:	2800      	cmp	r0, #0
 8008038:	d0ed      	beq.n	8008016 <_realloc_r+0x1e>
 800803a:	42bc      	cmp	r4, r7
 800803c:	4622      	mov	r2, r4
 800803e:	4631      	mov	r1, r6
 8008040:	bf28      	it	cs
 8008042:	463a      	movcs	r2, r7
 8008044:	f7fe fa66 	bl	8006514 <memcpy>
 8008048:	4631      	mov	r1, r6
 800804a:	4640      	mov	r0, r8
 800804c:	f7fe ff3c 	bl	8006ec8 <_free_r>
 8008050:	e7e1      	b.n	8008016 <_realloc_r+0x1e>
 8008052:	4635      	mov	r5, r6
 8008054:	e7df      	b.n	8008016 <_realloc_r+0x1e>

08008056 <__sfputc_r>:
 8008056:	6893      	ldr	r3, [r2, #8]
 8008058:	b410      	push	{r4}
 800805a:	3b01      	subs	r3, #1
 800805c:	2b00      	cmp	r3, #0
 800805e:	6093      	str	r3, [r2, #8]
 8008060:	da07      	bge.n	8008072 <__sfputc_r+0x1c>
 8008062:	6994      	ldr	r4, [r2, #24]
 8008064:	42a3      	cmp	r3, r4
 8008066:	db01      	blt.n	800806c <__sfputc_r+0x16>
 8008068:	290a      	cmp	r1, #10
 800806a:	d102      	bne.n	8008072 <__sfputc_r+0x1c>
 800806c:	bc10      	pop	{r4}
 800806e:	f000 b949 	b.w	8008304 <__swbuf_r>
 8008072:	6813      	ldr	r3, [r2, #0]
 8008074:	1c58      	adds	r0, r3, #1
 8008076:	6010      	str	r0, [r2, #0]
 8008078:	7019      	strb	r1, [r3, #0]
 800807a:	4608      	mov	r0, r1
 800807c:	bc10      	pop	{r4}
 800807e:	4770      	bx	lr

08008080 <__sfputs_r>:
 8008080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008082:	4606      	mov	r6, r0
 8008084:	460f      	mov	r7, r1
 8008086:	4614      	mov	r4, r2
 8008088:	18d5      	adds	r5, r2, r3
 800808a:	42ac      	cmp	r4, r5
 800808c:	d101      	bne.n	8008092 <__sfputs_r+0x12>
 800808e:	2000      	movs	r0, #0
 8008090:	e007      	b.n	80080a2 <__sfputs_r+0x22>
 8008092:	463a      	mov	r2, r7
 8008094:	4630      	mov	r0, r6
 8008096:	f814 1b01 	ldrb.w	r1, [r4], #1
 800809a:	f7ff ffdc 	bl	8008056 <__sfputc_r>
 800809e:	1c43      	adds	r3, r0, #1
 80080a0:	d1f3      	bne.n	800808a <__sfputs_r+0xa>
 80080a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080080a4 <_vfiprintf_r>:
 80080a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a8:	460d      	mov	r5, r1
 80080aa:	4614      	mov	r4, r2
 80080ac:	4698      	mov	r8, r3
 80080ae:	4606      	mov	r6, r0
 80080b0:	b09d      	sub	sp, #116	; 0x74
 80080b2:	b118      	cbz	r0, 80080bc <_vfiprintf_r+0x18>
 80080b4:	6983      	ldr	r3, [r0, #24]
 80080b6:	b90b      	cbnz	r3, 80080bc <_vfiprintf_r+0x18>
 80080b8:	f7ff fec6 	bl	8007e48 <__sinit>
 80080bc:	4b89      	ldr	r3, [pc, #548]	; (80082e4 <_vfiprintf_r+0x240>)
 80080be:	429d      	cmp	r5, r3
 80080c0:	d11b      	bne.n	80080fa <_vfiprintf_r+0x56>
 80080c2:	6875      	ldr	r5, [r6, #4]
 80080c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080c6:	07d9      	lsls	r1, r3, #31
 80080c8:	d405      	bmi.n	80080d6 <_vfiprintf_r+0x32>
 80080ca:	89ab      	ldrh	r3, [r5, #12]
 80080cc:	059a      	lsls	r2, r3, #22
 80080ce:	d402      	bmi.n	80080d6 <_vfiprintf_r+0x32>
 80080d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080d2:	f7ff ff69 	bl	8007fa8 <__retarget_lock_acquire_recursive>
 80080d6:	89ab      	ldrh	r3, [r5, #12]
 80080d8:	071b      	lsls	r3, r3, #28
 80080da:	d501      	bpl.n	80080e0 <_vfiprintf_r+0x3c>
 80080dc:	692b      	ldr	r3, [r5, #16]
 80080de:	b9eb      	cbnz	r3, 800811c <_vfiprintf_r+0x78>
 80080e0:	4629      	mov	r1, r5
 80080e2:	4630      	mov	r0, r6
 80080e4:	f000 f960 	bl	80083a8 <__swsetup_r>
 80080e8:	b1c0      	cbz	r0, 800811c <_vfiprintf_r+0x78>
 80080ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080ec:	07dc      	lsls	r4, r3, #31
 80080ee:	d50e      	bpl.n	800810e <_vfiprintf_r+0x6a>
 80080f0:	f04f 30ff 	mov.w	r0, #4294967295
 80080f4:	b01d      	add	sp, #116	; 0x74
 80080f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080fa:	4b7b      	ldr	r3, [pc, #492]	; (80082e8 <_vfiprintf_r+0x244>)
 80080fc:	429d      	cmp	r5, r3
 80080fe:	d101      	bne.n	8008104 <_vfiprintf_r+0x60>
 8008100:	68b5      	ldr	r5, [r6, #8]
 8008102:	e7df      	b.n	80080c4 <_vfiprintf_r+0x20>
 8008104:	4b79      	ldr	r3, [pc, #484]	; (80082ec <_vfiprintf_r+0x248>)
 8008106:	429d      	cmp	r5, r3
 8008108:	bf08      	it	eq
 800810a:	68f5      	ldreq	r5, [r6, #12]
 800810c:	e7da      	b.n	80080c4 <_vfiprintf_r+0x20>
 800810e:	89ab      	ldrh	r3, [r5, #12]
 8008110:	0598      	lsls	r0, r3, #22
 8008112:	d4ed      	bmi.n	80080f0 <_vfiprintf_r+0x4c>
 8008114:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008116:	f7ff ff48 	bl	8007faa <__retarget_lock_release_recursive>
 800811a:	e7e9      	b.n	80080f0 <_vfiprintf_r+0x4c>
 800811c:	2300      	movs	r3, #0
 800811e:	9309      	str	r3, [sp, #36]	; 0x24
 8008120:	2320      	movs	r3, #32
 8008122:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008126:	2330      	movs	r3, #48	; 0x30
 8008128:	f04f 0901 	mov.w	r9, #1
 800812c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008130:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80082f0 <_vfiprintf_r+0x24c>
 8008134:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008138:	4623      	mov	r3, r4
 800813a:	469a      	mov	sl, r3
 800813c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008140:	b10a      	cbz	r2, 8008146 <_vfiprintf_r+0xa2>
 8008142:	2a25      	cmp	r2, #37	; 0x25
 8008144:	d1f9      	bne.n	800813a <_vfiprintf_r+0x96>
 8008146:	ebba 0b04 	subs.w	fp, sl, r4
 800814a:	d00b      	beq.n	8008164 <_vfiprintf_r+0xc0>
 800814c:	465b      	mov	r3, fp
 800814e:	4622      	mov	r2, r4
 8008150:	4629      	mov	r1, r5
 8008152:	4630      	mov	r0, r6
 8008154:	f7ff ff94 	bl	8008080 <__sfputs_r>
 8008158:	3001      	adds	r0, #1
 800815a:	f000 80aa 	beq.w	80082b2 <_vfiprintf_r+0x20e>
 800815e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008160:	445a      	add	r2, fp
 8008162:	9209      	str	r2, [sp, #36]	; 0x24
 8008164:	f89a 3000 	ldrb.w	r3, [sl]
 8008168:	2b00      	cmp	r3, #0
 800816a:	f000 80a2 	beq.w	80082b2 <_vfiprintf_r+0x20e>
 800816e:	2300      	movs	r3, #0
 8008170:	f04f 32ff 	mov.w	r2, #4294967295
 8008174:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008178:	f10a 0a01 	add.w	sl, sl, #1
 800817c:	9304      	str	r3, [sp, #16]
 800817e:	9307      	str	r3, [sp, #28]
 8008180:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008184:	931a      	str	r3, [sp, #104]	; 0x68
 8008186:	4654      	mov	r4, sl
 8008188:	2205      	movs	r2, #5
 800818a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800818e:	4858      	ldr	r0, [pc, #352]	; (80082f0 <_vfiprintf_r+0x24c>)
 8008190:	f7fe f9b2 	bl	80064f8 <memchr>
 8008194:	9a04      	ldr	r2, [sp, #16]
 8008196:	b9d8      	cbnz	r0, 80081d0 <_vfiprintf_r+0x12c>
 8008198:	06d1      	lsls	r1, r2, #27
 800819a:	bf44      	itt	mi
 800819c:	2320      	movmi	r3, #32
 800819e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081a2:	0713      	lsls	r3, r2, #28
 80081a4:	bf44      	itt	mi
 80081a6:	232b      	movmi	r3, #43	; 0x2b
 80081a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081ac:	f89a 3000 	ldrb.w	r3, [sl]
 80081b0:	2b2a      	cmp	r3, #42	; 0x2a
 80081b2:	d015      	beq.n	80081e0 <_vfiprintf_r+0x13c>
 80081b4:	4654      	mov	r4, sl
 80081b6:	2000      	movs	r0, #0
 80081b8:	f04f 0c0a 	mov.w	ip, #10
 80081bc:	9a07      	ldr	r2, [sp, #28]
 80081be:	4621      	mov	r1, r4
 80081c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081c4:	3b30      	subs	r3, #48	; 0x30
 80081c6:	2b09      	cmp	r3, #9
 80081c8:	d94e      	bls.n	8008268 <_vfiprintf_r+0x1c4>
 80081ca:	b1b0      	cbz	r0, 80081fa <_vfiprintf_r+0x156>
 80081cc:	9207      	str	r2, [sp, #28]
 80081ce:	e014      	b.n	80081fa <_vfiprintf_r+0x156>
 80081d0:	eba0 0308 	sub.w	r3, r0, r8
 80081d4:	fa09 f303 	lsl.w	r3, r9, r3
 80081d8:	4313      	orrs	r3, r2
 80081da:	46a2      	mov	sl, r4
 80081dc:	9304      	str	r3, [sp, #16]
 80081de:	e7d2      	b.n	8008186 <_vfiprintf_r+0xe2>
 80081e0:	9b03      	ldr	r3, [sp, #12]
 80081e2:	1d19      	adds	r1, r3, #4
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	9103      	str	r1, [sp, #12]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	bfbb      	ittet	lt
 80081ec:	425b      	neglt	r3, r3
 80081ee:	f042 0202 	orrlt.w	r2, r2, #2
 80081f2:	9307      	strge	r3, [sp, #28]
 80081f4:	9307      	strlt	r3, [sp, #28]
 80081f6:	bfb8      	it	lt
 80081f8:	9204      	strlt	r2, [sp, #16]
 80081fa:	7823      	ldrb	r3, [r4, #0]
 80081fc:	2b2e      	cmp	r3, #46	; 0x2e
 80081fe:	d10c      	bne.n	800821a <_vfiprintf_r+0x176>
 8008200:	7863      	ldrb	r3, [r4, #1]
 8008202:	2b2a      	cmp	r3, #42	; 0x2a
 8008204:	d135      	bne.n	8008272 <_vfiprintf_r+0x1ce>
 8008206:	9b03      	ldr	r3, [sp, #12]
 8008208:	3402      	adds	r4, #2
 800820a:	1d1a      	adds	r2, r3, #4
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	9203      	str	r2, [sp, #12]
 8008210:	2b00      	cmp	r3, #0
 8008212:	bfb8      	it	lt
 8008214:	f04f 33ff 	movlt.w	r3, #4294967295
 8008218:	9305      	str	r3, [sp, #20]
 800821a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80082f4 <_vfiprintf_r+0x250>
 800821e:	2203      	movs	r2, #3
 8008220:	4650      	mov	r0, sl
 8008222:	7821      	ldrb	r1, [r4, #0]
 8008224:	f7fe f968 	bl	80064f8 <memchr>
 8008228:	b140      	cbz	r0, 800823c <_vfiprintf_r+0x198>
 800822a:	2340      	movs	r3, #64	; 0x40
 800822c:	eba0 000a 	sub.w	r0, r0, sl
 8008230:	fa03 f000 	lsl.w	r0, r3, r0
 8008234:	9b04      	ldr	r3, [sp, #16]
 8008236:	3401      	adds	r4, #1
 8008238:	4303      	orrs	r3, r0
 800823a:	9304      	str	r3, [sp, #16]
 800823c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008240:	2206      	movs	r2, #6
 8008242:	482d      	ldr	r0, [pc, #180]	; (80082f8 <_vfiprintf_r+0x254>)
 8008244:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008248:	f7fe f956 	bl	80064f8 <memchr>
 800824c:	2800      	cmp	r0, #0
 800824e:	d03f      	beq.n	80082d0 <_vfiprintf_r+0x22c>
 8008250:	4b2a      	ldr	r3, [pc, #168]	; (80082fc <_vfiprintf_r+0x258>)
 8008252:	bb1b      	cbnz	r3, 800829c <_vfiprintf_r+0x1f8>
 8008254:	9b03      	ldr	r3, [sp, #12]
 8008256:	3307      	adds	r3, #7
 8008258:	f023 0307 	bic.w	r3, r3, #7
 800825c:	3308      	adds	r3, #8
 800825e:	9303      	str	r3, [sp, #12]
 8008260:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008262:	443b      	add	r3, r7
 8008264:	9309      	str	r3, [sp, #36]	; 0x24
 8008266:	e767      	b.n	8008138 <_vfiprintf_r+0x94>
 8008268:	460c      	mov	r4, r1
 800826a:	2001      	movs	r0, #1
 800826c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008270:	e7a5      	b.n	80081be <_vfiprintf_r+0x11a>
 8008272:	2300      	movs	r3, #0
 8008274:	f04f 0c0a 	mov.w	ip, #10
 8008278:	4619      	mov	r1, r3
 800827a:	3401      	adds	r4, #1
 800827c:	9305      	str	r3, [sp, #20]
 800827e:	4620      	mov	r0, r4
 8008280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008284:	3a30      	subs	r2, #48	; 0x30
 8008286:	2a09      	cmp	r2, #9
 8008288:	d903      	bls.n	8008292 <_vfiprintf_r+0x1ee>
 800828a:	2b00      	cmp	r3, #0
 800828c:	d0c5      	beq.n	800821a <_vfiprintf_r+0x176>
 800828e:	9105      	str	r1, [sp, #20]
 8008290:	e7c3      	b.n	800821a <_vfiprintf_r+0x176>
 8008292:	4604      	mov	r4, r0
 8008294:	2301      	movs	r3, #1
 8008296:	fb0c 2101 	mla	r1, ip, r1, r2
 800829a:	e7f0      	b.n	800827e <_vfiprintf_r+0x1da>
 800829c:	ab03      	add	r3, sp, #12
 800829e:	9300      	str	r3, [sp, #0]
 80082a0:	462a      	mov	r2, r5
 80082a2:	4630      	mov	r0, r6
 80082a4:	4b16      	ldr	r3, [pc, #88]	; (8008300 <_vfiprintf_r+0x25c>)
 80082a6:	a904      	add	r1, sp, #16
 80082a8:	f7fb fa02 	bl	80036b0 <_printf_float>
 80082ac:	4607      	mov	r7, r0
 80082ae:	1c78      	adds	r0, r7, #1
 80082b0:	d1d6      	bne.n	8008260 <_vfiprintf_r+0x1bc>
 80082b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082b4:	07d9      	lsls	r1, r3, #31
 80082b6:	d405      	bmi.n	80082c4 <_vfiprintf_r+0x220>
 80082b8:	89ab      	ldrh	r3, [r5, #12]
 80082ba:	059a      	lsls	r2, r3, #22
 80082bc:	d402      	bmi.n	80082c4 <_vfiprintf_r+0x220>
 80082be:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082c0:	f7ff fe73 	bl	8007faa <__retarget_lock_release_recursive>
 80082c4:	89ab      	ldrh	r3, [r5, #12]
 80082c6:	065b      	lsls	r3, r3, #25
 80082c8:	f53f af12 	bmi.w	80080f0 <_vfiprintf_r+0x4c>
 80082cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082ce:	e711      	b.n	80080f4 <_vfiprintf_r+0x50>
 80082d0:	ab03      	add	r3, sp, #12
 80082d2:	9300      	str	r3, [sp, #0]
 80082d4:	462a      	mov	r2, r5
 80082d6:	4630      	mov	r0, r6
 80082d8:	4b09      	ldr	r3, [pc, #36]	; (8008300 <_vfiprintf_r+0x25c>)
 80082da:	a904      	add	r1, sp, #16
 80082dc:	f7fb fc84 	bl	8003be8 <_printf_i>
 80082e0:	e7e4      	b.n	80082ac <_vfiprintf_r+0x208>
 80082e2:	bf00      	nop
 80082e4:	080092a4 	.word	0x080092a4
 80082e8:	080092c4 	.word	0x080092c4
 80082ec:	08009284 	.word	0x08009284
 80082f0:	0800921c 	.word	0x0800921c
 80082f4:	08009222 	.word	0x08009222
 80082f8:	08009226 	.word	0x08009226
 80082fc:	080036b1 	.word	0x080036b1
 8008300:	08008081 	.word	0x08008081

08008304 <__swbuf_r>:
 8008304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008306:	460e      	mov	r6, r1
 8008308:	4614      	mov	r4, r2
 800830a:	4605      	mov	r5, r0
 800830c:	b118      	cbz	r0, 8008316 <__swbuf_r+0x12>
 800830e:	6983      	ldr	r3, [r0, #24]
 8008310:	b90b      	cbnz	r3, 8008316 <__swbuf_r+0x12>
 8008312:	f7ff fd99 	bl	8007e48 <__sinit>
 8008316:	4b21      	ldr	r3, [pc, #132]	; (800839c <__swbuf_r+0x98>)
 8008318:	429c      	cmp	r4, r3
 800831a:	d12b      	bne.n	8008374 <__swbuf_r+0x70>
 800831c:	686c      	ldr	r4, [r5, #4]
 800831e:	69a3      	ldr	r3, [r4, #24]
 8008320:	60a3      	str	r3, [r4, #8]
 8008322:	89a3      	ldrh	r3, [r4, #12]
 8008324:	071a      	lsls	r2, r3, #28
 8008326:	d52f      	bpl.n	8008388 <__swbuf_r+0x84>
 8008328:	6923      	ldr	r3, [r4, #16]
 800832a:	b36b      	cbz	r3, 8008388 <__swbuf_r+0x84>
 800832c:	6923      	ldr	r3, [r4, #16]
 800832e:	6820      	ldr	r0, [r4, #0]
 8008330:	b2f6      	uxtb	r6, r6
 8008332:	1ac0      	subs	r0, r0, r3
 8008334:	6963      	ldr	r3, [r4, #20]
 8008336:	4637      	mov	r7, r6
 8008338:	4283      	cmp	r3, r0
 800833a:	dc04      	bgt.n	8008346 <__swbuf_r+0x42>
 800833c:	4621      	mov	r1, r4
 800833e:	4628      	mov	r0, r5
 8008340:	f7ff fcee 	bl	8007d20 <_fflush_r>
 8008344:	bb30      	cbnz	r0, 8008394 <__swbuf_r+0x90>
 8008346:	68a3      	ldr	r3, [r4, #8]
 8008348:	3001      	adds	r0, #1
 800834a:	3b01      	subs	r3, #1
 800834c:	60a3      	str	r3, [r4, #8]
 800834e:	6823      	ldr	r3, [r4, #0]
 8008350:	1c5a      	adds	r2, r3, #1
 8008352:	6022      	str	r2, [r4, #0]
 8008354:	701e      	strb	r6, [r3, #0]
 8008356:	6963      	ldr	r3, [r4, #20]
 8008358:	4283      	cmp	r3, r0
 800835a:	d004      	beq.n	8008366 <__swbuf_r+0x62>
 800835c:	89a3      	ldrh	r3, [r4, #12]
 800835e:	07db      	lsls	r3, r3, #31
 8008360:	d506      	bpl.n	8008370 <__swbuf_r+0x6c>
 8008362:	2e0a      	cmp	r6, #10
 8008364:	d104      	bne.n	8008370 <__swbuf_r+0x6c>
 8008366:	4621      	mov	r1, r4
 8008368:	4628      	mov	r0, r5
 800836a:	f7ff fcd9 	bl	8007d20 <_fflush_r>
 800836e:	b988      	cbnz	r0, 8008394 <__swbuf_r+0x90>
 8008370:	4638      	mov	r0, r7
 8008372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008374:	4b0a      	ldr	r3, [pc, #40]	; (80083a0 <__swbuf_r+0x9c>)
 8008376:	429c      	cmp	r4, r3
 8008378:	d101      	bne.n	800837e <__swbuf_r+0x7a>
 800837a:	68ac      	ldr	r4, [r5, #8]
 800837c:	e7cf      	b.n	800831e <__swbuf_r+0x1a>
 800837e:	4b09      	ldr	r3, [pc, #36]	; (80083a4 <__swbuf_r+0xa0>)
 8008380:	429c      	cmp	r4, r3
 8008382:	bf08      	it	eq
 8008384:	68ec      	ldreq	r4, [r5, #12]
 8008386:	e7ca      	b.n	800831e <__swbuf_r+0x1a>
 8008388:	4621      	mov	r1, r4
 800838a:	4628      	mov	r0, r5
 800838c:	f000 f80c 	bl	80083a8 <__swsetup_r>
 8008390:	2800      	cmp	r0, #0
 8008392:	d0cb      	beq.n	800832c <__swbuf_r+0x28>
 8008394:	f04f 37ff 	mov.w	r7, #4294967295
 8008398:	e7ea      	b.n	8008370 <__swbuf_r+0x6c>
 800839a:	bf00      	nop
 800839c:	080092a4 	.word	0x080092a4
 80083a0:	080092c4 	.word	0x080092c4
 80083a4:	08009284 	.word	0x08009284

080083a8 <__swsetup_r>:
 80083a8:	4b32      	ldr	r3, [pc, #200]	; (8008474 <__swsetup_r+0xcc>)
 80083aa:	b570      	push	{r4, r5, r6, lr}
 80083ac:	681d      	ldr	r5, [r3, #0]
 80083ae:	4606      	mov	r6, r0
 80083b0:	460c      	mov	r4, r1
 80083b2:	b125      	cbz	r5, 80083be <__swsetup_r+0x16>
 80083b4:	69ab      	ldr	r3, [r5, #24]
 80083b6:	b913      	cbnz	r3, 80083be <__swsetup_r+0x16>
 80083b8:	4628      	mov	r0, r5
 80083ba:	f7ff fd45 	bl	8007e48 <__sinit>
 80083be:	4b2e      	ldr	r3, [pc, #184]	; (8008478 <__swsetup_r+0xd0>)
 80083c0:	429c      	cmp	r4, r3
 80083c2:	d10f      	bne.n	80083e4 <__swsetup_r+0x3c>
 80083c4:	686c      	ldr	r4, [r5, #4]
 80083c6:	89a3      	ldrh	r3, [r4, #12]
 80083c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80083cc:	0719      	lsls	r1, r3, #28
 80083ce:	d42c      	bmi.n	800842a <__swsetup_r+0x82>
 80083d0:	06dd      	lsls	r5, r3, #27
 80083d2:	d411      	bmi.n	80083f8 <__swsetup_r+0x50>
 80083d4:	2309      	movs	r3, #9
 80083d6:	6033      	str	r3, [r6, #0]
 80083d8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80083dc:	f04f 30ff 	mov.w	r0, #4294967295
 80083e0:	81a3      	strh	r3, [r4, #12]
 80083e2:	e03e      	b.n	8008462 <__swsetup_r+0xba>
 80083e4:	4b25      	ldr	r3, [pc, #148]	; (800847c <__swsetup_r+0xd4>)
 80083e6:	429c      	cmp	r4, r3
 80083e8:	d101      	bne.n	80083ee <__swsetup_r+0x46>
 80083ea:	68ac      	ldr	r4, [r5, #8]
 80083ec:	e7eb      	b.n	80083c6 <__swsetup_r+0x1e>
 80083ee:	4b24      	ldr	r3, [pc, #144]	; (8008480 <__swsetup_r+0xd8>)
 80083f0:	429c      	cmp	r4, r3
 80083f2:	bf08      	it	eq
 80083f4:	68ec      	ldreq	r4, [r5, #12]
 80083f6:	e7e6      	b.n	80083c6 <__swsetup_r+0x1e>
 80083f8:	0758      	lsls	r0, r3, #29
 80083fa:	d512      	bpl.n	8008422 <__swsetup_r+0x7a>
 80083fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80083fe:	b141      	cbz	r1, 8008412 <__swsetup_r+0x6a>
 8008400:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008404:	4299      	cmp	r1, r3
 8008406:	d002      	beq.n	800840e <__swsetup_r+0x66>
 8008408:	4630      	mov	r0, r6
 800840a:	f7fe fd5d 	bl	8006ec8 <_free_r>
 800840e:	2300      	movs	r3, #0
 8008410:	6363      	str	r3, [r4, #52]	; 0x34
 8008412:	89a3      	ldrh	r3, [r4, #12]
 8008414:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008418:	81a3      	strh	r3, [r4, #12]
 800841a:	2300      	movs	r3, #0
 800841c:	6063      	str	r3, [r4, #4]
 800841e:	6923      	ldr	r3, [r4, #16]
 8008420:	6023      	str	r3, [r4, #0]
 8008422:	89a3      	ldrh	r3, [r4, #12]
 8008424:	f043 0308 	orr.w	r3, r3, #8
 8008428:	81a3      	strh	r3, [r4, #12]
 800842a:	6923      	ldr	r3, [r4, #16]
 800842c:	b94b      	cbnz	r3, 8008442 <__swsetup_r+0x9a>
 800842e:	89a3      	ldrh	r3, [r4, #12]
 8008430:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008434:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008438:	d003      	beq.n	8008442 <__swsetup_r+0x9a>
 800843a:	4621      	mov	r1, r4
 800843c:	4630      	mov	r0, r6
 800843e:	f000 f84d 	bl	80084dc <__smakebuf_r>
 8008442:	89a0      	ldrh	r0, [r4, #12]
 8008444:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008448:	f010 0301 	ands.w	r3, r0, #1
 800844c:	d00a      	beq.n	8008464 <__swsetup_r+0xbc>
 800844e:	2300      	movs	r3, #0
 8008450:	60a3      	str	r3, [r4, #8]
 8008452:	6963      	ldr	r3, [r4, #20]
 8008454:	425b      	negs	r3, r3
 8008456:	61a3      	str	r3, [r4, #24]
 8008458:	6923      	ldr	r3, [r4, #16]
 800845a:	b943      	cbnz	r3, 800846e <__swsetup_r+0xc6>
 800845c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008460:	d1ba      	bne.n	80083d8 <__swsetup_r+0x30>
 8008462:	bd70      	pop	{r4, r5, r6, pc}
 8008464:	0781      	lsls	r1, r0, #30
 8008466:	bf58      	it	pl
 8008468:	6963      	ldrpl	r3, [r4, #20]
 800846a:	60a3      	str	r3, [r4, #8]
 800846c:	e7f4      	b.n	8008458 <__swsetup_r+0xb0>
 800846e:	2000      	movs	r0, #0
 8008470:	e7f7      	b.n	8008462 <__swsetup_r+0xba>
 8008472:	bf00      	nop
 8008474:	20000014 	.word	0x20000014
 8008478:	080092a4 	.word	0x080092a4
 800847c:	080092c4 	.word	0x080092c4
 8008480:	08009284 	.word	0x08009284

08008484 <abort>:
 8008484:	2006      	movs	r0, #6
 8008486:	b508      	push	{r3, lr}
 8008488:	f000 f898 	bl	80085bc <raise>
 800848c:	2001      	movs	r0, #1
 800848e:	f7f9 f888 	bl	80015a2 <_exit>

08008492 <__swhatbuf_r>:
 8008492:	b570      	push	{r4, r5, r6, lr}
 8008494:	460e      	mov	r6, r1
 8008496:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800849a:	4614      	mov	r4, r2
 800849c:	2900      	cmp	r1, #0
 800849e:	461d      	mov	r5, r3
 80084a0:	b096      	sub	sp, #88	; 0x58
 80084a2:	da08      	bge.n	80084b6 <__swhatbuf_r+0x24>
 80084a4:	2200      	movs	r2, #0
 80084a6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80084aa:	602a      	str	r2, [r5, #0]
 80084ac:	061a      	lsls	r2, r3, #24
 80084ae:	d410      	bmi.n	80084d2 <__swhatbuf_r+0x40>
 80084b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084b4:	e00e      	b.n	80084d4 <__swhatbuf_r+0x42>
 80084b6:	466a      	mov	r2, sp
 80084b8:	f000 f89c 	bl	80085f4 <_fstat_r>
 80084bc:	2800      	cmp	r0, #0
 80084be:	dbf1      	blt.n	80084a4 <__swhatbuf_r+0x12>
 80084c0:	9a01      	ldr	r2, [sp, #4]
 80084c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80084c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80084ca:	425a      	negs	r2, r3
 80084cc:	415a      	adcs	r2, r3
 80084ce:	602a      	str	r2, [r5, #0]
 80084d0:	e7ee      	b.n	80084b0 <__swhatbuf_r+0x1e>
 80084d2:	2340      	movs	r3, #64	; 0x40
 80084d4:	2000      	movs	r0, #0
 80084d6:	6023      	str	r3, [r4, #0]
 80084d8:	b016      	add	sp, #88	; 0x58
 80084da:	bd70      	pop	{r4, r5, r6, pc}

080084dc <__smakebuf_r>:
 80084dc:	898b      	ldrh	r3, [r1, #12]
 80084de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80084e0:	079d      	lsls	r5, r3, #30
 80084e2:	4606      	mov	r6, r0
 80084e4:	460c      	mov	r4, r1
 80084e6:	d507      	bpl.n	80084f8 <__smakebuf_r+0x1c>
 80084e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80084ec:	6023      	str	r3, [r4, #0]
 80084ee:	6123      	str	r3, [r4, #16]
 80084f0:	2301      	movs	r3, #1
 80084f2:	6163      	str	r3, [r4, #20]
 80084f4:	b002      	add	sp, #8
 80084f6:	bd70      	pop	{r4, r5, r6, pc}
 80084f8:	466a      	mov	r2, sp
 80084fa:	ab01      	add	r3, sp, #4
 80084fc:	f7ff ffc9 	bl	8008492 <__swhatbuf_r>
 8008500:	9900      	ldr	r1, [sp, #0]
 8008502:	4605      	mov	r5, r0
 8008504:	4630      	mov	r0, r6
 8008506:	f7fe fd47 	bl	8006f98 <_malloc_r>
 800850a:	b948      	cbnz	r0, 8008520 <__smakebuf_r+0x44>
 800850c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008510:	059a      	lsls	r2, r3, #22
 8008512:	d4ef      	bmi.n	80084f4 <__smakebuf_r+0x18>
 8008514:	f023 0303 	bic.w	r3, r3, #3
 8008518:	f043 0302 	orr.w	r3, r3, #2
 800851c:	81a3      	strh	r3, [r4, #12]
 800851e:	e7e3      	b.n	80084e8 <__smakebuf_r+0xc>
 8008520:	4b0d      	ldr	r3, [pc, #52]	; (8008558 <__smakebuf_r+0x7c>)
 8008522:	62b3      	str	r3, [r6, #40]	; 0x28
 8008524:	89a3      	ldrh	r3, [r4, #12]
 8008526:	6020      	str	r0, [r4, #0]
 8008528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800852c:	81a3      	strh	r3, [r4, #12]
 800852e:	9b00      	ldr	r3, [sp, #0]
 8008530:	6120      	str	r0, [r4, #16]
 8008532:	6163      	str	r3, [r4, #20]
 8008534:	9b01      	ldr	r3, [sp, #4]
 8008536:	b15b      	cbz	r3, 8008550 <__smakebuf_r+0x74>
 8008538:	4630      	mov	r0, r6
 800853a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800853e:	f000 f86b 	bl	8008618 <_isatty_r>
 8008542:	b128      	cbz	r0, 8008550 <__smakebuf_r+0x74>
 8008544:	89a3      	ldrh	r3, [r4, #12]
 8008546:	f023 0303 	bic.w	r3, r3, #3
 800854a:	f043 0301 	orr.w	r3, r3, #1
 800854e:	81a3      	strh	r3, [r4, #12]
 8008550:	89a0      	ldrh	r0, [r4, #12]
 8008552:	4305      	orrs	r5, r0
 8008554:	81a5      	strh	r5, [r4, #12]
 8008556:	e7cd      	b.n	80084f4 <__smakebuf_r+0x18>
 8008558:	08007de1 	.word	0x08007de1

0800855c <_malloc_usable_size_r>:
 800855c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008560:	1f18      	subs	r0, r3, #4
 8008562:	2b00      	cmp	r3, #0
 8008564:	bfbc      	itt	lt
 8008566:	580b      	ldrlt	r3, [r1, r0]
 8008568:	18c0      	addlt	r0, r0, r3
 800856a:	4770      	bx	lr

0800856c <_raise_r>:
 800856c:	291f      	cmp	r1, #31
 800856e:	b538      	push	{r3, r4, r5, lr}
 8008570:	4604      	mov	r4, r0
 8008572:	460d      	mov	r5, r1
 8008574:	d904      	bls.n	8008580 <_raise_r+0x14>
 8008576:	2316      	movs	r3, #22
 8008578:	6003      	str	r3, [r0, #0]
 800857a:	f04f 30ff 	mov.w	r0, #4294967295
 800857e:	bd38      	pop	{r3, r4, r5, pc}
 8008580:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008582:	b112      	cbz	r2, 800858a <_raise_r+0x1e>
 8008584:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008588:	b94b      	cbnz	r3, 800859e <_raise_r+0x32>
 800858a:	4620      	mov	r0, r4
 800858c:	f000 f830 	bl	80085f0 <_getpid_r>
 8008590:	462a      	mov	r2, r5
 8008592:	4601      	mov	r1, r0
 8008594:	4620      	mov	r0, r4
 8008596:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800859a:	f000 b817 	b.w	80085cc <_kill_r>
 800859e:	2b01      	cmp	r3, #1
 80085a0:	d00a      	beq.n	80085b8 <_raise_r+0x4c>
 80085a2:	1c59      	adds	r1, r3, #1
 80085a4:	d103      	bne.n	80085ae <_raise_r+0x42>
 80085a6:	2316      	movs	r3, #22
 80085a8:	6003      	str	r3, [r0, #0]
 80085aa:	2001      	movs	r0, #1
 80085ac:	e7e7      	b.n	800857e <_raise_r+0x12>
 80085ae:	2400      	movs	r4, #0
 80085b0:	4628      	mov	r0, r5
 80085b2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80085b6:	4798      	blx	r3
 80085b8:	2000      	movs	r0, #0
 80085ba:	e7e0      	b.n	800857e <_raise_r+0x12>

080085bc <raise>:
 80085bc:	4b02      	ldr	r3, [pc, #8]	; (80085c8 <raise+0xc>)
 80085be:	4601      	mov	r1, r0
 80085c0:	6818      	ldr	r0, [r3, #0]
 80085c2:	f7ff bfd3 	b.w	800856c <_raise_r>
 80085c6:	bf00      	nop
 80085c8:	20000014 	.word	0x20000014

080085cc <_kill_r>:
 80085cc:	b538      	push	{r3, r4, r5, lr}
 80085ce:	2300      	movs	r3, #0
 80085d0:	4d06      	ldr	r5, [pc, #24]	; (80085ec <_kill_r+0x20>)
 80085d2:	4604      	mov	r4, r0
 80085d4:	4608      	mov	r0, r1
 80085d6:	4611      	mov	r1, r2
 80085d8:	602b      	str	r3, [r5, #0]
 80085da:	f7f8 ffd2 	bl	8001582 <_kill>
 80085de:	1c43      	adds	r3, r0, #1
 80085e0:	d102      	bne.n	80085e8 <_kill_r+0x1c>
 80085e2:	682b      	ldr	r3, [r5, #0]
 80085e4:	b103      	cbz	r3, 80085e8 <_kill_r+0x1c>
 80085e6:	6023      	str	r3, [r4, #0]
 80085e8:	bd38      	pop	{r3, r4, r5, pc}
 80085ea:	bf00      	nop
 80085ec:	200004b4 	.word	0x200004b4

080085f0 <_getpid_r>:
 80085f0:	f7f8 bfc0 	b.w	8001574 <_getpid>

080085f4 <_fstat_r>:
 80085f4:	b538      	push	{r3, r4, r5, lr}
 80085f6:	2300      	movs	r3, #0
 80085f8:	4d06      	ldr	r5, [pc, #24]	; (8008614 <_fstat_r+0x20>)
 80085fa:	4604      	mov	r4, r0
 80085fc:	4608      	mov	r0, r1
 80085fe:	4611      	mov	r1, r2
 8008600:	602b      	str	r3, [r5, #0]
 8008602:	f7f9 f81c 	bl	800163e <_fstat>
 8008606:	1c43      	adds	r3, r0, #1
 8008608:	d102      	bne.n	8008610 <_fstat_r+0x1c>
 800860a:	682b      	ldr	r3, [r5, #0]
 800860c:	b103      	cbz	r3, 8008610 <_fstat_r+0x1c>
 800860e:	6023      	str	r3, [r4, #0]
 8008610:	bd38      	pop	{r3, r4, r5, pc}
 8008612:	bf00      	nop
 8008614:	200004b4 	.word	0x200004b4

08008618 <_isatty_r>:
 8008618:	b538      	push	{r3, r4, r5, lr}
 800861a:	2300      	movs	r3, #0
 800861c:	4d05      	ldr	r5, [pc, #20]	; (8008634 <_isatty_r+0x1c>)
 800861e:	4604      	mov	r4, r0
 8008620:	4608      	mov	r0, r1
 8008622:	602b      	str	r3, [r5, #0]
 8008624:	f7f9 f81a 	bl	800165c <_isatty>
 8008628:	1c43      	adds	r3, r0, #1
 800862a:	d102      	bne.n	8008632 <_isatty_r+0x1a>
 800862c:	682b      	ldr	r3, [r5, #0]
 800862e:	b103      	cbz	r3, 8008632 <_isatty_r+0x1a>
 8008630:	6023      	str	r3, [r4, #0]
 8008632:	bd38      	pop	{r3, r4, r5, pc}
 8008634:	200004b4 	.word	0x200004b4

08008638 <_init>:
 8008638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800863a:	bf00      	nop
 800863c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800863e:	bc08      	pop	{r3}
 8008640:	469e      	mov	lr, r3
 8008642:	4770      	bx	lr

08008644 <_fini>:
 8008644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008646:	bf00      	nop
 8008648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800864a:	bc08      	pop	{r3}
 800864c:	469e      	mov	lr, r3
 800864e:	4770      	bx	lr
