

================================================================
== Vivado HLS Report for 'omp'
================================================================
* Date:           Mon Dec 05 13:11:01 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        omp
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+-----------+---------+-----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |   min   |    max    |   min   |    max    |   Type  |
    +---------+-----------+---------+-----------+---------+
    |  2121762|  106913822|  2121763|  106913823|   none  |
    +---------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+-----------+----------------+-----------+-----------+---------+----------+
        |                     |       Latency       |    Iteration   |  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |    max    |     Latency    |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+-----------+----------------+-----------+-----------+---------+----------+
        |- compute_normx_mul  |     2048|       2048|               8|          -|          -|      256|    no    |
        |- load_res1          |      512|        512|               2|          -|          -|      256|    no    |
        |- load_selected      |        1|        128|               1|          -|          -| 1 ~ 128 |    no    |
        |- main_loop1         |  2117120|  106515479| 16540 ~ 832152 |          -|          -|      128|    no    |
        | + D_res_1           |      384|     262784|    3 ~ 2053    |          -|          -|      128|    no    |
        |  ++ D_res_1_1       |     2048|       2048|               8|          -|          -|      256|    no    |
        | + load_new_col      |      512|        512|               2|          -|          -|      256|    no    |
        | + fill_R1           |     4356|     557568|            4356|          -|          -| 1 ~ 128 |    no    |
        |  ++ fill_R1_1       |     2048|       2048|               8|          -|          -|      256|    no    |
        |  ++ fill_R1_2       |     2304|       2304|               9|          -|          -|      256|    no    |
        | + norm_new_col_1    |     2048|       2048|               8|          -|          -|      256|    no    |
        | + fill_Q1           |     2816|       2816|              11|          -|          -|      256|    no    |
        | + dot_Q_res1        |     2048|       2048|               8|          -|          -|      256|    no    |
        | + update_res1       |     2304|       2304|               9|          -|          -|      256|    no    |
        | + norm_res1         |     2048|       2048|               8|          -|          -|      256|    no    |
        |- dot_Q_X1           |     2051|     262528|            2051|          -|          -| 1 ~ 128 |    no    |
        | + dot_Q_X1_1        |     2048|       2048|               8|          -|          -|      256|    no    |
        |- solve_R_V1         |       24|     133120|    24 ~ 1040   |          -|          -| 1 ~ 128 |    no    |
        | + solve_R_V1_1      |        8|       1024|               8|          -|          -| 1 ~ 128 |    no    |
        +---------------------+---------+-----------+----------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     993|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      5|    1018|    1731|
|Memory           |       35|      -|       2|       2|
|Multiplexer      |        -|      -|       -|    1582|
|Register         |        -|      -|    1907|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       35|      5|    2927|    4308|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |omp_faddfsub_32ns_32ns_32_4_full_dsp_U0  |omp_faddfsub_32ns_32ns_32_4_full_dsp  |        0|      2|  227|  214|
    |omp_fcmp_32ns_32ns_1_1_U3                |omp_fcmp_32ns_32ns_1_1                |        0|      0|   66|   72|
    |omp_fdiv_32ns_32ns_32_8_U2               |omp_fdiv_32ns_32ns_32_8               |        0|      0|  359|  802|
    |omp_fmul_32ns_32ns_32_2_max_dsp_U1       |omp_fmul_32ns_32ns_32_2_max_dsp       |        0|      3|  128|  135|
    |omp_fsqrt_32ns_32ns_32_7_U4              |omp_fsqrt_32ns_32ns_32_7              |        0|      0|  238|  508|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|      5| 1018| 1731|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+--------------+---------+---+----+-------+-----+------+-------------+
    |   Memory   |    Module    | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +------------+--------------+---------+---+----+-------+-----+------+-------------+
    |R_U         |omp_R         |       32|  0|   0|  16384|   32|     1|       524288|
    |q_x_U       |omp_q_x       |        1|  0|   0|    128|   32|     1|         4096|
    |res_U       |omp_res       |        1|  0|   0|    256|   32|     1|         8192|
    |new_col_U   |omp_res       |        1|  0|   0|    256|   32|     1|         8192|
    |selected_U  |omp_selected  |        0|  2|   2|    128|    1|     1|          128|
    +------------+--------------+---------+---+----+-------+-----+------+-------------+
    |Total       |              |       35|  2|   2|  17152|  129|     5|       544896|
    +------------+--------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_941_p2               |     +    |      0|  0|   9|           9|           1|
    |i_2_fu_958_p2               |     +    |      0|  0|   9|           9|           1|
    |i_3_fu_978_p2               |     +    |      0|  0|  31|          31|           1|
    |i_4_fu_1360_p2              |     +    |      0|  0|   9|           9|           1|
    |i_5_fu_1391_p2              |     +    |      0|  0|  31|          31|           1|
    |i_6_fu_1726_p2              |     +    |      0|  0|   9|           9|           1|
    |i_7_fu_1751_p2              |     +    |      0|  0|  32|          32|           2|
    |j_14_fu_1832_p2             |     +    |      0|  0|  31|           1|          31|
    |j_1_fu_1145_p2              |     +    |      0|  0|   9|           9|           1|
    |j_2_fu_1504_p2              |     +    |      0|  0|   9|           9|           1|
    |j_3_fu_1442_p2              |     +    |      0|  0|   9|           9|           1|
    |j_4_fu_1521_p2              |     +    |      0|  0|   9|           9|           1|
    |j_5_fu_1473_p2              |     +    |      0|  0|   9|           9|           1|
    |j_6_fu_1551_p2              |     +    |      0|  0|   9|           9|           1|
    |j_7_fu_1582_p2              |     +    |      0|  0|   9|           9|           1|
    |j_8_fu_1613_p2              |     +    |      0|  0|   9|           9|           1|
    |j_9_fu_1697_p2              |     +    |      0|  0|  31|          31|           1|
    |k_1_fu_1026_p2              |     +    |      0|  0|  31|          31|           1|
    |n_fu_1011_p2                |     +    |      0|  0|  31|          31|           1|
    |tmp_100_fu_1822_p2          |     +    |      0|  0|  16|          16|          16|
    |tmp_45_fu_1808_p2           |     +    |      0|  0|  32|          32|          32|
    |tmp_65_fu_1104_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp_83_fu_1160_p2           |     +    |      0|  0|  17|          17|          17|
    |tmp_84_fu_1370_p2           |     +    |      0|  0|  17|          17|          17|
    |tmp_86_fu_1414_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp_88_fu_1457_p2           |     +    |      0|  0|  17|          17|          17|
    |tmp_89_fu_1536_p2           |     +    |      0|  0|  17|          17|          17|
    |tmp_90_fu_1488_p2           |     +    |      0|  0|  17|          17|          17|
    |tmp_91_fu_1566_p2           |     +    |      0|  0|  17|          17|          17|
    |tmp_92_fu_1597_p2           |     +    |      0|  0|  17|          17|          17|
    |tmp_97_fu_1788_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp_98_fu_1741_p2           |     +    |      0|  0|  17|          17|          17|
    |tmp_39_fu_1763_p2           |     -    |      0|  0|  32|          32|          32|
    |tmp_52_fu_1077_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_61_fu_1206_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_68_fu_1301_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_70_fu_1307_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_78_fu_1679_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp_80_fu_1685_p2           |    and   |      0|  0|   1|           1|           1|
    |exitcond10_fu_952_p2        |   icmp   |      0|  0|   4|           9|          10|
    |exitcond11_fu_1385_p2       |   icmp   |      0|  0|  11|          31|          31|
    |exitcond12_fu_1354_p2       |   icmp   |      0|  0|   4|           9|          10|
    |exitcond13_fu_1139_p2       |   icmp   |      0|  0|   4|           9|          10|
    |exitcond1_fu_1691_p2        |   icmp   |      0|  0|  11|          31|          31|
    |exitcond2_fu_1607_p2        |   icmp   |      0|  0|   4|           9|          10|
    |exitcond3_fu_1576_p2        |   icmp   |      0|  0|   4|           9|          10|
    |exitcond4_fu_1545_p2        |   icmp   |      0|  0|   4|           9|          10|
    |exitcond5_fu_1515_p2        |   icmp   |      0|  0|   4|           9|          10|
    |exitcond6_fu_1498_p2        |   icmp   |      0|  0|   4|           9|          10|
    |exitcond7_fu_1467_p2        |   icmp   |      0|  0|   4|           9|          10|
    |exitcond8_fu_1436_p2        |   icmp   |      0|  0|   4|           9|          10|
    |exitcond9_fu_935_p2         |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_1720_p2         |   icmp   |      0|  0|   4|           9|          10|
    |notlhs1_fu_1188_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_1265_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs3_fu_1283_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs4_fu_1657_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs5_fu_1633_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_1059_p2           |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_1194_p2          |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_1271_p2          |   icmp   |      0|  0|   8|          23|           1|
    |notrhs3_fu_1289_p2          |   icmp   |      0|  0|   8|          23|           1|
    |notrhs4_fu_1663_p2          |   icmp   |      0|  0|   8|          23|           1|
    |notrhs5_fu_996_p2           |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_1065_p2           |   icmp   |      0|  0|   8|          23|           1|
    |tmp_38_fu_1757_p2           |   icmp   |      0|  0|  11|          32|           1|
    |tmp_44_fu_1803_p2           |   icmp   |      0|  0|  11|          32|          32|
    |tmp_6_fu_973_p2             |   icmp   |      0|  0|  11|          32|          32|
    |tmp_9_fu_1006_p2            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_s_fu_1021_p2            |   icmp   |      0|  0|  11|          32|          32|
    |brmerge_fu_1319_p2          |    or    |      0|  0|   1|           1|           1|
    |tmp_50_fu_1071_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp_59_fu_1200_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp_66_fu_1277_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp_67_fu_1295_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp_76_fu_1669_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp_77_fu_1675_p2           |    or    |      0|  0|   1|           1|           1|
    |idx_0_mux_fu_1324_p3        |  select  |      0|  0|  32|           1|          32|
    |idx_0_mux_k3_fu_1339_p3     |  select  |      0|  0|  32|           1|          32|
    |max_0_mux_fu_1331_p3        |  select  |      0|  0|  32|           1|          32|
    |max_0_mux_tmp_s_fu_1346_p3  |  select  |      0|  0|  32|           1|          32|
    |tmp_15_fu_1221_p3           |  select  |      0|  0|  32|           1|          32|
    |tmp_14_neg_fu_1212_p2       |    xor   |      0|  0|  37|          32|          33|
    |tmp_71_fu_1313_p2           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 993|        1127|         851|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |Qt_address0            |   30|          9|   15|        135|
    |R_address0             |   14|          5|   14|         70|
    |R_d0                   |   32|          3|   32|         96|
    |V_address0             |    7|          3|    7|         21|
    |X_address0             |    8|          4|    8|         32|
    |ap_NS_fsm              |  352|        139|    1|        139|
    |dot_D_res_reg_577      |   32|          2|   32|         64|
    |dot_Q_X_reg_774        |   32|          2|   32|         64|
    |dot_Q_new_col_reg_647  |   32|          2|   32|         64|
    |dot_V_R_reg_807        |   32|          2|   32|         64|
    |dot_q_res_reg_717      |   32|          2|   32|         64|
    |grp_fu_830_opcode      |    2|          3|    2|          6|
    |grp_fu_830_p0          |   96|         12|   32|        384|
    |grp_fu_830_p1          |   32|          3|   32|         96|
    |grp_fu_843_p0          |   32|          7|   32|        224|
    |grp_fu_843_p1          |   32|          7|   32|        224|
    |grp_fu_849_p0          |   32|          4|   32|        128|
    |grp_fu_849_p1          |   32|          4|   32|        128|
    |grp_fu_855_opcode      |    5|          3|    5|         15|
    |grp_fu_855_p0          |   32|          5|   32|        160|
    |grp_fu_855_p1          |   32|          5|   32|        160|
    |i15_0_in_reg_798       |   32|          2|   32|         64|
    |i1_reg_496             |    9|          2|    9|         18|
    |i2_reg_507             |   31|          2|   31|         62|
    |i4_reg_613             |    9|          2|    9|         18|
    |i5_reg_625             |   31|          2|   31|         62|
    |i8_reg_787             |    9|          2|    9|         18|
    |i_reg_473              |    9|          2|    9|         18|
    |idx_2_reg_589          |   32|          2|   32|         64|
    |idx_reg_541            |   32|          2|   32|         64|
    |indvars_iv9_reg_518    |   31|          2|   31|         62|
    |j10_reg_729            |    9|          2|    9|         18|
    |j11_reg_752            |    9|          2|    9|         18|
    |j12_reg_763            |   31|          2|   31|         62|
    |j13_reg_819            |   31|          2|   31|         62|
    |j4_reg_706             |    9|          2|    9|         18|
    |j6_reg_636             |    9|          2|    9|         18|
    |j7_reg_660             |    9|          2|    9|         18|
    |j8_reg_671             |    9|          2|    9|         18|
    |j9_reg_694             |    9|          2|    9|         18|
    |j_reg_566              |    9|          2|    9|         18|
    |k3_reg_530             |   31|          2|   31|         62|
    |max_2_reg_601          |   32|          2|   32|         64|
    |max_reg_554            |   32|          2|   32|         64|
    |new_col_address0       |    8|          6|    8|         48|
    |new_col_d0             |   32|          3|   32|         96|
    |norm_new_col_reg_682   |   32|          2|   32|         64|
    |norm_res_reg_740       |   32|          2|   32|         64|
    |norm_x_reg_484         |   32|          2|   32|         64|
    |q_x_address0           |    7|          3|    7|         21|
    |res_address0           |    8|          6|    8|         48|
    |res_d0                 |   32|          3|   32|         96|
    |selected_address0      |    7|          4|    7|         28|
    |selected_d0            |    1|          3|    1|          3|
    |supp_address0          |    7|          4|    7|         28|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 1582|        310| 1152|       3806|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |R_addr_1_reg_2034          |   14|   0|   14|          0|
    |R_addr_3_reg_2261          |   14|   0|   14|          0|
    |R_addr_reg_1953            |   14|   0|   14|          0|
    |V_load_reg_2289            |   32|   0|   32|          0|
    |ap_CS_fsm                  |  138|   0|  138|          0|
    |dot_D_res_reg_577          |   32|   0|   32|          0|
    |dot_D_res_to_int_reg_1992  |   32|   0|   32|          0|
    |dot_Q_X_reg_774            |   32|   0|   32|          0|
    |dot_Q_new_col_reg_647      |   32|   0|   32|          0|
    |dot_V_R_reg_807            |   32|   0|   32|          0|
    |dot_q_res_reg_717          |   32|   0|   32|          0|
    |epsilon_to_int_reg_1894    |   32|   0|   32|          0|
    |i15_0_in_reg_798           |   32|   0|   32|          0|
    |i1_reg_496                 |    9|   0|    9|          0|
    |i2_reg_507                 |   31|   0|   31|          0|
    |i4_reg_613                 |    9|   0|    9|          0|
    |i5_reg_625                 |   31|   0|   31|          0|
    |i8_reg_787                 |    9|   0|    9|          0|
    |i_1_reg_1858               |    9|   0|    9|          0|
    |i_2_reg_1871               |    9|   0|    9|          0|
    |i_4_reg_2016               |    9|   0|    9|          0|
    |i_5_reg_2029               |   31|   0|   31|          0|
    |i_6_reg_2221               |    9|   0|    9|          0|
    |i_7_reg_2236               |   32|   0|   32|          0|
    |i_reg_473                  |    9|   0|    9|          0|
    |idx_2_reg_589              |   32|   0|   32|          0|
    |idx_reg_541                |   32|   0|   32|          0|
    |indvars_iv9_cast_reg_1904  |   31|   0|   32|          1|
    |indvars_iv9_reg_518        |   31|   0|   31|          0|
    |j10_reg_729                |    9|   0|    9|          0|
    |j11_reg_752                |    9|   0|    9|          0|
    |j12_reg_763                |   31|   0|   31|          0|
    |j13_reg_819                |   31|   0|   31|          0|
    |j4_reg_706                 |    9|   0|    9|          0|
    |j6_reg_636                 |    9|   0|    9|          0|
    |j7_reg_660                 |    9|   0|    9|          0|
    |j8_reg_671                 |    9|   0|    9|          0|
    |j9_reg_694                 |    9|   0|    9|          0|
    |j_14_reg_2279              |   31|   0|   31|          0|
    |j_1_reg_1977               |    9|   0|    9|          0|
    |j_2_reg_2089               |    9|   0|    9|          0|
    |j_3_reg_2053               |    9|   0|    9|          0|
    |j_4_reg_2113               |    9|   0|    9|          0|
    |j_5_reg_2071               |    9|   0|    9|          0|
    |j_6_reg_2131               |    9|   0|    9|          0|
    |j_7_reg_2154               |    9|   0|    9|          0|
    |j_8_reg_2172               |    9|   0|    9|          0|
    |j_9_reg_2198               |   31|   0|   31|          0|
    |j_reg_566                  |    9|   0|    9|          0|
    |k3_cast_reg_1920           |   31|   0|   32|          1|
    |k3_reg_530                 |   31|   0|   31|          0|
    |k_1_reg_1929               |   31|   0|   31|          0|
    |max_2_reg_601              |   32|   0|   32|          0|
    |max_reg_554                |   32|   0|   32|          0|
    |n_reg_1915                 |   31|   0|   31|          0|
    |new_col_addr_4_reg_2081    |    8|   0|    8|          0|
    |norm_new_col_1_reg_2104    |   32|   0|   32|          0|
    |norm_new_col_reg_682       |   32|   0|   32|          0|
    |norm_res_reg_740           |   32|   0|   32|          0|
    |norm_x_reg_484             |   32|   0|   32|          0|
    |notlhs5_reg_2182           |    1|   0|    1|          0|
    |notrhs5_reg_1899           |    1|   0|    1|          0|
    |q_x_load_reg_2294          |   32|   0|   32|          0|
    |reg_870                    |   32|   0|   32|          0|
    |reg_876                    |   32|   0|   32|          0|
    |reg_889                    |   32|   0|   32|          0|
    |reg_895                    |   32|   0|   32|          0|
    |reg_902                    |   32|   0|   32|          0|
    |reg_910                    |   32|   0|   32|          0|
    |reg_916                    |   32|   0|   32|          0|
    |reg_922                    |   32|   0|   32|          0|
    |reg_929                    |   32|   0|   32|          0|
    |res_addr_3_reg_2164        |    8|   0|    8|          0|
    |tmp_101_cast_reg_2256      |    9|   0|   16|          7|
    |tmp_34_reg_1934            |    9|   0|    9|          0|
    |tmp_37_reg_2203            |   31|   0|   64|         33|
    |tmp_39_reg_2245            |   32|   0|   32|          0|
    |tmp_40_reg_2250            |   32|   0|   64|         32|
    |tmp_4_reg_1876             |    9|   0|   64|         55|
    |tmp_52_reg_1944            |    1|   0|    1|          0|
    |tmp_58_reg_1948            |   16|   0|   16|          0|
    |tmp_61_reg_1997            |    1|   0|    1|          0|
    |tmp_75_cast_reg_1966       |    9|   0|   17|          8|
    |tmp_85_cast_reg_1958       |    9|   0|   17|          8|
    |tmp_89_reg_2123            |   17|   0|   17|          0|
    |tmp_92_cast_reg_2044       |    9|   0|   17|          8|
    |tmp_99_cast_reg_2213       |    9|   0|   17|          8|
    |tmp_9_reg_1911             |    1|   0|    1|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      | 1907|   0| 2068|        161|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      omp     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      omp     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      omp     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      omp     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      omp     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      omp     | return value |
|Qt_address0      | out |   15|  ap_memory |      Qt      |     array    |
|Qt_ce0           | out |    1|  ap_memory |      Qt      |     array    |
|Qt_we0           | out |    1|  ap_memory |      Qt      |     array    |
|Qt_d0            | out |   32|  ap_memory |      Qt      |     array    |
|Qt_q0            |  in |   32|  ap_memory |      Qt      |     array    |
|X_address0       | out |    8|  ap_memory |       X      |     array    |
|X_ce0            | out |    1|  ap_memory |       X      |     array    |
|X_q0             |  in |   32|  ap_memory |       X      |     array    |
|l                |  in |   32|   ap_none  |       l      |    scalar    |
|k                |  in |   32|   ap_none  |       k      |    scalar    |
|epsilon          |  in |   32|   ap_none  |    epsilon   |    scalar    |
|V_address0       | out |    7|  ap_memory |       V      |     array    |
|V_ce0            | out |    1|  ap_memory |       V      |     array    |
|V_we0            | out |    1|  ap_memory |       V      |     array    |
|V_d0             | out |   32|  ap_memory |       V      |     array    |
|V_q0             |  in |   32|  ap_memory |       V      |     array    |
|supp_address0    | out |    7|  ap_memory |     supp     |     array    |
|supp_ce0         | out |    1|  ap_memory |     supp     |     array    |
|supp_we0         | out |    1|  ap_memory |     supp     |     array    |
|supp_d0          | out |   32|  ap_memory |     supp     |     array    |
|supp_q0          |  in |   32|  ap_memory |     supp     |     array    |
|supp_len         | out |   32|   ap_vld   |   supp_len   |    pointer   |
|supp_len_ap_vld  | out |    1|   ap_vld   |   supp_len   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

