$version Generated by VerilatedVcd $end
$date Mon Aug 15 10:04:34 2022
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire 32 M2 gpio_i [31:0] $end
  $var wire 32 L2 gpio_o [31:0] $end
  $var wire 32 K2 gpio_oe [31:0] $end
  $var wire  8 J2 serial_sink_data [7:0] $end
  $var wire  1 I2 serial_sink_ready $end
  $var wire  1 H2 serial_sink_valid $end
  $var wire  8 G2 serial_source_data [7:0] $end
  $var wire  1 F2 serial_source_ready $end
  $var wire  1 E2 serial_source_valid $end
  $var wire  1 C2 sim_trace $end
  $var wire  1 D2 sys_clk $end
  $scope module sim $end
   $var wire 15 n adr [14:0] $end
   $var wire  1 $3 adr_burst $end
   $var wire 30 e array_muxed0 [29:0] $end
   $var wire 32 f array_muxed1 [31:0] $end
   $var wire  4 h array_muxed2 [3:0] $end
   $var wire  1 P& array_muxed3 $end
   $var wire  1 j array_muxed4 $end
   $var wire  1 l array_muxed5 $end
   $var wire  3 m array_muxed6 [2:0] $end
   $var wire  2 # array_muxed7 [1:0] $end
   $var wire  1 U bus_error $end
   $var wire 32 R bus_errors [31:0] $end
   $var wire  1 T bus_errors_re $end
   $var wire 32 R bus_errors_status [31:0] $end
   $var wire  1 S bus_errors_we $end
   $var wire 20 X& count [19:0] $end
   $var wire  1 M cpu_rst $end
   $var wire  6 O' csr_bankarray_adr [5:0] $end
   $var wire  1 B# csr_bankarray_csrbank0_mux_value0_r $end
   $var wire  1 Z& csr_bankarray_csrbank0_mux_value0_re $end
   $var wire  1 X# csr_bankarray_csrbank0_mux_value0_w $end
   $var wire  1 [& csr_bankarray_csrbank0_mux_value0_we $end
   $var wire  1 :' csr_bankarray_csrbank0_sel $end
   $var wire  1 B# csr_bankarray_csrbank0_storage_done_r $end
   $var wire  1 2' csr_bankarray_csrbank0_storage_done_re $end
   $var wire  1 o$ csr_bankarray_csrbank0_storage_done_w $end
   $var wire  1 p$ csr_bankarray_csrbank0_storage_done_we $end
   $var wire  1 B# csr_bankarray_csrbank0_storage_enable0_r $end
   $var wire  1 0' csr_bankarray_csrbank0_storage_enable0_re $end
   $var wire  1 m$ csr_bankarray_csrbank0_storage_enable0_w $end
   $var wire  1 1' csr_bankarray_csrbank0_storage_enable0_we $end
   $var wire 10 4' csr_bankarray_csrbank0_storage_length0_r [9:0] $end
   $var wire  1 3' csr_bankarray_csrbank0_storage_length0_re $end
   $var wire 10 r$ csr_bankarray_csrbank0_storage_length0_w [9:0] $end
   $var wire  1 5' csr_bankarray_csrbank0_storage_length0_we $end
   $var wire 32 K& csr_bankarray_csrbank0_storage_mem_data_r [31:0] $end
   $var wire  1 9' csr_bankarray_csrbank0_storage_mem_data_re $end
   $var wire 32 y$ csr_bankarray_csrbank0_storage_mem_data_w [31:0] $end
   $var wire  1 z$ csr_bankarray_csrbank0_storage_mem_data_we $end
   $var wire 10 4' csr_bankarray_csrbank0_storage_mem_level_r [9:0] $end
   $var wire  1 8' csr_bankarray_csrbank0_storage_mem_level_re $end
   $var wire 10 v$ csr_bankarray_csrbank0_storage_mem_level_w [9:0] $end
   $var wire  1 w$ csr_bankarray_csrbank0_storage_mem_level_we $end
   $var wire 10 4' csr_bankarray_csrbank0_storage_offset0_r [9:0] $end
   $var wire  1 6' csr_bankarray_csrbank0_storage_offset0_re $end
   $var wire 10 t$ csr_bankarray_csrbank0_storage_offset0_w [9:0] $end
   $var wire  1 7' csr_bankarray_csrbank0_storage_offset0_we $end
   $var wire 16 .' csr_bankarray_csrbank0_subsampler_value0_r [15:0] $end
   $var wire  1 -' csr_bankarray_csrbank0_subsampler_value0_re $end
   $var wire 16 h$ csr_bankarray_csrbank0_subsampler_value0_w [15:0] $end
   $var wire  1 /' csr_bankarray_csrbank0_subsampler_value0_we $end
   $var wire  1 B# csr_bankarray_csrbank0_trigger_done_r $end
   $var wire  1 ^& csr_bankarray_csrbank0_trigger_done_re $end
   $var wire  1 ^# csr_bankarray_csrbank0_trigger_done_w $end
   $var wire  1 _# csr_bankarray_csrbank0_trigger_done_we $end
   $var wire  1 B# csr_bankarray_csrbank0_trigger_enable0_r $end
   $var wire  1 \& csr_bankarray_csrbank0_trigger_enable0_re $end
   $var wire  1 \# csr_bankarray_csrbank0_trigger_enable0_w $end
   $var wire  1 ]& csr_bankarray_csrbank0_trigger_enable0_we $end
   $var wire  1 B# csr_bankarray_csrbank0_trigger_mem_full_r $end
   $var wire  1 ,' csr_bankarray_csrbank0_trigger_mem_full_re $end
   $var wire  1 s# csr_bankarray_csrbank0_trigger_mem_full_w $end
   $var wire  1 t# csr_bankarray_csrbank0_trigger_mem_full_we $end
   $var wire 32 K& csr_bankarray_csrbank0_trigger_mem_mask0_r [31:0] $end
   $var wire  1 r& csr_bankarray_csrbank0_trigger_mem_mask0_re $end
   $var wire 32 t& csr_bankarray_csrbank0_trigger_mem_mask0_w [31:0] $end
   $var wire  1 s& csr_bankarray_csrbank0_trigger_mem_mask0_we $end
   $var wire 32 K& csr_bankarray_csrbank0_trigger_mem_mask1_r [31:0] $end
   $var wire  1 o& csr_bankarray_csrbank0_trigger_mem_mask1_re $end
   $var wire 32 q& csr_bankarray_csrbank0_trigger_mem_mask1_w [31:0] $end
   $var wire  1 p& csr_bankarray_csrbank0_trigger_mem_mask1_we $end
   $var wire 32 K& csr_bankarray_csrbank0_trigger_mem_mask2_r [31:0] $end
   $var wire  1 l& csr_bankarray_csrbank0_trigger_mem_mask2_re $end
   $var wire 32 n& csr_bankarray_csrbank0_trigger_mem_mask2_w [31:0] $end
   $var wire  1 m& csr_bankarray_csrbank0_trigger_mem_mask2_we $end
   $var wire 32 K& csr_bankarray_csrbank0_trigger_mem_mask3_r [31:0] $end
   $var wire  1 i& csr_bankarray_csrbank0_trigger_mem_mask3_re $end
   $var wire 32 k& csr_bankarray_csrbank0_trigger_mem_mask3_w [31:0] $end
   $var wire  1 j& csr_bankarray_csrbank0_trigger_mem_mask3_we $end
   $var wire 32 K& csr_bankarray_csrbank0_trigger_mem_mask4_r [31:0] $end
   $var wire  1 f& csr_bankarray_csrbank0_trigger_mem_mask4_re $end
   $var wire 32 h& csr_bankarray_csrbank0_trigger_mem_mask4_w [31:0] $end
   $var wire  1 g& csr_bankarray_csrbank0_trigger_mem_mask4_we $end
   $var wire 32 K& csr_bankarray_csrbank0_trigger_mem_mask5_r [31:0] $end
   $var wire  1 c& csr_bankarray_csrbank0_trigger_mem_mask5_re $end
   $var wire 32 e& csr_bankarray_csrbank0_trigger_mem_mask5_w [31:0] $end
   $var wire  1 d& csr_bankarray_csrbank0_trigger_mem_mask5_we $end
   $var wire 12 `& csr_bankarray_csrbank0_trigger_mem_mask6_r [11:0] $end
   $var wire  1 _& csr_bankarray_csrbank0_trigger_mem_mask6_re $end
   $var wire 12 b& csr_bankarray_csrbank0_trigger_mem_mask6_w [11:0] $end
   $var wire  1 a& csr_bankarray_csrbank0_trigger_mem_mask6_we $end
   $var wire 32 K& csr_bankarray_csrbank0_trigger_mem_value0_r [31:0] $end
   $var wire  1 )' csr_bankarray_csrbank0_trigger_mem_value0_re $end
   $var wire 32 +' csr_bankarray_csrbank0_trigger_mem_value0_w [31:0] $end
   $var wire  1 *' csr_bankarray_csrbank0_trigger_mem_value0_we $end
   $var wire 32 K& csr_bankarray_csrbank0_trigger_mem_value1_r [31:0] $end
   $var wire  1 &' csr_bankarray_csrbank0_trigger_mem_value1_re $end
   $var wire 32 (' csr_bankarray_csrbank0_trigger_mem_value1_w [31:0] $end
   $var wire  1 '' csr_bankarray_csrbank0_trigger_mem_value1_we $end
   $var wire 32 K& csr_bankarray_csrbank0_trigger_mem_value2_r [31:0] $end
   $var wire  1 #' csr_bankarray_csrbank0_trigger_mem_value2_re $end
   $var wire 32 %' csr_bankarray_csrbank0_trigger_mem_value2_w [31:0] $end
   $var wire  1 $' csr_bankarray_csrbank0_trigger_mem_value2_we $end
   $var wire 32 K& csr_bankarray_csrbank0_trigger_mem_value3_r [31:0] $end
   $var wire  1 ~& csr_bankarray_csrbank0_trigger_mem_value3_re $end
   $var wire 32 "' csr_bankarray_csrbank0_trigger_mem_value3_w [31:0] $end
   $var wire  1 !' csr_bankarray_csrbank0_trigger_mem_value3_we $end
   $var wire 32 K& csr_bankarray_csrbank0_trigger_mem_value4_r [31:0] $end
   $var wire  1 {& csr_bankarray_csrbank0_trigger_mem_value4_re $end
   $var wire 32 }& csr_bankarray_csrbank0_trigger_mem_value4_w [31:0] $end
   $var wire  1 |& csr_bankarray_csrbank0_trigger_mem_value4_we $end
   $var wire 32 K& csr_bankarray_csrbank0_trigger_mem_value5_r [31:0] $end
   $var wire  1 x& csr_bankarray_csrbank0_trigger_mem_value5_re $end
   $var wire 32 z& csr_bankarray_csrbank0_trigger_mem_value5_w [31:0] $end
   $var wire  1 y& csr_bankarray_csrbank0_trigger_mem_value5_we $end
   $var wire 12 `& csr_bankarray_csrbank0_trigger_mem_value6_r [11:0] $end
   $var wire  1 u& csr_bankarray_csrbank0_trigger_mem_value6_re $end
   $var wire 12 w& csr_bankarray_csrbank0_trigger_mem_value6_w [11:0] $end
   $var wire  1 v& csr_bankarray_csrbank0_trigger_mem_value6_we $end
   $var wire 32 K& csr_bankarray_csrbank1_bus_errors_r [31:0] $end
   $var wire  1 A' csr_bankarray_csrbank1_bus_errors_re $end
   $var wire 32 R csr_bankarray_csrbank1_bus_errors_w [31:0] $end
   $var wire  1 S csr_bankarray_csrbank1_bus_errors_we $end
   $var wire  2 =' csr_bankarray_csrbank1_reset0_r [1:0] $end
   $var wire  1 <' csr_bankarray_csrbank1_reset0_re $end
   $var wire  2 N csr_bankarray_csrbank1_reset0_w [1:0] $end
   $var wire  1 >' csr_bankarray_csrbank1_reset0_we $end
   $var wire 32 K& csr_bankarray_csrbank1_scratch0_r [31:0] $end
   $var wire  1 ?' csr_bankarray_csrbank1_scratch0_re $end
   $var wire 32 P csr_bankarray_csrbank1_scratch0_w [31:0] $end
   $var wire  1 @' csr_bankarray_csrbank1_scratch0_we $end
   $var wire  1 B' csr_bankarray_csrbank1_sel $end
   $var wire 32 K& csr_bankarray_csrbank2_edge0_r [31:0] $end
   $var wire  1 K' csr_bankarray_csrbank2_edge0_re $end
   $var wire 32 x! csr_bankarray_csrbank2_edge0_w [31:0] $end
   $var wire  1 L' csr_bankarray_csrbank2_edge0_we $end
   $var wire 32 K& csr_bankarray_csrbank2_in_r [31:0] $end
   $var wire  1 F' csr_bankarray_csrbank2_in_re $end
   $var wire 32 q! csr_bankarray_csrbank2_in_w [31:0] $end
   $var wire  1 r! csr_bankarray_csrbank2_in_we $end
   $var wire 32 K& csr_bankarray_csrbank2_mode0_r [31:0] $end
   $var wire  1 I' csr_bankarray_csrbank2_mode0_re $end
   $var wire 32 v! csr_bankarray_csrbank2_mode0_w [31:0] $end
   $var wire  1 J' csr_bankarray_csrbank2_mode0_we $end
   $var wire 32 K& csr_bankarray_csrbank2_oe0_r [31:0] $end
   $var wire  1 D' csr_bankarray_csrbank2_oe0_re $end
   $var wire 32 o! csr_bankarray_csrbank2_oe0_w [31:0] $end
   $var wire  1 E' csr_bankarray_csrbank2_oe0_we $end
   $var wire 32 K& csr_bankarray_csrbank2_out0_r [31:0] $end
   $var wire  1 G' csr_bankarray_csrbank2_out0_re $end
   $var wire 32 t! csr_bankarray_csrbank2_out0_w [31:0] $end
   $var wire  1 H' csr_bankarray_csrbank2_out0_we $end
   $var wire  1 M' csr_bankarray_csrbank2_sel $end
   $var wire  1 T' csr_bankarray_csrbank3_sel $end
   $var wire  8 | csr_bankarray_csrbank4_marker0_r [7:0] $end
   $var wire  1 V' csr_bankarray_csrbank4_marker0_re $end
   $var wire  8 ?# csr_bankarray_csrbank4_marker0_w [7:0] $end
   $var wire  1 W' csr_bankarray_csrbank4_marker0_we $end
   $var wire  1 X' csr_bankarray_csrbank4_sel $end
   $var wire  1 B# csr_bankarray_csrbank5_enable0_r $end
   $var wire  1 Z' csr_bankarray_csrbank5_enable0_re $end
   $var wire  1 E csr_bankarray_csrbank5_enable0_w $end
   $var wire  1 [' csr_bankarray_csrbank5_enable0_we $end
   $var wire  1 \' csr_bankarray_csrbank5_sel $end
   $var wire  1 B# csr_bankarray_csrbank6_en0_r $end
   $var wire  1 b' csr_bankarray_csrbank6_en0_re $end
   $var wire  1 [! csr_bankarray_csrbank6_en0_w $end
   $var wire  1 c' csr_bankarray_csrbank6_en0_we $end
   $var wire  1 B# csr_bankarray_csrbank6_ev_enable0_r $end
   $var wire  1 i' csr_bankarray_csrbank6_ev_enable0_re $end
   $var wire  1 l! csr_bankarray_csrbank6_ev_enable0_w $end
   $var wire  1 j' csr_bankarray_csrbank6_ev_enable0_we $end
   $var wire  1 B# csr_bankarray_csrbank6_ev_pending_r $end
   $var wire  1 h' csr_bankarray_csrbank6_ev_pending_re $end
   $var wire  1 d! csr_bankarray_csrbank6_ev_pending_w $end
   $var wire  1 i! csr_bankarray_csrbank6_ev_pending_we $end
   $var wire  1 B# csr_bankarray_csrbank6_ev_status_r $end
   $var wire  1 g' csr_bankarray_csrbank6_ev_status_re $end
   $var wire  1 c! csr_bankarray_csrbank6_ev_status_w $end
   $var wire  1 g! csr_bankarray_csrbank6_ev_status_we $end
   $var wire 32 K& csr_bankarray_csrbank6_load0_r [31:0] $end
   $var wire  1 ^' csr_bankarray_csrbank6_load0_re $end
   $var wire 32 W! csr_bankarray_csrbank6_load0_w [31:0] $end
   $var wire  1 _' csr_bankarray_csrbank6_load0_we $end
   $var wire 32 K& csr_bankarray_csrbank6_reload0_r [31:0] $end
   $var wire  1 `' csr_bankarray_csrbank6_reload0_re $end
   $var wire 32 Y! csr_bankarray_csrbank6_reload0_w [31:0] $end
   $var wire  1 a' csr_bankarray_csrbank6_reload0_we $end
   $var wire  1 k' csr_bankarray_csrbank6_sel $end
   $var wire  1 B# csr_bankarray_csrbank6_update_value0_r $end
   $var wire  1 d' csr_bankarray_csrbank6_update_value0_re $end
   $var wire  1 ]! csr_bankarray_csrbank6_update_value0_w $end
   $var wire  1 e' csr_bankarray_csrbank6_update_value0_we $end
   $var wire 32 K& csr_bankarray_csrbank6_value_r [31:0] $end
   $var wire  1 f' csr_bankarray_csrbank6_value_re $end
   $var wire 32 _! csr_bankarray_csrbank6_value_w [31:0] $end
   $var wire  1 `! csr_bankarray_csrbank6_value_we $end
   $var wire  2 =' csr_bankarray_csrbank7_ev_enable0_r [1:0] $end
   $var wire  1 q' csr_bankarray_csrbank7_ev_enable0_re $end
   $var wire  2 9! csr_bankarray_csrbank7_ev_enable0_w [1:0] $end
   $var wire  1 r' csr_bankarray_csrbank7_ev_enable0_we $end
   $var wire  2 =' csr_bankarray_csrbank7_ev_pending_r [1:0] $end
   $var wire  1 p' csr_bankarray_csrbank7_ev_pending_re $end
   $var wire  2 3! csr_bankarray_csrbank7_ev_pending_w [1:0] $end
   $var wire  1 4! csr_bankarray_csrbank7_ev_pending_we $end
   $var wire  2 =' csr_bankarray_csrbank7_ev_status_r [1:0] $end
   $var wire  1 o' csr_bankarray_csrbank7_ev_status_re $end
   $var wire  2 0! csr_bankarray_csrbank7_ev_status_w [1:0] $end
   $var wire  1 1! csr_bankarray_csrbank7_ev_status_we $end
   $var wire  1 B# csr_bankarray_csrbank7_rxempty_r $end
   $var wire  1 n' csr_bankarray_csrbank7_rxempty_re $end
   $var wire  1 $! csr_bankarray_csrbank7_rxempty_w $end
   $var wire  1 %! csr_bankarray_csrbank7_rxempty_we $end
   $var wire  1 B# csr_bankarray_csrbank7_rxfull_r $end
   $var wire  1 t' csr_bankarray_csrbank7_rxfull_re $end
   $var wire  1 >! csr_bankarray_csrbank7_rxfull_w $end
   $var wire  1 ?! csr_bankarray_csrbank7_rxfull_we $end
   $var wire  1 u' csr_bankarray_csrbank7_sel $end
   $var wire  1 B# csr_bankarray_csrbank7_txempty_r $end
   $var wire  1 s' csr_bankarray_csrbank7_txempty_re $end
   $var wire  1 ;! csr_bankarray_csrbank7_txempty_w $end
   $var wire  1 <! csr_bankarray_csrbank7_txempty_we $end
   $var wire  1 B# csr_bankarray_csrbank7_txfull_r $end
   $var wire  1 m' csr_bankarray_csrbank7_txfull_re $end
   $var wire  1 !! csr_bankarray_csrbank7_txfull_w $end
   $var wire  1 "! csr_bankarray_csrbank7_txfull_we $end
   $var wire  8 P' csr_bankarray_dat_r [7:0] $end
   $var wire 14 I& csr_bankarray_interface0_bank_bus_adr [13:0] $end
   $var wire 32 Y& csr_bankarray_interface0_bank_bus_dat_r [31:0] $end
   $var wire 32 K& csr_bankarray_interface0_bank_bus_dat_w [31:0] $end
   $var wire  1 J& csr_bankarray_interface0_bank_bus_we $end
   $var wire 14 I& csr_bankarray_interface1_bank_bus_adr [13:0] $end
   $var wire 32 ;' csr_bankarray_interface1_bank_bus_dat_r [31:0] $end
   $var wire 32 K& csr_bankarray_interface1_bank_bus_dat_w [31:0] $end
   $var wire  1 J& csr_bankarray_interface1_bank_bus_we $end
   $var wire 14 I& csr_bankarray_interface2_bank_bus_adr [13:0] $end
   $var wire 32 C' csr_bankarray_interface2_bank_bus_dat_r [31:0] $end
   $var wire 32 K& csr_bankarray_interface2_bank_bus_dat_w [31:0] $end
   $var wire  1 J& csr_bankarray_interface2_bank_bus_we $end
   $var wire 14 I& csr_bankarray_interface3_bank_bus_adr [13:0] $end
   $var wire 32 S' csr_bankarray_interface3_bank_bus_dat_r [31:0] $end
   $var wire 32 K& csr_bankarray_interface3_bank_bus_dat_w [31:0] $end
   $var wire  1 J& csr_bankarray_interface3_bank_bus_we $end
   $var wire 14 I& csr_bankarray_interface4_bank_bus_adr [13:0] $end
   $var wire 32 U' csr_bankarray_interface4_bank_bus_dat_r [31:0] $end
   $var wire 32 K& csr_bankarray_interface4_bank_bus_dat_w [31:0] $end
   $var wire  1 J& csr_bankarray_interface4_bank_bus_we $end
   $var wire 14 I& csr_bankarray_interface5_bank_bus_adr [13:0] $end
   $var wire 32 Y' csr_bankarray_interface5_bank_bus_dat_r [31:0] $end
   $var wire 32 K& csr_bankarray_interface5_bank_bus_dat_w [31:0] $end
   $var wire  1 J& csr_bankarray_interface5_bank_bus_we $end
   $var wire 14 I& csr_bankarray_interface6_bank_bus_adr [13:0] $end
   $var wire 32 ]' csr_bankarray_interface6_bank_bus_dat_r [31:0] $end
   $var wire 32 K& csr_bankarray_interface6_bank_bus_dat_w [31:0] $end
   $var wire  1 J& csr_bankarray_interface6_bank_bus_we $end
   $var wire 14 I& csr_bankarray_interface7_bank_bus_adr [13:0] $end
   $var wire 32 l' csr_bankarray_interface7_bank_bus_dat_r [31:0] $end
   $var wire 32 K& csr_bankarray_interface7_bank_bus_dat_w [31:0] $end
   $var wire  1 J& csr_bankarray_interface7_bank_bus_we $end
   $var wire  1 Q' csr_bankarray_sel $end
   $var wire  1 R' csr_bankarray_sel_r $end
   $var wire 14 I& csr_bankarray_sram_bus_adr [13:0] $end
   $var wire 32 N' csr_bankarray_sram_bus_dat_r [31:0] $end
   $var wire 32 K& csr_bankarray_sram_bus_dat_w [31:0] $end
   $var wire  1 J& csr_bankarray_sram_bus_we $end
   $var wire 14 I& csr_interconnect_adr [13:0] $end
   $var wire 32 L& csr_interconnect_dat_r [31:0] $end
   $var wire 32 K& csr_interconnect_dat_w [31:0] $end
   $var wire  1 J& csr_interconnect_we $end
   $var wire 32 g dat_r [31:0] $end
   $var wire  1 b dbus_ack $end
   $var wire 30 ^ dbus_adr [29:0] $end
   $var wire  2 %3 dbus_bte [1:0] $end
   $var wire  3 d dbus_cti [2:0] $end
   $var wire  1 a dbus_cyc $end
   $var wire 32 Y dbus_dat_r [31:0] $end
   $var wire 32 _ dbus_dat_w [31:0] $end
   $var wire  1 $3 dbus_err $end
   $var wire  4 ` dbus_sel [3:0] $end
   $var wire  1 a dbus_stb $end
   $var wire  1 c dbus_we $end
   $var wire  1 W& done $end
   $var wire  1 y! edge_re $end
   $var wire 32 x! edge_storage [31:0] $end
   $var wire  1 U error $end
   $var wire  1 $ eventsourceprocess0_clear $end
   $var wire  1 |! eventsourceprocess0_pending $end
   $var wire  1 {! eventsourceprocess0_status $end
   $var wire  1 {! eventsourceprocess0_trigger $end
   $var wire  1 }! eventsourceprocess0_trigger_d $end
   $var wire  1 . eventsourceprocess10_clear $end
   $var wire  1 F" eventsourceprocess10_pending $end
   $var wire  1 E" eventsourceprocess10_status $end
   $var wire  1 E" eventsourceprocess10_trigger $end
   $var wire  1 G" eventsourceprocess10_trigger_d $end
   $var wire  1 / eventsourceprocess11_clear $end
   $var wire  1 J" eventsourceprocess11_pending $end
   $var wire  1 I" eventsourceprocess11_status $end
   $var wire  1 I" eventsourceprocess11_trigger $end
   $var wire  1 K" eventsourceprocess11_trigger_d $end
   $var wire  1 0 eventsourceprocess12_clear $end
   $var wire  1 N" eventsourceprocess12_pending $end
   $var wire  1 M" eventsourceprocess12_status $end
   $var wire  1 M" eventsourceprocess12_trigger $end
   $var wire  1 O" eventsourceprocess12_trigger_d $end
   $var wire  1 1 eventsourceprocess13_clear $end
   $var wire  1 R" eventsourceprocess13_pending $end
   $var wire  1 Q" eventsourceprocess13_status $end
   $var wire  1 Q" eventsourceprocess13_trigger $end
   $var wire  1 S" eventsourceprocess13_trigger_d $end
   $var wire  1 2 eventsourceprocess14_clear $end
   $var wire  1 V" eventsourceprocess14_pending $end
   $var wire  1 U" eventsourceprocess14_status $end
   $var wire  1 U" eventsourceprocess14_trigger $end
   $var wire  1 W" eventsourceprocess14_trigger_d $end
   $var wire  1 3 eventsourceprocess15_clear $end
   $var wire  1 Z" eventsourceprocess15_pending $end
   $var wire  1 Y" eventsourceprocess15_status $end
   $var wire  1 Y" eventsourceprocess15_trigger $end
   $var wire  1 [" eventsourceprocess15_trigger_d $end
   $var wire  1 4 eventsourceprocess16_clear $end
   $var wire  1 ^" eventsourceprocess16_pending $end
   $var wire  1 ]" eventsourceprocess16_status $end
   $var wire  1 ]" eventsourceprocess16_trigger $end
   $var wire  1 _" eventsourceprocess16_trigger_d $end
   $var wire  1 5 eventsourceprocess17_clear $end
   $var wire  1 b" eventsourceprocess17_pending $end
   $var wire  1 a" eventsourceprocess17_status $end
   $var wire  1 a" eventsourceprocess17_trigger $end
   $var wire  1 c" eventsourceprocess17_trigger_d $end
   $var wire  1 6 eventsourceprocess18_clear $end
   $var wire  1 f" eventsourceprocess18_pending $end
   $var wire  1 e" eventsourceprocess18_status $end
   $var wire  1 e" eventsourceprocess18_trigger $end
   $var wire  1 g" eventsourceprocess18_trigger_d $end
   $var wire  1 7 eventsourceprocess19_clear $end
   $var wire  1 j" eventsourceprocess19_pending $end
   $var wire  1 i" eventsourceprocess19_status $end
   $var wire  1 i" eventsourceprocess19_trigger $end
   $var wire  1 k" eventsourceprocess19_trigger_d $end
   $var wire  1 % eventsourceprocess1_clear $end
   $var wire  1 "" eventsourceprocess1_pending $end
   $var wire  1 !" eventsourceprocess1_status $end
   $var wire  1 !" eventsourceprocess1_trigger $end
   $var wire  1 #" eventsourceprocess1_trigger_d $end
   $var wire  1 8 eventsourceprocess20_clear $end
   $var wire  1 n" eventsourceprocess20_pending $end
   $var wire  1 m" eventsourceprocess20_status $end
   $var wire  1 m" eventsourceprocess20_trigger $end
   $var wire  1 o" eventsourceprocess20_trigger_d $end
   $var wire  1 9 eventsourceprocess21_clear $end
   $var wire  1 r" eventsourceprocess21_pending $end
   $var wire  1 q" eventsourceprocess21_status $end
   $var wire  1 q" eventsourceprocess21_trigger $end
   $var wire  1 s" eventsourceprocess21_trigger_d $end
   $var wire  1 : eventsourceprocess22_clear $end
   $var wire  1 v" eventsourceprocess22_pending $end
   $var wire  1 u" eventsourceprocess22_status $end
   $var wire  1 u" eventsourceprocess22_trigger $end
   $var wire  1 w" eventsourceprocess22_trigger_d $end
   $var wire  1 ; eventsourceprocess23_clear $end
   $var wire  1 z" eventsourceprocess23_pending $end
   $var wire  1 y" eventsourceprocess23_status $end
   $var wire  1 y" eventsourceprocess23_trigger $end
   $var wire  1 {" eventsourceprocess23_trigger_d $end
   $var wire  1 < eventsourceprocess24_clear $end
   $var wire  1 ~" eventsourceprocess24_pending $end
   $var wire  1 }" eventsourceprocess24_status $end
   $var wire  1 }" eventsourceprocess24_trigger $end
   $var wire  1 !# eventsourceprocess24_trigger_d $end
   $var wire  1 = eventsourceprocess25_clear $end
   $var wire  1 $# eventsourceprocess25_pending $end
   $var wire  1 ## eventsourceprocess25_status $end
   $var wire  1 ## eventsourceprocess25_trigger $end
   $var wire  1 %# eventsourceprocess25_trigger_d $end
   $var wire  1 > eventsourceprocess26_clear $end
   $var wire  1 (# eventsourceprocess26_pending $end
   $var wire  1 '# eventsourceprocess26_status $end
   $var wire  1 '# eventsourceprocess26_trigger $end
   $var wire  1 )# eventsourceprocess26_trigger_d $end
   $var wire  1 ? eventsourceprocess27_clear $end
   $var wire  1 ,# eventsourceprocess27_pending $end
   $var wire  1 +# eventsourceprocess27_status $end
   $var wire  1 +# eventsourceprocess27_trigger $end
   $var wire  1 -# eventsourceprocess27_trigger_d $end
   $var wire  1 @ eventsourceprocess28_clear $end
   $var wire  1 0# eventsourceprocess28_pending $end
   $var wire  1 /# eventsourceprocess28_status $end
   $var wire  1 /# eventsourceprocess28_trigger $end
   $var wire  1 1# eventsourceprocess28_trigger_d $end
   $var wire  1 A eventsourceprocess29_clear $end
   $var wire  1 4# eventsourceprocess29_pending $end
   $var wire  1 3# eventsourceprocess29_status $end
   $var wire  1 3# eventsourceprocess29_trigger $end
   $var wire  1 5# eventsourceprocess29_trigger_d $end
   $var wire  1 & eventsourceprocess2_clear $end
   $var wire  1 &" eventsourceprocess2_pending $end
   $var wire  1 %" eventsourceprocess2_status $end
   $var wire  1 %" eventsourceprocess2_trigger $end
   $var wire  1 '" eventsourceprocess2_trigger_d $end
   $var wire  1 B eventsourceprocess30_clear $end
   $var wire  1 8# eventsourceprocess30_pending $end
   $var wire  1 7# eventsourceprocess30_status $end
   $var wire  1 7# eventsourceprocess30_trigger $end
   $var wire  1 9# eventsourceprocess30_trigger_d $end
   $var wire  1 C eventsourceprocess31_clear $end
   $var wire  1 <# eventsourceprocess31_pending $end
   $var wire  1 ;# eventsourceprocess31_status $end
   $var wire  1 ;# eventsourceprocess31_trigger $end
   $var wire  1 =# eventsourceprocess31_trigger_d $end
   $var wire  1 ' eventsourceprocess3_clear $end
   $var wire  1 *" eventsourceprocess3_pending $end
   $var wire  1 )" eventsourceprocess3_status $end
   $var wire  1 )" eventsourceprocess3_trigger $end
   $var wire  1 +" eventsourceprocess3_trigger_d $end
   $var wire  1 ( eventsourceprocess4_clear $end
   $var wire  1 ." eventsourceprocess4_pending $end
   $var wire  1 -" eventsourceprocess4_status $end
   $var wire  1 -" eventsourceprocess4_trigger $end
   $var wire  1 /" eventsourceprocess4_trigger_d $end
   $var wire  1 ) eventsourceprocess5_clear $end
   $var wire  1 2" eventsourceprocess5_pending $end
   $var wire  1 1" eventsourceprocess5_status $end
   $var wire  1 1" eventsourceprocess5_trigger $end
   $var wire  1 3" eventsourceprocess5_trigger_d $end
   $var wire  1 * eventsourceprocess6_clear $end
   $var wire  1 6" eventsourceprocess6_pending $end
   $var wire  1 5" eventsourceprocess6_status $end
   $var wire  1 5" eventsourceprocess6_trigger $end
   $var wire  1 7" eventsourceprocess6_trigger_d $end
   $var wire  1 + eventsourceprocess7_clear $end
   $var wire  1 :" eventsourceprocess7_pending $end
   $var wire  1 9" eventsourceprocess7_status $end
   $var wire  1 9" eventsourceprocess7_trigger $end
   $var wire  1 ;" eventsourceprocess7_trigger_d $end
   $var wire  1 , eventsourceprocess8_clear $end
   $var wire  1 >" eventsourceprocess8_pending $end
   $var wire  1 =" eventsourceprocess8_status $end
   $var wire  1 =" eventsourceprocess8_trigger $end
   $var wire  1 ?" eventsourceprocess8_trigger_d $end
   $var wire  1 - eventsourceprocess9_clear $end
   $var wire  1 B" eventsourceprocess9_pending $end
   $var wire  1 A" eventsourceprocess9_status $end
   $var wire  1 A" eventsourceprocess9_trigger $end
   $var wire  1 C" eventsourceprocess9_trigger_d $end
   $var wire  1 B# finish_r $end
   $var wire  1 A# finish_re $end
   $var wire  1 $3 finish_w $end
   $var wire  1 C# finish_we $end
   $var wire 32 M2 gpio_i [31:0] $end
   $var wire 32 J gpio_o [31:0] $end
   $var wire 32 I gpio_oe [31:0] $end
   $var wire  1 S& grant $end
   $var wire  1 \ ibus_ack $end
   $var wire 30 X ibus_adr [29:0] $end
   $var wire  2 %3 ibus_bte [1:0] $end
   $var wire  3 ] ibus_cti [2:0] $end
   $var wire  1 Z ibus_cyc $end
   $var wire 32 Y ibus_dat_r [31:0] $end
   $var wire 32 "3 ibus_dat_w [31:0] $end
   $var wire  1 $3 ibus_err $end
   $var wire  4 #3 ibus_sel [3:0] $end
   $var wire  1 [ ibus_stb $end
   $var wire  1 $3 ibus_we $end
   $var wire  1 z! in_pads_n_d0 $end
   $var wire  1 ~! in_pads_n_d1 $end
   $var wire  1 D" in_pads_n_d10 $end
   $var wire  1 H" in_pads_n_d11 $end
   $var wire  1 L" in_pads_n_d12 $end
   $var wire  1 P" in_pads_n_d13 $end
   $var wire  1 T" in_pads_n_d14 $end
   $var wire  1 X" in_pads_n_d15 $end
   $var wire  1 \" in_pads_n_d16 $end
   $var wire  1 `" in_pads_n_d17 $end
   $var wire  1 d" in_pads_n_d18 $end
   $var wire  1 h" in_pads_n_d19 $end
   $var wire  1 $" in_pads_n_d2 $end
   $var wire  1 l" in_pads_n_d20 $end
   $var wire  1 p" in_pads_n_d21 $end
   $var wire  1 t" in_pads_n_d22 $end
   $var wire  1 x" in_pads_n_d23 $end
   $var wire  1 |" in_pads_n_d24 $end
   $var wire  1 "# in_pads_n_d25 $end
   $var wire  1 &# in_pads_n_d26 $end
   $var wire  1 *# in_pads_n_d27 $end
   $var wire  1 .# in_pads_n_d28 $end
   $var wire  1 2# in_pads_n_d29 $end
   $var wire  1 (" in_pads_n_d3 $end
   $var wire  1 6# in_pads_n_d30 $end
   $var wire  1 :# in_pads_n_d31 $end
   $var wire  1 ," in_pads_n_d4 $end
   $var wire  1 0" in_pads_n_d5 $end
   $var wire  1 4" in_pads_n_d6 $end
   $var wire  1 8" in_pads_n_d7 $end
   $var wire  1 <" in_pads_n_d8 $end
   $var wire  1 @" in_pads_n_d9 $end
   $var wire  1 s! in_re $end
   $var wire 32 q! in_status [31:0] $end
   $var wire  1 r! in_we $end
   $var wire  1 K int_rst $end
   $var wire  1 q interface0_ram_bus_ack $end
   $var wire 30 e interface0_ram_bus_adr [29:0] $end
   $var wire  2 # interface0_ram_bus_bte [1:0] $end
   $var wire  3 m interface0_ram_bus_cti [2:0] $end
   $var wire  1 p interface0_ram_bus_cyc $end
   $var wire 32 o interface0_ram_bus_dat_r [31:0] $end
   $var wire 32 f interface0_ram_bus_dat_w [31:0] $end
   $var wire  1 $3 interface0_ram_bus_err $end
   $var wire  4 h interface0_ram_bus_sel [3:0] $end
   $var wire  1 j interface0_ram_bus_stb $end
   $var wire  1 l interface0_ram_bus_we $end
   $var wire  1 v interface1_ram_bus_ack $end
   $var wire 30 e interface1_ram_bus_adr [29:0] $end
   $var wire  2 # interface1_ram_bus_bte [1:0] $end
   $var wire  3 m interface1_ram_bus_cti [2:0] $end
   $var wire  1 u interface1_ram_bus_cyc $end
   $var wire 32 t interface1_ram_bus_dat_r [31:0] $end
   $var wire 32 f interface1_ram_bus_dat_w [31:0] $end
   $var wire  1 $3 interface1_ram_bus_err $end
   $var wire  4 h interface1_ram_bus_sel [3:0] $end
   $var wire  1 j interface1_ram_bus_stb $end
   $var wire  1 l interface1_ram_bus_we $end
   $var wire 32 W interrupt [31:0] $end
   $var wire  1 $3 irq $end
   $var wire 14 j( main_ram_adr0 [13:0] $end
   $var wire  6 k( mem_adr0 [5:0] $end
   $var wire  1 w! mode_re $end
   $var wire 32 v! mode_storage [31:0] $end
   $var wire  1 z' multiregimpl0_regs0 $end
   $var wire  1 {' multiregimpl0_regs1 $end
   $var wire  1 0( multiregimpl10_regs0 $end
   $var wire  1 1( multiregimpl10_regs1 $end
   $var wire  1 2( multiregimpl11_regs0 $end
   $var wire  1 3( multiregimpl11_regs1 $end
   $var wire  1 4( multiregimpl12_regs0 $end
   $var wire  1 5( multiregimpl12_regs1 $end
   $var wire  1 6( multiregimpl13_regs0 $end
   $var wire  1 7( multiregimpl13_regs1 $end
   $var wire  1 8( multiregimpl14_regs0 $end
   $var wire  1 9( multiregimpl14_regs1 $end
   $var wire  1 :( multiregimpl15_regs0 $end
   $var wire  1 ;( multiregimpl15_regs1 $end
   $var wire  1 <( multiregimpl16_regs0 $end
   $var wire  1 =( multiregimpl16_regs1 $end
   $var wire  1 >( multiregimpl17_regs0 $end
   $var wire  1 ?( multiregimpl17_regs1 $end
   $var wire  1 @( multiregimpl18_regs0 $end
   $var wire  1 A( multiregimpl18_regs1 $end
   $var wire  1 B( multiregimpl19_regs0 $end
   $var wire  1 C( multiregimpl19_regs1 $end
   $var wire  1 |' multiregimpl1_regs0 $end
   $var wire  1 }' multiregimpl1_regs1 $end
   $var wire  1 D( multiregimpl20_regs0 $end
   $var wire  1 E( multiregimpl20_regs1 $end
   $var wire  1 F( multiregimpl21_regs0 $end
   $var wire  1 G( multiregimpl21_regs1 $end
   $var wire  1 H( multiregimpl22_regs0 $end
   $var wire  1 I( multiregimpl22_regs1 $end
   $var wire  1 J( multiregimpl23_regs0 $end
   $var wire  1 K( multiregimpl23_regs1 $end
   $var wire  1 L( multiregimpl24_regs0 $end
   $var wire  1 M( multiregimpl24_regs1 $end
   $var wire  1 N( multiregimpl25_regs0 $end
   $var wire  1 O( multiregimpl25_regs1 $end
   $var wire  1 P( multiregimpl26_regs0 $end
   $var wire  1 Q( multiregimpl26_regs1 $end
   $var wire  1 R( multiregimpl27_regs0 $end
   $var wire  1 S( multiregimpl27_regs1 $end
   $var wire  1 T( multiregimpl28_regs0 $end
   $var wire  1 U( multiregimpl28_regs1 $end
   $var wire  1 V( multiregimpl29_regs0 $end
   $var wire  1 W( multiregimpl29_regs1 $end
   $var wire  1 ~' multiregimpl2_regs0 $end
   $var wire  1 !( multiregimpl2_regs1 $end
   $var wire  1 X( multiregimpl30_regs0 $end
   $var wire  1 Y( multiregimpl30_regs1 $end
   $var wire  1 Z( multiregimpl31_regs0 $end
   $var wire  1 [( multiregimpl31_regs1 $end
   $var wire  1 \( multiregimpl32_regs0 $end
   $var wire  1 Z# multiregimpl32_regs1 $end
   $var wire  1 ]( multiregimpl33_regs0 $end
   $var wire  1 v# multiregimpl33_regs1 $end
   $var wire  1 ^( multiregimpl34_regs0 $end
   $var wire  1 ^# multiregimpl34_regs1 $end
   $var wire  5 _( multiregimpl35_regs0 [4:0] $end
   $var wire  5 R$ multiregimpl35_regs1 [4:0] $end
   $var wire  5 `( multiregimpl36_regs0 [4:0] $end
   $var wire  5 S$ multiregimpl36_regs1 [4:0] $end
   $var wire 16 a( multiregimpl37_regs0 [15:0] $end
   $var wire 16 j$ multiregimpl37_regs1 [15:0] $end
   $var wire  1 b( multiregimpl38_regs0 $end
   $var wire  1 |$ multiregimpl38_regs1 $end
   $var wire 10 c( multiregimpl39_regs0 [9:0] $end
   $var wire 10 ~$ multiregimpl39_regs1 [9:0] $end
   $var wire  1 "( multiregimpl3_regs0 $end
   $var wire  1 #( multiregimpl3_regs1 $end
   $var wire 10 d( multiregimpl40_regs0 [9:0] $end
   $var wire 10 !% multiregimpl40_regs1 [9:0] $end
   $var wire  1 e( multiregimpl41_regs0 $end
   $var wire  1 o$ multiregimpl41_regs1 $end
   $var wire 10 f( multiregimpl42_regs0 [9:0] $end
   $var wire 10 v$ multiregimpl42_regs1 [9:0] $end
   $var wire  3 g( multiregimpl43_regs0 [2:0] $end
   $var wire  3 '& multiregimpl43_regs1 [2:0] $end
   $var wire  3 h( multiregimpl44_regs0 [2:0] $end
   $var wire  3 (& multiregimpl44_regs1 [2:0] $end
   $var wire  1 $( multiregimpl4_regs0 $end
   $var wire  1 %( multiregimpl4_regs1 $end
   $var wire  1 &( multiregimpl5_regs0 $end
   $var wire  1 '( multiregimpl5_regs1 $end
   $var wire  1 (( multiregimpl6_regs0 $end
   $var wire  1 )( multiregimpl6_regs1 $end
   $var wire  1 *( multiregimpl7_regs0 $end
   $var wire  1 +( multiregimpl7_regs1 $end
   $var wire  1 ,( multiregimpl8_regs0 $end
   $var wire  1 -( multiregimpl8_regs1 $end
   $var wire  1 .( multiregimpl9_regs0 $end
   $var wire  1 /( multiregimpl9_regs1 $end
   $var wire  1 $3 mux_first $end
   $var wire  1 $3 mux_last $end
   $var wire 204 E# mux_payload_data [203:0] $end
   $var wire  1 $3 mux_payload_hit $end
   $var wire  1 D# mux_ready $end
   $var wire  1 N# mux_source_first $end
   $var wire  1 O# mux_source_last $end
   $var wire 204 P# mux_source_payload_data [203:0] $end
   $var wire  1 W# mux_source_payload_hit $end
   $var wire  1 M# mux_source_ready $end
   $var wire  1 L# mux_source_valid $end
   $var wire  1 &3 mux_valid $end
   $var wire  1 Z# mux_value $end
   $var wire  1 Y# mux_value_re $end
   $var wire  1 X# mux_value_storage $end
   $var wire  1 p! oe_re $end
   $var wire 32 o! oe_storage [31:0] $end
   $var wire  1 u! out_re $end
   $var wire 32 t! out_storage [31:0] $end
   $var wire  1 D2 por_clk $end
   $var wire  1 k ram_bus_ack $end
   $var wire 30 e ram_bus_adr [29:0] $end
   $var wire  2 # ram_bus_bte [1:0] $end
   $var wire  3 m ram_bus_cti [2:0] $end
   $var wire  1 i ram_bus_cyc $end
   $var wire 32 g ram_bus_dat_r [31:0] $end
   $var wire 32 f ram_bus_dat_w [31:0] $end
   $var wire  1 $3 ram_bus_err $end
   $var wire  4 h ram_bus_sel [3:0] $end
   $var wire  1 j ram_bus_stb $end
   $var wire  1 l ram_bus_we $end
   $var wire  2 R& request [1:0] $end
   $var wire  1 V reset $end
   $var wire  1 O reset_re $end
   $var wire  2 N reset_storage [1:0] $end
   $var wire 32 g rom_dat0 [31:0] $end
   $var wire  1 D2 scope_clk $end
   $var wire  1 $3 scope_rst $end
   $var wire  1 Q scratch_re $end
   $var wire 32 P scratch_storage [31:0] $end
   $var wire  8 J2 serial_sink_data [7:0] $end
   $var wire  1 H serial_sink_ready $end
   $var wire  1 H2 serial_sink_valid $end
   $var wire  8 G serial_source_data [7:0] $end
   $var wire  1 F2 serial_source_ready $end
   $var wire  1 F serial_source_valid $end
   $var wire  1 Q& shared_ack $end
   $var wire 30 e shared_adr [29:0] $end
   $var wire  2 # shared_bte [1:0] $end
   $var wire  3 m shared_cti [2:0] $end
   $var wire  1 P& shared_cyc $end
   $var wire 32 Y shared_dat_r [31:0] $end
   $var wire 32 f shared_dat_w [31:0] $end
   $var wire  1 $3 shared_err $end
   $var wire  4 h shared_sel [3:0] $end
   $var wire  1 j shared_stb $end
   $var wire  1 l shared_we $end
   $var wire  1 @# sim_marker_re $end
   $var wire  8 ?# sim_marker_storage [7:0] $end
   $var wire  1 E sim_trace $end
   $var wire  1 ># sim_trace_re $end
   $var wire  1 E sim_trace_storage $end
   $var wire 14 I& simsoc_adr [13:0] $end
   $var wire 32 L& simsoc_dat_r [31:0] $end
   $var wire 32 K& simsoc_dat_w [31:0] $end
   $var wire  1 {! simsoc_i00 $end
   $var wire  1 |! simsoc_i01 $end
   $var wire  1 !" simsoc_i10 $end
   $var wire  1 E" simsoc_i100 $end
   $var wire  1 F" simsoc_i101 $end
   $var wire  1 "" simsoc_i11 $end
   $var wire  1 I" simsoc_i110 $end
   $var wire  1 J" simsoc_i111 $end
   $var wire  1 M" simsoc_i120 $end
   $var wire  1 N" simsoc_i121 $end
   $var wire  1 Q" simsoc_i130 $end
   $var wire  1 R" simsoc_i131 $end
   $var wire  1 U" simsoc_i140 $end
   $var wire  1 V" simsoc_i141 $end
   $var wire  1 Y" simsoc_i150 $end
   $var wire  1 Z" simsoc_i151 $end
   $var wire  1 ]" simsoc_i160 $end
   $var wire  1 ^" simsoc_i161 $end
   $var wire  1 a" simsoc_i170 $end
   $var wire  1 b" simsoc_i171 $end
   $var wire  1 e" simsoc_i180 $end
   $var wire  1 f" simsoc_i181 $end
   $var wire  1 i" simsoc_i190 $end
   $var wire  1 j" simsoc_i191 $end
   $var wire  1 %" simsoc_i20 $end
   $var wire  1 m" simsoc_i200 $end
   $var wire  1 n" simsoc_i201 $end
   $var wire  1 &" simsoc_i21 $end
   $var wire  1 q" simsoc_i210 $end
   $var wire  1 r" simsoc_i211 $end
   $var wire  1 u" simsoc_i220 $end
   $var wire  1 v" simsoc_i221 $end
   $var wire  1 y" simsoc_i230 $end
   $var wire  1 z" simsoc_i231 $end
   $var wire  1 }" simsoc_i240 $end
   $var wire  1 ~" simsoc_i241 $end
   $var wire  1 ## simsoc_i250 $end
   $var wire  1 $# simsoc_i251 $end
   $var wire  1 '# simsoc_i260 $end
   $var wire  1 (# simsoc_i261 $end
   $var wire  1 +# simsoc_i270 $end
   $var wire  1 ,# simsoc_i271 $end
   $var wire  1 /# simsoc_i280 $end
   $var wire  1 0# simsoc_i281 $end
   $var wire  1 3# simsoc_i290 $end
   $var wire  1 4# simsoc_i291 $end
   $var wire  1 )" simsoc_i30 $end
   $var wire  1 7# simsoc_i300 $end
   $var wire  1 8# simsoc_i301 $end
   $var wire  1 *" simsoc_i31 $end
   $var wire  1 ;# simsoc_i310 $end
   $var wire  1 <# simsoc_i311 $end
   $var wire  1 -" simsoc_i40 $end
   $var wire  1 ." simsoc_i41 $end
   $var wire  1 1" simsoc_i50 $end
   $var wire  1 2" simsoc_i51 $end
   $var wire  1 5" simsoc_i60 $end
   $var wire  1 6" simsoc_i61 $end
   $var wire  1 9" simsoc_i70 $end
   $var wire  1 :" simsoc_i71 $end
   $var wire  1 =" simsoc_i80 $end
   $var wire  1 >" simsoc_i81 $end
   $var wire  1 A" simsoc_i90 $end
   $var wire  1 B" simsoc_i91 $end
   $var wire  2 w' simsoc_litescopeanalyzer_next_state [1:0] $end
   $var wire  2 v' simsoc_litescopeanalyzer_state [1:0] $end
   $var wire 32 "3 simsoc_r [31:0] $end
   $var wire  1 $3 simsoc_re $end
   $var wire 32 "3 simsoc_status [31:0] $end
   $var wire 32 "3 simsoc_storage [31:0] $end
   $var wire  1 J& simsoc_we $end
   $var wire  1 y' simsoc_wishbone2csr_next_state $end
   $var wire  1 x' simsoc_wishbone2csr_state $end
   $var wire  1 O& simsoc_wishbone_ack $end
   $var wire 30 e simsoc_wishbone_adr [29:0] $end
   $var wire  2 # simsoc_wishbone_bte [1:0] $end
   $var wire  3 m simsoc_wishbone_cti [2:0] $end
   $var wire  1 N& simsoc_wishbone_cyc $end
   $var wire 32 M& simsoc_wishbone_dat_r [31:0] $end
   $var wire 32 f simsoc_wishbone_dat_w [31:0] $end
   $var wire  1 $3 simsoc_wishbone_err $end
   $var wire  4 h simsoc_wishbone_sel [3:0] $end
   $var wire  1 j simsoc_wishbone_stb $end
   $var wire  1 l simsoc_wishbone_we $end
   $var wire  1 y sink_first $end
   $var wire  1 z sink_last $end
   $var wire  8 G sink_payload_data [7:0] $end
   $var wire  1 F2 sink_ready $end
   $var wire  1 F sink_valid $end
   $var wire  4 T& slave_sel [3:0] $end
   $var wire  4 U& slave_sel_r [3:0] $end
   $var wire  1 L soc_rst $end
   $var wire  1 $3 source_first $end
   $var wire  1 $3 source_last $end
   $var wire  8 J2 source_payload_data [7:0] $end
   $var wire  1 H source_ready $end
   $var wire  1 H2 source_valid $end
   $var wire 11 r sram0_adr [10:0] $end
   $var wire  1 $3 sram0_adr_burst $end
   $var wire 32 o sram0_dat_r [31:0] $end
   $var wire 32 f sram0_dat_w [31:0] $end
   $var wire  4 s sram0_we [3:0] $end
   $var wire 14 w sram1_adr [13:0] $end
   $var wire  1 $3 sram1_adr_burst $end
   $var wire 32 t sram1_dat_r [31:0] $end
   $var wire 32 f sram1_dat_w [31:0] $end
   $var wire  4 x sram1_we [3:0] $end
   $var wire 11 i( sram_adr0 [10:0] $end
   $var wire 10 l( storage(0) [9:0] $end
   $var wire 10 m( storage(1) [9:0] $end
   $var wire 10 v( storage(10) [9:0] $end
   $var wire 10 w( storage(11) [9:0] $end
   $var wire 10 x( storage(12) [9:0] $end
   $var wire 10 y( storage(13) [9:0] $end
   $var wire 10 z( storage(14) [9:0] $end
   $var wire 10 {( storage(15) [9:0] $end
   $var wire 10 n( storage(2) [9:0] $end
   $var wire 10 o( storage(3) [9:0] $end
   $var wire 10 p( storage(4) [9:0] $end
   $var wire 10 q( storage(5) [9:0] $end
   $var wire 10 r( storage(6) [9:0] $end
   $var wire 10 s( storage(7) [9:0] $end
   $var wire 10 t( storage(8) [9:0] $end
   $var wire 10 u( storage(9) [9:0] $end
   $var wire 10 |( storage_1(0) [9:0] $end
   $var wire 10 }( storage_1(1) [9:0] $end
   $var wire 10 () storage_1(10) [9:0] $end
   $var wire 10 )) storage_1(11) [9:0] $end
   $var wire 10 *) storage_1(12) [9:0] $end
   $var wire 10 +) storage_1(13) [9:0] $end
   $var wire 10 ,) storage_1(14) [9:0] $end
   $var wire 10 -) storage_1(15) [9:0] $end
   $var wire 10 ~( storage_1(2) [9:0] $end
   $var wire 10 !) storage_1(3) [9:0] $end
   $var wire 10 ") storage_1(4) [9:0] $end
   $var wire 10 #) storage_1(5) [9:0] $end
   $var wire 10 $) storage_1(6) [9:0] $end
   $var wire 10 %) storage_1(7) [9:0] $end
   $var wire 10 &) storage_1(8) [9:0] $end
   $var wire 10 ') storage_1(9) [9:0] $end
   $var wire 10 T! storage_1_dat0 [9:0] $end
   $var wire 10 O! storage_1_dat1 [9:0] $end
   $var wire 410 .) storage_2(0) [409:0] $end
   $var wire 410 ;) storage_2(1) [409:0] $end
   $var wire 410 R* storage_2(10) [409:0] $end
   $var wire 410 _* storage_2(11) [409:0] $end
   $var wire 410 l* storage_2(12) [409:0] $end
   $var wire 410 y* storage_2(13) [409:0] $end
   $var wire 410 (+ storage_2(14) [409:0] $end
   $var wire 410 5+ storage_2(15) [409:0] $end
   $var wire 410 H) storage_2(2) [409:0] $end
   $var wire 410 U) storage_2(3) [409:0] $end
   $var wire 410 b) storage_2(4) [409:0] $end
   $var wire 410 o) storage_2(5) [409:0] $end
   $var wire 410 |) storage_2(6) [409:0] $end
   $var wire 410 +* storage_2(7) [409:0] $end
   $var wire 410 8* storage_2(8) [409:0] $end
   $var wire 410 E* storage_2(9) [409:0] $end
   $var wire 410 U$ storage_2_dat0 [409:0] $end
   $var wire 410 ;$ storage_2_dat1 [409:0] $end
   $var wire 206 N% storage_3_dat0 [205:0] $end
   $var wire 206 C% storage_3_dat1 [205:0] $end
   $var wire 206 B+ storage_4(0) [205:0] $end
   $var wire 206 I+ storage_4(1) [205:0] $end
   $var wire 206 P+ storage_4(2) [205:0] $end
   $var wire 206 W+ storage_4(3) [205:0] $end
   $var wire 206 *& storage_4_dat0 [205:0] $end
   $var wire 206 t% storage_4_dat1 [205:0] $end
   $var wire 206 m% storage_cdc_asyncfifo_din [205:0] $end
   $var wire 206 t% storage_cdc_asyncfifo_dout [205:0] $end
   $var wire  1 c% storage_cdc_asyncfifo_re $end
   $var wire  1 b% storage_cdc_asyncfifo_readable $end
   $var wire  1 W% storage_cdc_asyncfifo_we $end
   $var wire  1 X% storage_cdc_asyncfifo_writable $end
   $var wire  3 (& storage_cdc_consume_wdomain [2:0] $end
   $var wire  1 Y% storage_cdc_fifo_in_first $end
   $var wire  1 Z% storage_cdc_fifo_in_last $end
   $var wire 204 [% storage_cdc_fifo_in_payload_data [203:0] $end
   $var wire  1 d% storage_cdc_fifo_out_first $end
   $var wire  1 e% storage_cdc_fifo_out_last $end
   $var wire 204 f% storage_cdc_fifo_out_payload_data [203:0] $end
   $var wire  1 {% storage_cdc_graycounter0_ce $end
   $var wire  3 |% storage_cdc_graycounter0_q [2:0] $end
   $var wire  3 ~% storage_cdc_graycounter0_q_binary [2:0] $end
   $var wire  3 }% storage_cdc_graycounter0_q_next [2:0] $end
   $var wire  3 !& storage_cdc_graycounter0_q_next_binary [2:0] $end
   $var wire  1 "& storage_cdc_graycounter1_ce $end
   $var wire  3 #& storage_cdc_graycounter1_q [2:0] $end
   $var wire  3 %& storage_cdc_graycounter1_q_binary [2:0] $end
   $var wire  3 $& storage_cdc_graycounter1_q_next [2:0] $end
   $var wire  3 && storage_cdc_graycounter1_q_next_binary [2:0] $end
   $var wire  3 '& storage_cdc_produce_rdomain [2:0] $end
   $var wire  2 1& storage_cdc_rdport_adr [1:0] $end
   $var wire 206 t% storage_cdc_rdport_dat_r [205:0] $end
   $var wire  1 Y% storage_cdc_sink_first $end
   $var wire  1 Z% storage_cdc_sink_last $end
   $var wire 204 [% storage_cdc_sink_payload_data [203:0] $end
   $var wire  1 X% storage_cdc_sink_ready $end
   $var wire  1 W% storage_cdc_sink_valid $end
   $var wire  1 d% storage_cdc_source_first $end
   $var wire  1 e% storage_cdc_source_last $end
   $var wire 204 f% storage_cdc_source_payload_data [203:0] $end
   $var wire  1 c% storage_cdc_source_ready $end
   $var wire  1 b% storage_cdc_source_valid $end
   $var wire  2 )& storage_cdc_wrport_adr [1:0] $end
   $var wire 206 *& storage_cdc_wrport_dat_r [205:0] $end
   $var wire 206 m% storage_cdc_wrport_dat_w [205:0] $end
   $var wire  1 {% storage_cdc_wrport_we $end
   $var wire  1 H& storage_converter_first $end
   $var wire  1 F& storage_converter_last $end
   $var wire  3 G& storage_converter_mux [2:0] $end
   $var wire  1 d% storage_converter_sink_first $end
   $var wire  1 e% storage_converter_sink_last $end
   $var wire 224 ?& storage_converter_sink_payload_data [223:0] $end
   $var wire  1 c% storage_converter_sink_ready $end
   $var wire  1 b% storage_converter_sink_valid $end
   $var wire  1 6& storage_converter_source_first $end
   $var wire  1 7& storage_converter_source_last $end
   $var wire 32 y$ storage_converter_source_payload_data [31:0] $end
   $var wire  1 F& storage_converter_source_payload_valid_token_count $end
   $var wire  1 5& storage_converter_source_ready $end
   $var wire  1 b% storage_converter_source_valid $end
   $var wire 10 4& storage_count [9:0] $end
   $var wire 10 H! storage_dat0 [9:0] $end
   $var wire 10 C! storage_dat1 [9:0] $end
   $var wire  1 "% storage_done0 $end
   $var wire  1 3& storage_done1 $end
   $var wire  1 q$ storage_done_re $end
   $var wire  1 o$ storage_done_status $end
   $var wire  1 p$ storage_done_we $end
   $var wire  1 |$ storage_enable $end
   $var wire  1 }$ storage_enable_d $end
   $var wire  1 n$ storage_enable_re $end
   $var wire  1 m$ storage_enable_storage $end
   $var wire 10 ~$ storage_length [9:0] $end
   $var wire  1 s$ storage_length_re $end
   $var wire 10 r$ storage_length_storage [9:0] $end
   $var wire 10 #% storage_level [9:0] $end
   $var wire  9 L% storage_mem_consume [8:0] $end
   $var wire  1 {$ storage_mem_data_re $end
   $var wire 32 y$ storage_mem_data_status [31:0] $end
   $var wire  1 z$ storage_mem_data_we $end
   $var wire  1 V% storage_mem_do_read $end
   $var wire  1 &% storage_mem_fifo_in_first $end
   $var wire  1 '% storage_mem_fifo_in_last $end
   $var wire 204 (% storage_mem_fifo_in_payload_data [203:0] $end
   $var wire  1 1% storage_mem_fifo_out_first $end
   $var wire  1 2% storage_mem_fifo_out_last $end
   $var wire 204 3% storage_mem_fifo_out_payload_data [203:0] $end
   $var wire 10 J% storage_mem_level0 [9:0] $end
   $var wire 10 #% storage_mem_level1 [9:0] $end
   $var wire  1 x$ storage_mem_level_re $end
   $var wire 10 v$ storage_mem_level_status [9:0] $end
   $var wire  1 w$ storage_mem_level_we $end
   $var wire  9 K% storage_mem_produce [8:0] $end
   $var wire  9 L% storage_mem_rdport_adr [8:0] $end
   $var wire 206 C% storage_mem_rdport_dat_r [205:0] $end
   $var wire  1 V% storage_mem_rdport_re $end
   $var wire  1 0% storage_mem_re $end
   $var wire  1 /% storage_mem_readable $end
   $var wire  1 $3 storage_mem_replace $end
   $var wire  1 &% storage_mem_sink_first $end
   $var wire  1 '% storage_mem_sink_last $end
   $var wire 204 (% storage_mem_sink_payload_data [203:0] $end
   $var wire  1 %% storage_mem_sink_ready $end
   $var wire  1 $% storage_mem_sink_valid $end
   $var wire  1 1% storage_mem_source_first $end
   $var wire  1 2% storage_mem_source_last $end
   $var wire 204 3% storage_mem_source_payload_data [203:0] $end
   $var wire  1 0% storage_mem_source_ready $end
   $var wire  1 /% storage_mem_source_valid $end
   $var wire 206 <% storage_mem_syncfifo_din [205:0] $end
   $var wire 206 C% storage_mem_syncfifo_dout [205:0] $end
   $var wire  1 :% storage_mem_syncfifo_re $end
   $var wire  1 ;% storage_mem_syncfifo_readable $end
   $var wire  1 $% storage_mem_syncfifo_we $end
   $var wire  1 %% storage_mem_syncfifo_writable $end
   $var wire  9 M% storage_mem_wrport_adr [8:0] $end
   $var wire 206 N% storage_mem_wrport_dat_r [205:0] $end
   $var wire 206 <% storage_mem_wrport_dat_w [205:0] $end
   $var wire  1 U% storage_mem_wrport_we $end
   $var wire 10 !% storage_offset [9:0] $end
   $var wire  1 u$ storage_offset_re $end
   $var wire 10 t$ storage_offset_storage [9:0] $end
   $var wire  1 6& storage_read_source_first $end
   $var wire  1 7& storage_read_source_last $end
   $var wire 204 8& storage_read_source_payload_data [203:0] $end
   $var wire  1 5& storage_read_source_ready $end
   $var wire  1 b% storage_read_source_valid $end
   $var wire  1 N# storage_sink_sink_first $end
   $var wire  1 O# storage_sink_sink_last $end
   $var wire 204 P# storage_sink_sink_payload_data [203:0] $end
   $var wire  1 [# storage_sink_sink_payload_hit $end
   $var wire  1 M# storage_sink_sink_ready $end
   $var wire  1 g$ storage_sink_sink_valid $end
   $var wire  1 6& storage_source_source_first $end
   $var wire  1 7& storage_source_source_last $end
   $var wire 32 y$ storage_source_source_payload_data [31:0] $end
   $var wire  1 5& storage_source_source_ready $end
   $var wire  1 b% storage_source_source_valid $end
   $var wire  1 2& storage_wait $end
   $var wire 16 k$ subsampler_counter [15:0] $end
   $var wire  1 l$ subsampler_done $end
   $var wire  1 N# subsampler_sink_first $end
   $var wire  1 O# subsampler_sink_last $end
   $var wire 204 P# subsampler_sink_payload_data [203:0] $end
   $var wire  1 [# subsampler_sink_payload_hit $end
   $var wire  1 M# subsampler_sink_ready $end
   $var wire  1 L# subsampler_sink_valid $end
   $var wire  1 N# subsampler_source_first $end
   $var wire  1 O# subsampler_source_last $end
   $var wire 204 P# subsampler_source_payload_data [203:0] $end
   $var wire  1 [# subsampler_source_payload_hit $end
   $var wire  1 M# subsampler_source_ready $end
   $var wire  1 g$ subsampler_source_valid $end
   $var wire 16 j$ subsampler_value [15:0] $end
   $var wire  1 i$ subsampler_value_re $end
   $var wire 16 h$ subsampler_value_storage [15:0] $end
   $var wire  1 D2 sys_clk $end
   $var wire  1 D2 sys_clk_1 $end
   $var wire  1 K sys_rst $end
   $var wire  1 \! timer_en_re $end
   $var wire  1 [! timer_en_storage $end
   $var wire  1 m! timer_enable_re $end
   $var wire  1 l! timer_enable_storage $end
   $var wire  1 b! timer_irq $end
   $var wire  1 X! timer_load_re $end
   $var wire 32 W! timer_load_storage [31:0] $end
   $var wire  1 k! timer_pending_r $end
   $var wire  1 j! timer_pending_re $end
   $var wire  1 d! timer_pending_status $end
   $var wire  1 i! timer_pending_we $end
   $var wire  1 Z! timer_reload_re $end
   $var wire 32 Y! timer_reload_storage [31:0] $end
   $var wire  1 h! timer_status_re $end
   $var wire  1 c! timer_status_status $end
   $var wire  1 g! timer_status_we $end
   $var wire  1 ^! timer_update_value_re $end
   $var wire  1 ]! timer_update_value_storage $end
   $var wire 32 n! timer_value [31:0] $end
   $var wire  1 a! timer_value_re $end
   $var wire 32 _! timer_value_status [31:0] $end
   $var wire  1 `! timer_value_we $end
   $var wire  1 c! timer_zero0 $end
   $var wire  1 d! timer_zero1 $end
   $var wire  1 l! timer_zero2 $end
   $var wire  1 e! timer_zero_clear $end
   $var wire  1 d! timer_zero_pending $end
   $var wire  1 c! timer_zero_status $end
   $var wire  1 c! timer_zero_trigger $end
   $var wire  1 f! timer_zero_trigger_d $end
   $var wire  6 f$ trigger_count [5:0] $end
   $var wire  1 x# trigger_done0 $end
   $var wire  1 e$ trigger_done1 $end
   $var wire  1 `# trigger_done_re $end
   $var wire  1 ^# trigger_done_status $end
   $var wire  1 _# trigger_done_we $end
   $var wire  1 v# trigger_enable $end
   $var wire  1 w# trigger_enable_d $end
   $var wire  1 ]# trigger_enable_re $end
   $var wire  1 \# trigger_enable_storage $end
   $var wire  1 c$ trigger_hit $end
   $var wire 410 .$ trigger_mem_asyncfifo_din [409:0] $end
   $var wire 410 ;$ trigger_mem_asyncfifo_dout [409:0] $end
   $var wire  1 {# trigger_mem_asyncfifo_re $end
   $var wire  1 z# trigger_mem_asyncfifo_readable $end
   $var wire  1 a# trigger_mem_asyncfifo_we $end
   $var wire  1 y# trigger_mem_asyncfifo_writable $end
   $var wire  5 S$ trigger_mem_consume_wdomain [4:0] $end
   $var wire  1 $3 trigger_mem_fifo_in_first $end
   $var wire  1 $3 trigger_mem_fifo_in_last $end
   $var wire 204 c# trigger_mem_fifo_in_payload_mask [203:0] $end
   $var wire 204 k# trigger_mem_fifo_in_payload_value [203:0] $end
   $var wire  1 |# trigger_mem_fifo_out_first $end
   $var wire  1 }# trigger_mem_fifo_out_last $end
   $var wire 204 ~# trigger_mem_fifo_out_payload_mask [203:0] $end
   $var wire 204 '$ trigger_mem_fifo_out_payload_value [203:0] $end
   $var wire  1 u# trigger_mem_full_re $end
   $var wire  1 s# trigger_mem_full_status $end
   $var wire  1 t# trigger_mem_full_we $end
   $var wire  1 H$ trigger_mem_graycounter0_ce $end
   $var wire  5 I$ trigger_mem_graycounter0_q [4:0] $end
   $var wire  5 K$ trigger_mem_graycounter0_q_binary [4:0] $end
   $var wire  5 J$ trigger_mem_graycounter0_q_next [4:0] $end
   $var wire  5 L$ trigger_mem_graycounter0_q_next_binary [4:0] $end
   $var wire  1 M$ trigger_mem_graycounter1_ce $end
   $var wire  5 N$ trigger_mem_graycounter1_q [4:0] $end
   $var wire  5 P$ trigger_mem_graycounter1_q_binary [4:0] $end
   $var wire  5 O$ trigger_mem_graycounter1_q_next [4:0] $end
   $var wire  5 Q$ trigger_mem_graycounter1_q_next_binary [4:0] $end
   $var wire  1 j# trigger_mem_mask_re $end
   $var wire 204 c# trigger_mem_mask_storage [203:0] $end
   $var wire  5 R$ trigger_mem_produce_rdomain [4:0] $end
   $var wire  4 b$ trigger_mem_rdport_adr [3:0] $end
   $var wire 410 ;$ trigger_mem_rdport_dat_r [409:0] $end
   $var wire  1 $3 trigger_mem_sink_first $end
   $var wire  1 $3 trigger_mem_sink_last $end
   $var wire 204 c# trigger_mem_sink_payload_mask [203:0] $end
   $var wire 204 k# trigger_mem_sink_payload_value [203:0] $end
   $var wire  1 y# trigger_mem_sink_ready $end
   $var wire  1 a# trigger_mem_sink_valid $end
   $var wire  1 |# trigger_mem_source_first $end
   $var wire  1 }# trigger_mem_source_last $end
   $var wire 204 ~# trigger_mem_source_payload_mask [203:0] $end
   $var wire 204 '$ trigger_mem_source_payload_value [203:0] $end
   $var wire  1 {# trigger_mem_source_ready $end
   $var wire  1 z# trigger_mem_source_valid $end
   $var wire  1 r# trigger_mem_value_re $end
   $var wire 204 k# trigger_mem_value_storage [203:0] $end
   $var wire  1 B# trigger_mem_write_r $end
   $var wire  1 a# trigger_mem_write_re $end
   $var wire  1 $3 trigger_mem_write_w $end
   $var wire  1 b# trigger_mem_write_we $end
   $var wire  4 T$ trigger_mem_wrport_adr [3:0] $end
   $var wire 410 U$ trigger_mem_wrport_dat_r [409:0] $end
   $var wire 410 .$ trigger_mem_wrport_dat_w [409:0] $end
   $var wire  1 H$ trigger_mem_wrport_we $end
   $var wire  1 N# trigger_sink_sink_first $end
   $var wire  1 O# trigger_sink_sink_last $end
   $var wire 204 P# trigger_sink_sink_payload_data [203:0] $end
   $var wire  1 W# trigger_sink_sink_payload_hit $end
   $var wire  1 M# trigger_sink_sink_ready $end
   $var wire  1 L# trigger_sink_sink_valid $end
   $var wire  1 N# trigger_source_source_first $end
   $var wire  1 O# trigger_source_source_last $end
   $var wire 204 P# trigger_source_source_payload_data [203:0] $end
   $var wire  1 [# trigger_source_source_payload_hit $end
   $var wire  1 M# trigger_source_source_ready $end
   $var wire  1 L# trigger_source_source_valid $end
   $var wire  1 d$ trigger_wait $end
   $var wire  1 :! uart_enable_re $end
   $var wire  2 9! uart_enable_storage [1:0] $end
   $var wire  1 '! uart_irq $end
   $var wire  2 6! uart_pending_r [1:0] $end
   $var wire  1 5! uart_pending_re $end
   $var wire  2 3! uart_pending_status [1:0] $end
   $var wire  1 4! uart_pending_we $end
   $var wire  1 ,! uart_rx0 $end
   $var wire  1 -! uart_rx1 $end
   $var wire  1 8! uart_rx2 $end
   $var wire  1 .! uart_rx_clear $end
   $var wire  4 R! uart_rx_fifo_consume [3:0] $end
   $var wire  1 U! uart_rx_fifo_do_read $end
   $var wire  1 $3 uart_rx_fifo_fifo_in_first $end
   $var wire  1 $3 uart_rx_fifo_fifo_in_last $end
   $var wire  8 J2 uart_rx_fifo_fifo_in_payload_data [7:0] $end
   $var wire  1 K! uart_rx_fifo_fifo_out_first $end
   $var wire  1 L! uart_rx_fifo_fifo_out_last $end
   $var wire  8 ~ uart_rx_fifo_fifo_out_payload_data [7:0] $end
   $var wire  5 P! uart_rx_fifo_level0 [4:0] $end
   $var wire  5 V! uart_rx_fifo_level1 [4:0] $end
   $var wire  4 Q! uart_rx_fifo_produce [3:0] $end
   $var wire  4 R! uart_rx_fifo_rdport_adr [3:0] $end
   $var wire 10 O! uart_rx_fifo_rdport_dat_r [9:0] $end
   $var wire  1 U! uart_rx_fifo_rdport_re $end
   $var wire  1 .! uart_rx_fifo_re $end
   $var wire  1 ,! uart_rx_fifo_readable $end
   $var wire  1 $3 uart_rx_fifo_replace $end
   $var wire  1 $3 uart_rx_fifo_sink_first $end
   $var wire  1 $3 uart_rx_fifo_sink_last $end
   $var wire  8 J2 uart_rx_fifo_sink_payload_data [7:0] $end
   $var wire  1 H uart_rx_fifo_sink_ready $end
   $var wire  1 H2 uart_rx_fifo_sink_valid $end
   $var wire  1 K! uart_rx_fifo_source_first $end
   $var wire  1 L! uart_rx_fifo_source_last $end
   $var wire  8 ~ uart_rx_fifo_source_payload_data [7:0] $end
   $var wire  1 .! uart_rx_fifo_source_ready $end
   $var wire  1 ,! uart_rx_fifo_source_valid $end
   $var wire 10 P2 uart_rx_fifo_syncfifo_din [9:0] $end
   $var wire 10 O! uart_rx_fifo_syncfifo_dout [9:0] $end
   $var wire  1 M! uart_rx_fifo_syncfifo_re $end
   $var wire  1 N! uart_rx_fifo_syncfifo_readable $end
   $var wire  1 H2 uart_rx_fifo_syncfifo_we $end
   $var wire  1 H uart_rx_fifo_syncfifo_writable $end
   $var wire  4 S! uart_rx_fifo_wrport_adr [3:0] $end
   $var wire 10 T! uart_rx_fifo_wrport_dat_r [9:0] $end
   $var wire 10 P2 uart_rx_fifo_wrport_dat_w [9:0] $end
   $var wire  1 Q2 uart_rx_fifo_wrport_we $end
   $var wire  1 -! uart_rx_pending $end
   $var wire  1 ,! uart_rx_status $end
   $var wire  1 ,! uart_rx_trigger $end
   $var wire  1 /! uart_rx_trigger_d $end
   $var wire  1 &! uart_rxempty_re $end
   $var wire  1 $! uart_rxempty_status $end
   $var wire  1 %! uart_rxempty_we $end
   $var wire  1 @! uart_rxfull_re $end
   $var wire  1 >! uart_rxfull_status $end
   $var wire  1 ?! uart_rxfull_we $end
   $var wire  8 | uart_rxtx_r [7:0] $end
   $var wire  1 { uart_rxtx_re $end
   $var wire  8 ~ uart_rxtx_w [7:0] $end
   $var wire  1 } uart_rxtx_we $end
   $var wire  1 2! uart_status_re $end
   $var wire  2 0! uart_status_status [1:0] $end
   $var wire  1 1! uart_status_we $end
   $var wire  1 (! uart_tx0 $end
   $var wire  1 )! uart_tx1 $end
   $var wire  1 7! uart_tx2 $end
   $var wire  1 *! uart_tx_clear $end
   $var wire  4 F! uart_tx_fifo_consume [3:0] $end
   $var wire  1 O2 uart_tx_fifo_do_read $end
   $var wire  1 $3 uart_tx_fifo_fifo_in_first $end
   $var wire  1 $3 uart_tx_fifo_fifo_in_last $end
   $var wire  8 | uart_tx_fifo_fifo_in_payload_data [7:0] $end
   $var wire  1 y uart_tx_fifo_fifo_out_first $end
   $var wire  1 z uart_tx_fifo_fifo_out_last $end
   $var wire  8 G uart_tx_fifo_fifo_out_payload_data [7:0] $end
   $var wire  5 D! uart_tx_fifo_level0 [4:0] $end
   $var wire  5 J! uart_tx_fifo_level1 [4:0] $end
   $var wire  4 E! uart_tx_fifo_produce [3:0] $end
   $var wire  4 F! uart_tx_fifo_rdport_adr [3:0] $end
   $var wire 10 C! uart_tx_fifo_rdport_dat_r [9:0] $end
   $var wire  1 O2 uart_tx_fifo_rdport_re $end
   $var wire  1 F2 uart_tx_fifo_re $end
   $var wire  1 F uart_tx_fifo_readable $end
   $var wire  1 $3 uart_tx_fifo_replace $end
   $var wire  1 $3 uart_tx_fifo_sink_first $end
   $var wire  1 $3 uart_tx_fifo_sink_last $end
   $var wire  8 | uart_tx_fifo_sink_payload_data [7:0] $end
   $var wire  1 (! uart_tx_fifo_sink_ready $end
   $var wire  1 { uart_tx_fifo_sink_valid $end
   $var wire  1 y uart_tx_fifo_source_first $end
   $var wire  1 z uart_tx_fifo_source_last $end
   $var wire  8 G uart_tx_fifo_source_payload_data [7:0] $end
   $var wire  1 F2 uart_tx_fifo_source_ready $end
   $var wire  1 F uart_tx_fifo_source_valid $end
   $var wire 10 B! uart_tx_fifo_syncfifo_din [9:0] $end
   $var wire 10 C! uart_tx_fifo_syncfifo_dout [9:0] $end
   $var wire  1 N2 uart_tx_fifo_syncfifo_re $end
   $var wire  1 A! uart_tx_fifo_syncfifo_readable $end
   $var wire  1 { uart_tx_fifo_syncfifo_we $end
   $var wire  1 (! uart_tx_fifo_syncfifo_writable $end
   $var wire  4 G! uart_tx_fifo_wrport_adr [3:0] $end
   $var wire 10 H! uart_tx_fifo_wrport_dat_r [9:0] $end
   $var wire 10 B! uart_tx_fifo_wrport_dat_w [9:0] $end
   $var wire  1 I! uart_tx_fifo_wrport_we $end
   $var wire  1 )! uart_tx_pending $end
   $var wire  1 (! uart_tx_status $end
   $var wire  1 (! uart_tx_trigger $end
   $var wire  1 +! uart_tx_trigger_d $end
   $var wire  1 =! uart_txempty_re $end
   $var wire  1 ;! uart_txempty_status $end
   $var wire  1 <! uart_txempty_we $end
   $var wire  1 #! uart_txfull_re $end
   $var wire  1 !! uart_txfull_status $end
   $var wire  1 "! uart_txfull_we $end
   $var wire  1 $3 uart_uart_sink_first $end
   $var wire  1 $3 uart_uart_sink_last $end
   $var wire  8 J2 uart_uart_sink_payload_data [7:0] $end
   $var wire  1 H uart_uart_sink_ready $end
   $var wire  1 H2 uart_uart_sink_valid $end
   $var wire  1 y uart_uart_source_first $end
   $var wire  1 z uart_uart_source_last $end
   $var wire  8 G uart_uart_source_payload_data [7:0] $end
   $var wire  1 F2 uart_uart_source_ready $end
   $var wire  1 F uart_uart_source_valid $end
   $var wire 32 "3 vexriscv [31:0] $end
   $var wire  1 V& wait_1 $end
   $scope module VexRiscv $end
    $var wire  2 (3 AluBitwiseCtrlEnum_AND_1 [1:0] $end
    $var wire  2 '3 AluBitwiseCtrlEnum_OR_1 [1:0] $end
    $var wire  2 %3 AluBitwiseCtrlEnum_XOR_1 [1:0] $end
    $var wire  2 %3 AluCtrlEnum_ADD_SUB [1:0] $end
    $var wire  2 (3 AluCtrlEnum_BITWISE [1:0] $end
    $var wire  2 '3 AluCtrlEnum_SLT_SLTU [1:0] $end
    $var wire  2 '3 BranchCtrlEnum_B [1:0] $end
    $var wire  2 %3 BranchCtrlEnum_INC [1:0] $end
    $var wire  2 (3 BranchCtrlEnum_JAL [1:0] $end
    $var wire  2 )3 BranchCtrlEnum_JALR [1:0] $end
    $var wire 32 p, BranchPlugin_branchExceptionPort_payload_badAddr [31:0] $end
    $var wire  4 :3 BranchPlugin_branchExceptionPort_payload_code [3:0] $end
    $var wire  1 %. BranchPlugin_branchExceptionPort_valid $end
    $var wire  1 $3 BranchPlugin_inDebugNoFetchFlag $end
    $var wire 32 p, BranchPlugin_jumpInterface_payload [31:0] $end
    $var wire  1 m- BranchPlugin_jumpInterface_valid $end
    $var wire  1 &3 CsrPlugin_allowEbreakException $end
    $var wire  1 &3 CsrPlugin_allowException $end
    $var wire  1 &3 CsrPlugin_allowInterrupts $end
    $var wire  1 $3 CsrPlugin_csrMapping_allowCsrSignal $end
    $var wire  1 (. CsrPlugin_csrMapping_hazardFree $end
    $var wire 32 &. CsrPlugin_csrMapping_readDataInit [31:0] $end
    $var wire 32 &. CsrPlugin_csrMapping_readDataSignal [31:0] $end
    $var wire 32 '. CsrPlugin_csrMapping_writeDataSignal [31:0] $end
    $var wire  1 _/ CsrPlugin_exception $end
    $var wire  1 +. CsrPlugin_exceptionPendings_0 $end
    $var wire  1 ,. CsrPlugin_exceptionPendings_1 $end
    $var wire  1 -. CsrPlugin_exceptionPendings_2 $end
    $var wire  1 .. CsrPlugin_exceptionPendings_3 $end
    $var wire 32 a/ CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31:0] $end
    $var wire  4 `/ CsrPlugin_exceptionPortCtrl_exceptionContext_code [3:0] $end
    $var wire  2 )3 CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege [1:0] $end
    $var wire  2 )3 CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped [1:0] $end
    $var wire  1 +. CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode $end
    $var wire  1 ,. CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute $end
    $var wire  1 -. CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory $end
    $var wire  1 .. CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack $end
    $var wire  1 \/ CsrPlugin_exceptionPortCtrl_exceptionValids_decode $end
    $var wire  1 ]/ CsrPlugin_exceptionPortCtrl_exceptionValids_execute $end
    $var wire  1 ^/ CsrPlugin_exceptionPortCtrl_exceptionValids_memory $end
    $var wire  1 _/ CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack $end
    $var wire  1 $3 CsrPlugin_forceMachineWire $end
    $var wire  1 ^2 CsrPlugin_hadException $end
    $var wire  1 X2 CsrPlugin_inWfi $end
    $var wire  1 ]2 CsrPlugin_interruptJump $end
    $var wire  4 \2 CsrPlugin_interrupt_code [3:0] $end
    $var wire  2 d/ CsrPlugin_interrupt_targetPrivilege [1:0] $end
    $var wire  1 c/ CsrPlugin_interrupt_valid $end
    $var wire 32 *. CsrPlugin_jumpInterface_payload [31:0] $end
    $var wire  1 ). CsrPlugin_jumpInterface_valid $end
    $var wire  1 $3 CsrPlugin_lastStageWasWfi $end
    $var wire  4 V/ CsrPlugin_mcause_exceptionCode [3:0] $end
    $var wire  1 U/ CsrPlugin_mcause_interrupt $end
    $var wire 64 X/ CsrPlugin_mcycle [63:0] $end
    $var wire 32 K/ CsrPlugin_mepc [31:0] $end
    $var wire  1 R/ CsrPlugin_mie_MEIE $end
    $var wire  1 T/ CsrPlugin_mie_MSIE $end
    $var wire  1 S/ CsrPlugin_mie_MTIE $end
    $var wire 64 Z/ CsrPlugin_minstret [63:0] $end
    $var wire  1 O/ CsrPlugin_mip_MEIP $end
    $var wire  1 Q/ CsrPlugin_mip_MSIP $end
    $var wire  1 P/ CsrPlugin_mip_MTIP $end
    $var wire  2 '3 CsrPlugin_misa_base [1:0] $end
    $var wire 26 =3 CsrPlugin_misa_extensions [25:0] $end
    $var wire  1 L/ CsrPlugin_mstatus_MIE $end
    $var wire  1 M/ CsrPlugin_mstatus_MPIE $end
    $var wire  2 N/ CsrPlugin_mstatus_MPP [1:0] $end
    $var wire 32 W/ CsrPlugin_mtval [31:0] $end
    $var wire 30 J/ CsrPlugin_mtvec_base [29:0] $end
    $var wire  2 I/ CsrPlugin_mtvec_mode [1:0] $end
    $var wire  1 k/ CsrPlugin_pipelineLiberator_active $end
    $var wire  1 m/ CsrPlugin_pipelineLiberator_done $end
    $var wire  1 h/ CsrPlugin_pipelineLiberator_pcValids_0 $end
    $var wire  1 i/ CsrPlugin_pipelineLiberator_pcValids_1 $end
    $var wire  1 j/ CsrPlugin_pipelineLiberator_pcValids_2 $end
    $var wire  2 )3 CsrPlugin_privilege [1:0] $end
    $var wire 32 =- CsrPlugin_selfException_payload_badAddr [31:0] $end
    $var wire  4 1. CsrPlugin_selfException_payload_code [3:0] $end
    $var wire  1 0. CsrPlugin_selfException_valid $end
    $var wire  2 o/ CsrPlugin_targetPrivilege [1:0] $end
    $var wire  1 $3 CsrPlugin_thirdPartyWake $end
    $var wire  4 p/ CsrPlugin_trapCause [3:0] $end
    $var wire 30 r/ CsrPlugin_xtvec_base [29:0] $end
    $var wire  2 q/ CsrPlugin_xtvec_mode [1:0] $end
    $var wire 32 l+ DBusCachedPlugin_exceptionBus_payload_badAddr [31:0] $end
    $var wire  4 #. DBusCachedPlugin_exceptionBus_payload_code [3:0] $end
    $var wire  1 ". DBusCachedPlugin_exceptionBus_valid $end
    $var wire  1 $3 DBusCachedPlugin_mmuBus_busy $end
    $var wire  1 $3 DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation $end
    $var wire  1 ^- DBusCachedPlugin_mmuBus_cmd_0_isStuck $end
    $var wire  1 g+ DBusCachedPlugin_mmuBus_cmd_0_isValid $end
    $var wire 32 h+ DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [31:0] $end
    $var wire  1 ~- DBusCachedPlugin_mmuBus_end $end
    $var wire  1 &3 DBusCachedPlugin_mmuBus_rsp_allowExecute $end
    $var wire  1 &3 DBusCachedPlugin_mmuBus_rsp_allowRead $end
    $var wire  1 &3 DBusCachedPlugin_mmuBus_rsp_allowWrite $end
    $var wire  1 83 DBusCachedPlugin_mmuBus_rsp_bypassTranslation $end
    $var wire  1 $3 DBusCachedPlugin_mmuBus_rsp_exception $end
    $var wire  1 i+ DBusCachedPlugin_mmuBus_rsp_isIoAccess $end
    $var wire  1 $3 DBusCachedPlugin_mmuBus_rsp_isPaging $end
    $var wire 32 h+ DBusCachedPlugin_mmuBus_rsp_physicalAddress [31:0] $end
    $var wire  1 $3 DBusCachedPlugin_mmuBus_rsp_refilling $end
    $var wire 32 F- DBusCachedPlugin_redoBranch_payload [31:0] $end
    $var wire  1 !. DBusCachedPlugin_redoBranch_valid $end
    $var wire 32 o. DBusCachedPlugin_rspCounter [31:0] $end
    $var wire  2 (3 EnvCtrlEnum_ECALL [1:0] $end
    $var wire  2 %3 EnvCtrlEnum_NONE [1:0] $end
    $var wire  2 '3 EnvCtrlEnum_XRET [1:0] $end
    $var wire  1 0/ HazardSimplePlugin_addr0Match $end
    $var wire  1 1/ HazardSimplePlugin_addr1Match $end
    $var wire  1 (/ HazardSimplePlugin_src0Hazard $end
    $var wire  1 )/ HazardSimplePlugin_src1Hazard $end
    $var wire  5 ./ HazardSimplePlugin_writeBackBuffer_payload_address [4:0] $end
    $var wire 32 // HazardSimplePlugin_writeBackBuffer_payload_data [31:0] $end
    $var wire  1 -/ HazardSimplePlugin_writeBackBuffer_valid $end
    $var wire  5 +/ HazardSimplePlugin_writeBackWrites_payload_address [4:0] $end
    $var wire 32 ,/ HazardSimplePlugin_writeBackWrites_payload_data [31:0] $end
    $var wire  1 */ HazardSimplePlugin_writeBackWrites_valid $end
    $var wire  1 w+ IBusCachedPlugin_cache_io_cpu_decode_cacheMiss $end
    $var wire 32 v+ IBusCachedPlugin_cache_io_cpu_decode_data [31:0] $end
    $var wire  1 s+ IBusCachedPlugin_cache_io_cpu_decode_error $end
    $var wire  1 b+ IBusCachedPlugin_cache_io_cpu_decode_isStuck $end
    $var wire  1 $3 IBusCachedPlugin_cache_io_cpu_decode_isUser $end
    $var wire  1 c+ IBusCachedPlugin_cache_io_cpu_decode_isValid $end
    $var wire  1 u+ IBusCachedPlugin_cache_io_cpu_decode_mmuException $end
    $var wire  1 t+ IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling $end
    $var wire 32 x+ IBusCachedPlugin_cache_io_cpu_decode_physicalAddress [31:0] $end
    $var wire 32 r+ IBusCachedPlugin_cache_io_cpu_fetch_data [31:0] $end
    $var wire  1 *3 IBusCachedPlugin_cache_io_cpu_fetch_isRemoved $end
    $var wire  1 b+ IBusCachedPlugin_cache_io_cpu_fetch_isStuck $end
    $var wire  1 a+ IBusCachedPlugin_cache_io_cpu_fetch_isValid $end
    $var wire 32 R2 IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress [31:0] $end
    $var wire  1 d+ IBusCachedPlugin_cache_io_cpu_fill_valid $end
    $var wire  1 q+ IBusCachedPlugin_cache_io_cpu_prefetch_haltIt $end
    $var wire  1 `+ IBusCachedPlugin_cache_io_cpu_prefetch_isValid $end
    $var wire  1 _+ IBusCachedPlugin_cache_io_flush $end
    $var wire 32 z+ IBusCachedPlugin_cache_io_mem_cmd_payload_address [31:0] $end
    $var wire  3 43 IBusCachedPlugin_cache_io_mem_cmd_payload_size [2:0] $end
    $var wire  1 y+ IBusCachedPlugin_cache_io_mem_cmd_valid $end
    $var wire 32 t- IBusCachedPlugin_decodeExceptionPort_payload_badAddr [31:0] $end
    $var wire  4 s- IBusCachedPlugin_decodeExceptionPort_payload_code [3:0] $end
    $var wire  1 r- IBusCachedPlugin_decodeExceptionPort_valid $end
    $var wire  1 A, IBusCachedPlugin_decodePrediction_cmd_hadBranch $end
    $var wire  1 m- IBusCachedPlugin_decodePrediction_rsp_wasWrong $end
    $var wire  1 2. IBusCachedPlugin_externalFlush $end
    $var wire  1 <. IBusCachedPlugin_fetchPc_booted $end
    $var wire  1 :. IBusCachedPlugin_fetchPc_corrected $end
    $var wire  1 7. IBusCachedPlugin_fetchPc_correction $end
    $var wire  1 8. IBusCachedPlugin_fetchPc_correctionReg $end
    $var wire  1 A. IBusCachedPlugin_fetchPc_flushed $end
    $var wire  1 =. IBusCachedPlugin_fetchPc_inc $end
    $var wire  1 9. IBusCachedPlugin_fetchPc_output_fire $end
    $var wire  1 9. IBusCachedPlugin_fetchPc_output_fire_1 $end
    $var wire 32 6. IBusCachedPlugin_fetchPc_output_payload [31:0] $end
    $var wire  1 5. IBusCachedPlugin_fetchPc_output_ready $end
    $var wire  1 `+ IBusCachedPlugin_fetchPc_output_valid $end
    $var wire 32 6. IBusCachedPlugin_fetchPc_pc [31:0] $end
    $var wire 32 R2 IBusCachedPlugin_fetchPc_pcReg [31:0] $end
    $var wire  1 ;. IBusCachedPlugin_fetchPc_pcRegPropagate $end
    $var wire 32 E- IBusCachedPlugin_fetchPc_redo_payload [31:0] $end
    $var wire  1 @. IBusCachedPlugin_fetchPc_redo_valid $end
    $var wire  1 i- IBusCachedPlugin_fetcherHalt $end
    $var wire  1 $3 IBusCachedPlugin_forceNoDecodeCond $end
    $var wire  1 J. IBusCachedPlugin_iBusRsp_flush $end
    $var wire  1 <3 IBusCachedPlugin_iBusRsp_output_payload_isRvc $end
    $var wire 32 E- IBusCachedPlugin_iBusRsp_output_payload_pc [31:0] $end
    $var wire  1 ;3 IBusCachedPlugin_iBusRsp_output_payload_rsp_error $end
    $var wire 32 v+ IBusCachedPlugin_iBusRsp_output_payload_rsp_inst [31:0] $end
    $var wire  1 H. IBusCachedPlugin_iBusRsp_output_ready $end
    $var wire  1 K- IBusCachedPlugin_iBusRsp_output_valid $end
    $var wire  1 K. IBusCachedPlugin_iBusRsp_readyForError $end
    $var wire  1 @. IBusCachedPlugin_iBusRsp_redoFetch $end
    $var wire  1 E. IBusCachedPlugin_iBusRsp_stages_0_halt $end
    $var wire 32 6. IBusCachedPlugin_iBusRsp_stages_0_input_payload [31:0] $end
    $var wire  1 5. IBusCachedPlugin_iBusRsp_stages_0_input_ready $end
    $var wire  1 `+ IBusCachedPlugin_iBusRsp_stages_0_input_valid $end
    $var wire 32 6. IBusCachedPlugin_iBusRsp_stages_0_output_payload [31:0] $end
    $var wire  1 D. IBusCachedPlugin_iBusRsp_stages_0_output_ready $end
    $var wire  1 C. IBusCachedPlugin_iBusRsp_stages_0_output_valid $end
    $var wire  1 $3 IBusCachedPlugin_iBusRsp_stages_1_halt $end
    $var wire 32 R2 IBusCachedPlugin_iBusRsp_stages_1_input_payload [31:0] $end
    $var wire  1 D. IBusCachedPlugin_iBusRsp_stages_1_input_ready $end
    $var wire  1 F. IBusCachedPlugin_iBusRsp_stages_1_input_valid $end
    $var wire 32 E- IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload [31:0] $end
    $var wire  1 D. IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready $end
    $var wire  1 G. IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid $end
    $var wire 32 R2 IBusCachedPlugin_iBusRsp_stages_1_output_payload [31:0] $end
    $var wire  1 D. IBusCachedPlugin_iBusRsp_stages_1_output_ready $end
    $var wire  1 F. IBusCachedPlugin_iBusRsp_stages_1_output_valid $end
    $var wire  1 I. IBusCachedPlugin_iBusRsp_stages_2_halt $end
    $var wire 32 E- IBusCachedPlugin_iBusRsp_stages_2_input_payload [31:0] $end
    $var wire  1 D. IBusCachedPlugin_iBusRsp_stages_2_input_ready $end
    $var wire  1 G. IBusCachedPlugin_iBusRsp_stages_2_input_valid $end
    $var wire 32 E- IBusCachedPlugin_iBusRsp_stages_2_output_payload [31:0] $end
    $var wire  1 H. IBusCachedPlugin_iBusRsp_stages_2_output_ready $end
    $var wire  1 K- IBusCachedPlugin_iBusRsp_stages_2_output_valid $end
    $var wire  1 j- IBusCachedPlugin_incomingInstruction $end
    $var wire  1 N. IBusCachedPlugin_injector_nextPcCalc_valids_0 $end
    $var wire  1 n- IBusCachedPlugin_injector_nextPcCalc_valids_1 $end
    $var wire  1 o- IBusCachedPlugin_injector_nextPcCalc_valids_2 $end
    $var wire  1 p- IBusCachedPlugin_injector_nextPcCalc_valids_3 $end
    $var wire  1 q- IBusCachedPlugin_injector_nextPcCalc_valids_4 $end
    $var wire 32 4. IBusCachedPlugin_jump_pcLoad_payload [31:0] $end
    $var wire  1 3. IBusCachedPlugin_jump_pcLoad_valid $end
    $var wire  1 $3 IBusCachedPlugin_mmuBus_busy $end
    $var wire  1 $3 IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation $end
    $var wire  1 b+ IBusCachedPlugin_mmuBus_cmd_0_isStuck $end
    $var wire  1 a+ IBusCachedPlugin_mmuBus_cmd_0_isValid $end
    $var wire 32 R2 IBusCachedPlugin_mmuBus_cmd_0_virtualAddress [31:0] $end
    $var wire  1 u- IBusCachedPlugin_mmuBus_end $end
    $var wire  1 &3 IBusCachedPlugin_mmuBus_rsp_allowExecute $end
    $var wire  1 &3 IBusCachedPlugin_mmuBus_rsp_allowRead $end
    $var wire  1 &3 IBusCachedPlugin_mmuBus_rsp_allowWrite $end
    $var wire  1 63 IBusCachedPlugin_mmuBus_rsp_bypassTranslation $end
    $var wire  1 $3 IBusCachedPlugin_mmuBus_rsp_exception $end
    $var wire  1 W2 IBusCachedPlugin_mmuBus_rsp_isIoAccess $end
    $var wire  1 $3 IBusCachedPlugin_mmuBus_rsp_isPaging $end
    $var wire 32 R2 IBusCachedPlugin_mmuBus_rsp_physicalAddress [31:0] $end
    $var wire  1 $3 IBusCachedPlugin_mmuBus_rsp_refilling $end
    $var wire  1 n- IBusCachedPlugin_pcValids_0 $end
    $var wire  1 o- IBusCachedPlugin_pcValids_1 $end
    $var wire  1 p- IBusCachedPlugin_pcValids_2 $end
    $var wire  1 q- IBusCachedPlugin_pcValids_3 $end
    $var wire 32 l- IBusCachedPlugin_predictionJumpInterface_payload [31:0] $end
    $var wire  1 k- IBusCachedPlugin_predictionJumpInterface_valid $end
    $var wire 32 U. IBusCachedPlugin_rspCounter [31:0] $end
    $var wire  1 $3 IBusCachedPlugin_rsp_iBusRspOutputHalt $end
    $var wire  1 $3 IBusCachedPlugin_rsp_issueDetected $end
    $var wire  1 C- IBusCachedPlugin_rsp_issueDetected_1 $end
    $var wire  1 B- IBusCachedPlugin_rsp_issueDetected_2 $end
    $var wire  1 A- IBusCachedPlugin_rsp_issueDetected_3 $end
    $var wire  1 @- IBusCachedPlugin_rsp_issueDetected_4 $end
    $var wire  1 X. IBusCachedPlugin_rsp_redoFetch $end
    $var wire  1 $3 IBusCachedPlugin_s0_tightlyCoupledHit $end
    $var wire  1 V. IBusCachedPlugin_s1_tightlyCoupledHit $end
    $var wire  1 W. IBusCachedPlugin_s2_tightlyCoupledHit $end
    $var wire 32 _2 RegFilePlugin_regFile(0) [31:0] $end
    $var wire 32 `2 RegFilePlugin_regFile(1) [31:0] $end
    $var wire 32 i2 RegFilePlugin_regFile(10) [31:0] $end
    $var wire 32 j2 RegFilePlugin_regFile(11) [31:0] $end
    $var wire 32 k2 RegFilePlugin_regFile(12) [31:0] $end
    $var wire 32 l2 RegFilePlugin_regFile(13) [31:0] $end
    $var wire 32 m2 RegFilePlugin_regFile(14) [31:0] $end
    $var wire 32 n2 RegFilePlugin_regFile(15) [31:0] $end
    $var wire 32 o2 RegFilePlugin_regFile(16) [31:0] $end
    $var wire 32 p2 RegFilePlugin_regFile(17) [31:0] $end
    $var wire 32 q2 RegFilePlugin_regFile(18) [31:0] $end
    $var wire 32 r2 RegFilePlugin_regFile(19) [31:0] $end
    $var wire 32 a2 RegFilePlugin_regFile(2) [31:0] $end
    $var wire 32 s2 RegFilePlugin_regFile(20) [31:0] $end
    $var wire 32 t2 RegFilePlugin_regFile(21) [31:0] $end
    $var wire 32 u2 RegFilePlugin_regFile(22) [31:0] $end
    $var wire 32 v2 RegFilePlugin_regFile(23) [31:0] $end
    $var wire 32 w2 RegFilePlugin_regFile(24) [31:0] $end
    $var wire 32 x2 RegFilePlugin_regFile(25) [31:0] $end
    $var wire 32 y2 RegFilePlugin_regFile(26) [31:0] $end
    $var wire 32 z2 RegFilePlugin_regFile(27) [31:0] $end
    $var wire 32 {2 RegFilePlugin_regFile(28) [31:0] $end
    $var wire 32 |2 RegFilePlugin_regFile(29) [31:0] $end
    $var wire 32 b2 RegFilePlugin_regFile(3) [31:0] $end
    $var wire 32 }2 RegFilePlugin_regFile(30) [31:0] $end
    $var wire 32 ~2 RegFilePlugin_regFile(31) [31:0] $end
    $var wire 32 c2 RegFilePlugin_regFile(4) [31:0] $end
    $var wire 32 d2 RegFilePlugin_regFile(5) [31:0] $end
    $var wire 32 e2 RegFilePlugin_regFile(6) [31:0] $end
    $var wire 32 f2 RegFilePlugin_regFile(7) [31:0] $end
    $var wire 32 g2 RegFilePlugin_regFile(8) [31:0] $end
    $var wire 32 h2 RegFilePlugin_regFile(9) [31:0] $end
    $var wire  2 %3 ShiftCtrlEnum_DISABLE_1 [1:0] $end
    $var wire  2 '3 ShiftCtrlEnum_SLL_1 [1:0] $end
    $var wire  2 )3 ShiftCtrlEnum_SRA_1 [1:0] $end
    $var wire  2 (3 ShiftCtrlEnum_SRL_1 [1:0] $end
    $var wire  2 '3 Src1CtrlEnum_IMU [1:0] $end
    $var wire  2 (3 Src1CtrlEnum_PC_INCREMENT [1:0] $end
    $var wire  2 %3 Src1CtrlEnum_RS [1:0] $end
    $var wire  2 )3 Src1CtrlEnum_URS1 [1:0] $end
    $var wire  2 '3 Src2CtrlEnum_IMI [1:0] $end
    $var wire  2 (3 Src2CtrlEnum_IMS [1:0] $end
    $var wire  2 )3 Src2CtrlEnum_PC [1:0] $end
    $var wire  2 %3 Src2CtrlEnum_RS [1:0] $end
    $var wire  1 D2 clk $end
    $var wire  1 ). contextSwitching $end
    $var wire  1 b dBusWishbone_ACK $end
    $var wire 30 ^ dBusWishbone_ADR [29:0] $end
    $var wire  2 %3 dBusWishbone_BTE [1:0] $end
    $var wire  3 d dBusWishbone_CTI [2:0] $end
    $var wire  1 a dBusWishbone_CYC $end
    $var wire 32 Y dBusWishbone_DAT_MISO [31:0] $end
    $var wire 32 }- dBusWishbone_DAT_MISO_regNext [31:0] $end
    $var wire 32 _ dBusWishbone_DAT_MOSI [31:0] $end
    $var wire  1 $3 dBusWishbone_ERR $end
    $var wire  4 ` dBusWishbone_SEL [3:0] $end
    $var wire  1 a dBusWishbone_STB $end
    $var wire  1 c dBusWishbone_WE $end
    $var wire 32 x- dBus_cmd_payload_address [31:0] $end
    $var wire 32 _ dBus_cmd_payload_data [31:0] $end
    $var wire  1 {- dBus_cmd_payload_last $end
    $var wire  4 y- dBus_cmd_payload_mask [3:0] $end
    $var wire  3 z- dBus_cmd_payload_size [2:0] $end
    $var wire  1 w- dBus_cmd_payload_uncached $end
    $var wire  1 c dBus_cmd_payload_wr $end
    $var wire  1 v- dBus_cmd_ready $end
    $var wire  1 a dBus_cmd_valid $end
    $var wire 32 }- dBus_rsp_payload_data [31:0] $end
    $var wire  1 $3 dBus_rsp_payload_error $end
    $var wire  1 73 dBus_rsp_payload_last $end
    $var wire  1 |- dBus_rsp_valid $end
    $var wire 32 f+ dataCache_1_io_cpu_execute_address [31:0] $end
    $var wire  1 {+ dataCache_1_io_cpu_execute_haltIt $end
    $var wire  1 e+ dataCache_1_io_cpu_execute_isValid $end
    $var wire  1 |+ dataCache_1_io_cpu_execute_refilling $end
    $var wire  1 q. dataCache_1_io_cpu_flush_isStall $end
    $var wire  7 o+ dataCache_1_io_cpu_flush_payload_lineId [6:0] $end
    $var wire  1 n+ dataCache_1_io_cpu_flush_payload_singleLine $end
    $var wire  1 &, dataCache_1_io_cpu_flush_ready $end
    $var wire  1 m+ dataCache_1_io_cpu_flush_valid $end
    $var wire 32 h+ dataCache_1_io_cpu_memory_address [31:0] $end
    $var wire  1 g+ dataCache_1_io_cpu_memory_isValid $end
    $var wire  1 }+ dataCache_1_io_cpu_memory_isWrite $end
    $var wire  1 i+ dataCache_1_io_cpu_memory_mmuRsp_isIoAccess $end
    $var wire  1 ', dataCache_1_io_cpu_redo $end
    $var wire  1 $, dataCache_1_io_cpu_writeBack_accessError $end
    $var wire 32 l+ dataCache_1_io_cpu_writeBack_address [31:0] $end
    $var wire 32 !, dataCache_1_io_cpu_writeBack_data [31:0] $end
    $var wire  1 53 dataCache_1_io_cpu_writeBack_exclusiveOk $end
    $var wire  4 33 dataCache_1_io_cpu_writeBack_fence_FM [3:0] $end
    $var wire  1 23 dataCache_1_io_cpu_writeBack_fence_PI $end
    $var wire  1 13 dataCache_1_io_cpu_writeBack_fence_PO $end
    $var wire  1 03 dataCache_1_io_cpu_writeBack_fence_PR $end
    $var wire  1 /3 dataCache_1_io_cpu_writeBack_fence_PW $end
    $var wire  1 .3 dataCache_1_io_cpu_writeBack_fence_SI $end
    $var wire  1 -3 dataCache_1_io_cpu_writeBack_fence_SO $end
    $var wire  1 ,3 dataCache_1_io_cpu_writeBack_fence_SR $end
    $var wire  1 +3 dataCache_1_io_cpu_writeBack_fence_SW $end
    $var wire  1 ~+ dataCache_1_io_cpu_writeBack_haltIt $end
    $var wire  1 $3 dataCache_1_io_cpu_writeBack_isUser $end
    $var wire  1 j+ dataCache_1_io_cpu_writeBack_isValid $end
    $var wire  1 %, dataCache_1_io_cpu_writeBack_isWrite $end
    $var wire  1 $3 dataCache_1_io_cpu_writeBack_keepMemRspData $end
    $var wire  1 ", dataCache_1_io_cpu_writeBack_mmuException $end
    $var wire 32 k+ dataCache_1_io_cpu_writeBack_storeData [31:0] $end
    $var wire  1 #, dataCache_1_io_cpu_writeBack_unalignedAccess $end
    $var wire 32 +, dataCache_1_io_mem_cmd_payload_address [31:0] $end
    $var wire 32 k+ dataCache_1_io_mem_cmd_payload_data [31:0] $end
    $var wire  1 &3 dataCache_1_io_mem_cmd_payload_last $end
    $var wire  4 ,, dataCache_1_io_mem_cmd_payload_mask [3:0] $end
    $var wire  3 -, dataCache_1_io_mem_cmd_payload_size [2:0] $end
    $var wire  1 *, dataCache_1_io_mem_cmd_payload_uncached $end
    $var wire  1 ), dataCache_1_io_mem_cmd_payload_wr $end
    $var wire 32 i. dataCache_1_io_mem_cmd_rData_address [31:0] $end
    $var wire 32 j. dataCache_1_io_mem_cmd_rData_data [31:0] $end
    $var wire  1 m. dataCache_1_io_mem_cmd_rData_last $end
    $var wire  4 k. dataCache_1_io_mem_cmd_rData_mask [3:0] $end
    $var wire  3 l. dataCache_1_io_mem_cmd_rData_size [2:0] $end
    $var wire  1 h. dataCache_1_io_mem_cmd_rData_uncached $end
    $var wire  1 g. dataCache_1_io_mem_cmd_rData_wr $end
    $var wire  1 f. dataCache_1_io_mem_cmd_rValid $end
    $var wire  1 p+ dataCache_1_io_mem_cmd_ready $end
    $var wire 32 x- dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_address [31:0] $end
    $var wire 32 _ dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_data [31:0] $end
    $var wire  1 {- dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_last $end
    $var wire  4 y- dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_mask [3:0] $end
    $var wire  3 z- dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_size [2:0] $end
    $var wire  1 w- dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_uncached $end
    $var wire  1 c dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_wr $end
    $var wire  1 v- dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_ready $end
    $var wire  1 a dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_valid $end
    $var wire 32 a. dataCache_1_io_mem_cmd_s2mPipe_payload_address [31:0] $end
    $var wire 32 b. dataCache_1_io_mem_cmd_s2mPipe_payload_data [31:0] $end
    $var wire  1 e. dataCache_1_io_mem_cmd_s2mPipe_payload_last $end
    $var wire  4 c. dataCache_1_io_mem_cmd_s2mPipe_payload_mask [3:0] $end
    $var wire  3 d. dataCache_1_io_mem_cmd_s2mPipe_payload_size [2:0] $end
    $var wire  1 `. dataCache_1_io_mem_cmd_s2mPipe_payload_uncached $end
    $var wire  1 _. dataCache_1_io_mem_cmd_s2mPipe_payload_wr $end
    $var wire 32 x- dataCache_1_io_mem_cmd_s2mPipe_rData_address [31:0] $end
    $var wire 32 _ dataCache_1_io_mem_cmd_s2mPipe_rData_data [31:0] $end
    $var wire  1 {- dataCache_1_io_mem_cmd_s2mPipe_rData_last $end
    $var wire  4 y- dataCache_1_io_mem_cmd_s2mPipe_rData_mask [3:0] $end
    $var wire  3 z- dataCache_1_io_mem_cmd_s2mPipe_rData_size [2:0] $end
    $var wire  1 w- dataCache_1_io_mem_cmd_s2mPipe_rData_uncached $end
    $var wire  1 c dataCache_1_io_mem_cmd_s2mPipe_rData_wr $end
    $var wire  1 a dataCache_1_io_mem_cmd_s2mPipe_rValid $end
    $var wire  1 ^. dataCache_1_io_mem_cmd_s2mPipe_ready $end
    $var wire  1 ]. dataCache_1_io_mem_cmd_s2mPipe_valid $end
    $var wire  1 (, dataCache_1_io_mem_cmd_valid $end
    $var wire 32 v+ decodeExceptionPort_payload_badAddr [31:0] $end
    $var wire  4 93 decodeExceptionPort_payload_code [3:0] $end
    $var wire  1 $. decodeExceptionPort_valid $end
    $var wire  2 L, decode_ALU_BITWISE_CTRL [1:0] $end
    $var wire 40 _0 decode_ALU_BITWISE_CTRL_string [39:0] $end
    $var wire  2 U, decode_ALU_CTRL [1:0] $end
    $var wire 64 b0 decode_ALU_CTRL_string [63:0] $end
    $var wire  2 D- decode_BRANCH_CTRL [1:0] $end
    $var wire 32 |0 decode_BRANCH_CTRL_string [31:0] $end
    $var wire  1 S, decode_BYPASSABLE_EXECUTE_STAGE $end
    $var wire  1 R, decode_BYPASSABLE_MEMORY_STAGE $end
    $var wire  1 ?, decode_CSR_READ_OPCODE $end
    $var wire  1 @, decode_CSR_WRITE_OPCODE $end
    $var wire  2 I, decode_ENV_CTRL [1:0] $end
    $var wire 40 Z0 decode_ENV_CTRL_string [39:0] $end
    $var wire  1 ?- decode_FLUSH_ALL $end
    $var wire 32 Z, decode_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 v+ decode_INSTRUCTION [31:0] $end
    $var wire 32 1- decode_INSTRUCTION_ANTICIPATED [31:0] $end
    $var wire  1 J, decode_IS_CSR $end
    $var wire  1 E, decode_IS_DIV $end
    $var wire  1 H, decode_IS_MUL $end
    $var wire  1 D, decode_IS_RS1_SIGNED $end
    $var wire  1 C, decode_IS_RS2_SIGNED $end
    $var wire  1 3- decode_LEGAL_INSTRUCTION $end
    $var wire  1 >- decode_MEMORY_ENABLE $end
    $var wire  1 $3 decode_MEMORY_FORCE_CONSTISTENCY $end
    $var wire  1 N, decode_MEMORY_MANAGMENT $end
    $var wire  1 P, decode_MEMORY_WR $end
    $var wire 32 E- decode_PC [31:0] $end
    $var wire  1 A, decode_PREDICTION_HAD_BRANCHED2 $end
    $var wire  1 2- decode_REGFILE_WRITE_VALID $end
    $var wire 32 !- decode_RS1 [31:0] $end
    $var wire  1 w, decode_RS1_USE $end
    $var wire 32 ~, decode_RS2 [31:0] $end
    $var wire  1 v, decode_RS2_USE $end
    $var wire  5 !/ decode_RegFilePlugin_regFileReadAddress1 [4:0] $end
    $var wire  5 "/ decode_RegFilePlugin_regFileReadAddress2 [4:0] $end
    $var wire 32 #/ decode_RegFilePlugin_rs1Data [31:0] $end
    $var wire 32 $/ decode_RegFilePlugin_rs2Data [31:0] $end
    $var wire  2 K, decode_SHIFT_CTRL [1:0] $end
    $var wire 72 \0 decode_SHIFT_CTRL_string [71:0] $end
    $var wire  2 V, decode_SRC1_CTRL [1:0] $end
    $var wire 96 d0 decode_SRC1_CTRL_string [95:0] $end
    $var wire  2 T, decode_SRC2_CTRL [1:0] $end
    $var wire 24 a0 decode_SRC2_CTRL_string [23:0] $end
    $var wire  1 B, decode_SRC2_FORCE_ZERO $end
    $var wire  1 +- decode_SRC_ADD_ZERO $end
    $var wire  1 M, decode_SRC_LESS_UNSIGNED $end
    $var wire  1 *- decode_SRC_USE_SUB_LESS $end
    $var wire  1 $3 decode_arbitration_flushIt $end
    $var wire  1 J- decode_arbitration_flushNext $end
    $var wire  1 H- decode_arbitration_haltByOther $end
    $var wire  1 $3 decode_arbitration_haltItself $end
    $var wire  1 O- decode_arbitration_isFiring $end
    $var wire  1 M- decode_arbitration_isFlushed $end
    $var wire  1 N- decode_arbitration_isMoving $end
    $var wire  1 L- decode_arbitration_isStuck $end
    $var wire  1 L- decode_arbitration_isStuckByOthers $end
    $var wire  1 K- decode_arbitration_isValid $end
    $var wire  1 I- decode_arbitration_removeIt $end
    $var wire  2 0- decode_to_execute_ALU_BITWISE_CTRL [1:0] $end
    $var wire 40 z0 decode_to_execute_ALU_BITWISE_CTRL_string [39:0] $end
    $var wire  2 -- decode_to_execute_ALU_CTRL [1:0] $end
    $var wire 64 x0 decode_to_execute_ALU_CTRL_string [63:0] $end
    $var wire  2 u, decode_to_execute_BRANCH_CTRL [1:0] $end
    $var wire 32 m0 decode_to_execute_BRANCH_CTRL_string [31:0] $end
    $var wire  1 y, decode_to_execute_BYPASSABLE_EXECUTE_STAGE $end
    $var wire  1 Q, decode_to_execute_BYPASSABLE_MEMORY_STAGE $end
    $var wire  1 j, decode_to_execute_CSR_READ_OPCODE $end
    $var wire  1 k, decode_to_execute_CSR_WRITE_OPCODE $end
    $var wire  2 n, decode_to_execute_ENV_CTRL [1:0] $end
    $var wire 40 i0 decode_to_execute_ENV_CTRL_string [39:0] $end
    $var wire 32 Y, decode_to_execute_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 =- decode_to_execute_INSTRUCTION [31:0] $end
    $var wire  1 l, decode_to_execute_IS_CSR $end
    $var wire  1 ], decode_to_execute_IS_DIV $end
    $var wire  1 G, decode_to_execute_IS_MUL $end
    $var wire  1 \, decode_to_execute_IS_RS1_SIGNED $end
    $var wire  1 ^, decode_to_execute_IS_RS2_SIGNED $end
    $var wire  1 <- decode_to_execute_MEMORY_ENABLE $end
    $var wire  1 7- decode_to_execute_MEMORY_FORCE_CONSTISTENCY $end
    $var wire  1 9- decode_to_execute_MEMORY_MANAGMENT $end
    $var wire  1 ;- decode_to_execute_MEMORY_WR $end
    $var wire 32 r, decode_to_execute_PC [31:0] $end
    $var wire  1 s, decode_to_execute_PREDICTION_HAD_BRANCHED2 $end
    $var wire  1 x, decode_to_execute_REGFILE_WRITE_VALID $end
    $var wire 32 8- decode_to_execute_RS1 [31:0] $end
    $var wire 32 :- decode_to_execute_RS2 [31:0] $end
    $var wire  2 $- decode_to_execute_SHIFT_CTRL [1:0] $end
    $var wire 72 "1 decode_to_execute_SHIFT_CTRL_string [71:0] $end
    $var wire  2 )- decode_to_execute_SRC1_CTRL [1:0] $end
    $var wire 96 }0 decode_to_execute_SRC1_CTRL_string [95:0] $end
    $var wire  2 (- decode_to_execute_SRC2_CTRL [1:0] $end
    $var wire 24 t0 decode_to_execute_SRC2_CTRL_string [23:0] $end
    $var wire  1 &- decode_to_execute_SRC2_FORCE_ZERO $end
    $var wire  1 %- decode_to_execute_SRC_LESS_UNSIGNED $end
    $var wire  1 '- decode_to_execute_SRC_USE_SUB_LESS $end
    $var wire  2 0- execute_ALU_BITWISE_CTRL [1:0] $end
    $var wire 40 z0 execute_ALU_BITWISE_CTRL_string [39:0] $end
    $var wire  2 -- execute_ALU_CTRL [1:0] $end
    $var wire 64 x0 execute_ALU_CTRL_string [63:0] $end
    $var wire 32 9, execute_BRANCH_CALC [31:0] $end
    $var wire  1 t, execute_BRANCH_COND_RESULT $end
    $var wire  2 u, execute_BRANCH_CTRL [1:0] $end
    $var wire 32 m0 execute_BRANCH_CTRL_string [31:0] $end
    $var wire  1 :, execute_BRANCH_DO $end
    $var wire  1 y, execute_BYPASSABLE_EXECUTE_STAGE $end
    $var wire  1 Q, execute_BYPASSABLE_MEMORY_STAGE $end
    $var wire 32 H/ execute_BranchPlugin_branchAdder [31:0] $end
    $var wire 32 F/ execute_BranchPlugin_branch_src1 [31:0] $end
    $var wire 32 G/ execute_BranchPlugin_branch_src2 [31:0] $end
    $var wire  1 C/ execute_BranchPlugin_eq $end
    $var wire  1 E/ execute_BranchPlugin_missAlignedTarget $end
    $var wire  1 j, execute_CSR_READ_OPCODE $end
    $var wire  1 k, execute_CSR_WRITE_OPCODE $end
    $var wire  1 x/ execute_CsrPlugin_blockedBySideEffects $end
    $var wire 12 $0 execute_CsrPlugin_csrAddress [11:0] $end
    $var wire  1 U0 execute_CsrPlugin_csr_3008 $end
    $var wire  1 M0 execute_CsrPlugin_csr_3264 $end
    $var wire  1 V0 execute_CsrPlugin_csr_4032 $end
    $var wire  1 N0 execute_CsrPlugin_csr_768 $end
    $var wire  1 P0 execute_CsrPlugin_csr_772 $end
    $var wire  1 Q0 execute_CsrPlugin_csr_773 $end
    $var wire  1 R0 execute_CsrPlugin_csr_833 $end
    $var wire  1 S0 execute_CsrPlugin_csr_834 $end
    $var wire  1 T0 execute_CsrPlugin_csr_835 $end
    $var wire  1 O0 execute_CsrPlugin_csr_836 $end
    $var wire  1 y/ execute_CsrPlugin_illegalAccess $end
    $var wire  1 D execute_CsrPlugin_illegalInstruction $end
    $var wire  1 !0 execute_CsrPlugin_readEnable $end
    $var wire  1 }/ execute_CsrPlugin_readInstruction $end
    $var wire 32 &. execute_CsrPlugin_readToWriteData [31:0] $end
    $var wire  1 v/ execute_CsrPlugin_wfiWake $end
    $var wire  1 ~/ execute_CsrPlugin_writeEnable $end
    $var wire  1 |/ execute_CsrPlugin_writeInstruction $end
    $var wire  2 p. execute_DBusCachedPlugin_size [1:0] $end
    $var wire  2 n, execute_ENV_CTRL [1:0] $end
    $var wire 40 i0 execute_ENV_CTRL_string [39:0] $end
    $var wire 32 Y, execute_FORMAL_PC_NEXT [31:0] $end
    $var wire  5 &/ execute_FullBarrelShifterPlugin_amplitude [4:0] $end
    $var wire 32 '/ execute_FullBarrelShifterPlugin_reversed [31:0] $end
    $var wire 32 =- execute_INSTRUCTION [31:0] $end
    $var wire  1 l, execute_IS_CSR $end
    $var wire  1 ], execute_IS_DIV $end
    $var wire  1 G, execute_IS_MUL $end
    $var wire  1 \, execute_IS_RS1_SIGNED $end
    $var wire  1 ^, execute_IS_RS2_SIGNED $end
    $var wire 32 %/ execute_IntAluPlugin_bitwise [31:0] $end
    $var wire  1 <- execute_MEMORY_ENABLE $end
    $var wire  1 7- execute_MEMORY_FORCE_CONSTISTENCY $end
    $var wire  1 9- execute_MEMORY_MANAGMENT $end
    $var wire 32 >, execute_MEMORY_STORE_DATA_RF [31:0] $end
    $var wire  1 ;- execute_MEMORY_WR $end
    $var wire 34 2, execute_MUL_HH [33:0] $end
    $var wire 34 4, execute_MUL_HL [33:0] $end
    $var wire 34 6, execute_MUL_LH [33:0] $end
    $var wire 32 8, execute_MUL_LL [31:0] $end
    $var wire 32 8- execute_MulPlugin_a [31:0] $end
    $var wire 17 +0 execute_MulPlugin_aHigh [16:0] $end
    $var wire 17 )0 execute_MulPlugin_aSLow [16:0] $end
    $var wire  1 %0 execute_MulPlugin_aSigned $end
    $var wire 16 '0 execute_MulPlugin_aULow [15:0] $end
    $var wire 32 :- execute_MulPlugin_b [31:0] $end
    $var wire 17 ,0 execute_MulPlugin_bHigh [16:0] $end
    $var wire 17 *0 execute_MulPlugin_bSLow [16:0] $end
    $var wire  1 &0 execute_MulPlugin_bSigned $end
    $var wire 16 (0 execute_MulPlugin_bULow [15:0] $end
    $var wire 32 r, execute_PC [31:0] $end
    $var wire  1 s, execute_PREDICTION_HAD_BRANCHED2 $end
    $var wire 32 <, execute_REGFILE_WRITE_DATA [31:0] $end
    $var wire  1 x, execute_REGFILE_WRITE_VALID $end
    $var wire 32 8- execute_RS1 [31:0] $end
    $var wire 32 :- execute_RS2 [31:0] $end
    $var wire  2 $- execute_SHIFT_CTRL [1:0] $end
    $var wire 72 q0 execute_SHIFT_CTRL_string [71:0] $end
    $var wire 32 ;, execute_SHIFT_RIGHT [31:0] $end
    $var wire 32 /- execute_SRC1 [31:0] $end
    $var wire  2 )- execute_SRC1_CTRL [1:0] $end
    $var wire 96 u0 execute_SRC1_CTRL_string [95:0] $end
    $var wire 32 .- execute_SRC2 [31:0] $end
    $var wire  2 (- execute_SRC2_CTRL [1:0] $end
    $var wire 24 t0 execute_SRC2_CTRL_string [23:0] $end
    $var wire  1 &- execute_SRC2_FORCE_ZERO $end
    $var wire 32 f+ execute_SRC_ADD [31:0] $end
    $var wire 32 f+ execute_SRC_ADD_SUB [31:0] $end
    $var wire  1 ,- execute_SRC_LESS $end
    $var wire  1 %- execute_SRC_LESS_UNSIGNED $end
    $var wire  1 '- execute_SRC_USE_SUB_LESS $end
    $var wire 32 f+ execute_SrcPlugin_addSub [31:0] $end
    $var wire  1 ,- execute_SrcPlugin_less $end
    $var wire  1 $3 execute_arbitration_flushIt $end
    $var wire  1 S- execute_arbitration_flushNext $end
    $var wire  1 Q- execute_arbitration_haltByOther $end
    $var wire  1 P- execute_arbitration_haltItself $end
    $var wire  1 Y- execute_arbitration_isFiring $end
    $var wire  1 W- execute_arbitration_isFlushed $end
    $var wire  1 X- execute_arbitration_isMoving $end
    $var wire  1 U- execute_arbitration_isStuck $end
    $var wire  1 V- execute_arbitration_isStuckByOthers $end
    $var wire  1 T- execute_arbitration_isValid $end
    $var wire  1 R- execute_arbitration_removeIt $end
    $var wire 32 p, execute_to_memory_BRANCH_CALC [31:0] $end
    $var wire  1 q, execute_to_memory_BRANCH_DO $end
    $var wire  1 |, execute_to_memory_BYPASSABLE_MEMORY_STAGE $end
    $var wire  2 m, execute_to_memory_ENV_CTRL [1:0] $end
    $var wire 40 g0 execute_to_memory_ENV_CTRL_string [39:0] $end
    $var wire 32 X, execute_to_memory_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 {, execute_to_memory_INSTRUCTION [31:0] $end
    $var wire  1 _, execute_to_memory_IS_DIV $end
    $var wire  1 F, execute_to_memory_IS_MUL $end
    $var wire  1 6- execute_to_memory_MEMORY_ENABLE $end
    $var wire 32 =, execute_to_memory_MEMORY_STORE_DATA_RF [31:0] $end
    $var wire  1 O, execute_to_memory_MEMORY_WR $end
    $var wire 34 0, execute_to_memory_MUL_HH [33:0] $end
    $var wire 34 e, execute_to_memory_MUL_HL [33:0] $end
    $var wire 34 g, execute_to_memory_MUL_LH [33:0] $end
    $var wir