// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv_ref_conv_ref,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvf1517-2L-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.044313,HLS_SYN_LAT=267886114,HLS_SYN_TPT=none,HLS_SYN_MEM=604,HLS_SYN_DSP=0,HLS_SYN_FF=635,HLS_SYN_LUT=2422,HLS_VERSION=2021_2}" *)

module conv_ref (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        image_r_address0,
        image_r_ce0,
        image_r_q0,
        weights_address0,
        weights_ce0,
        weights_q0,
        weights_address1,
        weights_ce1,
        weights_q1,
        output_conv_address0,
        output_conv_ce0,
        output_conv_we0,
        output_conv_d0,
        output_conv_q0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [20:0] image_r_address0;
output   image_r_ce0;
input  [7:0] image_r_q0;
output  [9:0] weights_address0;
output   weights_ce0;
input  [7:0] weights_q0;
output  [9:0] weights_address1;
output   weights_ce1;
input  [7:0] weights_q1;
output  [23:0] output_conv_address0;
output   output_conv_ce0;
output   output_conv_we0;
output  [7:0] output_conv_d0;
input  [7:0] output_conv_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [20:0] image_padded_V_address0;
reg    image_padded_V_ce0;
reg    image_padded_V_we0;
reg   [7:0] image_padded_V_d0;
wire   [7:0] image_padded_V_q0;
wire    grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_start;
wire    grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_done;
wire    grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_idle;
wire    grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_ready;
wire   [20:0] grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_image_padded_V_address0;
wire    grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_image_padded_V_ce0;
wire    grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_image_padded_V_we0;
wire   [7:0] grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_image_padded_V_d0;
wire    grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_start;
wire    grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_done;
wire    grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_idle;
wire    grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_ready;
wire   [20:0] grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_r_address0;
wire    grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_r_ce0;
wire   [20:0] grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_padded_V_address0;
wire    grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_padded_V_ce0;
wire    grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_padded_V_we0;
wire   [7:0] grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_padded_V_d0;
wire    grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_start;
wire    grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_done;
wire    grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_idle;
wire    grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_ready;
wire   [23:0] grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_output_conv_address0;
wire    grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_output_conv_ce0;
wire    grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_output_conv_we0;
wire   [7:0] grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_output_conv_d0;
wire   [9:0] grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_weights_address0;
wire    grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_weights_ce0;
wire   [9:0] grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_weights_address1;
wire    grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_weights_ce1;
wire   [20:0] grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_image_padded_V_address0;
wire    grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_image_padded_V_ce0;
reg    grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_start_reg;
reg   [6:0] ap_NS_fsm;
wire    ap_NS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_start_reg;
wire    ap_NS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_start_reg;
wire    ap_NS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_start_reg = 1'b0;
#0 grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_start_reg = 1'b0;
#0 grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_start_reg = 1'b0;
end

conv_ref_image_padded_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1236492 ),
    .AddressWidth( 21 ))
image_padded_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(image_padded_V_address0),
    .ce0(image_padded_V_ce0),
    .we0(image_padded_V_we0),
    .d0(image_padded_V_d0),
    .q0(image_padded_V_q0)
);

conv_ref_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1 grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_start),
    .ap_done(grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_done),
    .ap_idle(grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_idle),
    .ap_ready(grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_ready),
    .image_padded_V_address0(grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_image_padded_V_address0),
    .image_padded_V_ce0(grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_image_padded_V_ce0),
    .image_padded_V_we0(grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_image_padded_V_we0),
    .image_padded_V_d0(grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_image_padded_V_d0)
);

conv_ref_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0 grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_start),
    .ap_done(grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_done),
    .ap_idle(grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_idle),
    .ap_ready(grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_ready),
    .image_r_address0(grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_r_address0),
    .image_r_ce0(grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_r_ce0),
    .image_r_q0(image_r_q0),
    .image_padded_V_address0(grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_padded_V_address0),
    .image_padded_V_ce0(grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_padded_V_ce0),
    .image_padded_V_we0(grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_padded_V_we0),
    .image_padded_V_d0(grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_padded_V_d0)
);

conv_ref_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2 grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_start),
    .ap_done(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_done),
    .ap_idle(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_idle),
    .ap_ready(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_ready),
    .output_conv_address0(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_output_conv_address0),
    .output_conv_ce0(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_output_conv_ce0),
    .output_conv_we0(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_output_conv_we0),
    .output_conv_d0(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_output_conv_d0),
    .output_conv_q0(output_conv_q0),
    .weights_address0(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_weights_address0),
    .weights_ce0(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_weights_ce0),
    .weights_q0(weights_q0),
    .weights_address1(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_weights_address1),
    .weights_ce1(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_weights_ce1),
    .weights_q1(weights_q1),
    .image_padded_V_address0(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_image_padded_V_address0),
    .image_padded_V_ce0(grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_image_padded_V_ce0),
    .image_padded_V_q0(image_padded_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state6) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_start_reg <= 1'b1;
        end else if ((grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_ready == 1'b1)) begin
            grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state4) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_start_reg <= 1'b1;
        end else if ((grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_ready == 1'b1)) begin
            grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (1'b1 == ap_NS_fsm_state2))) begin
            grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_start_reg <= 1'b1;
        end else if ((grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_ready == 1'b1)) begin
            grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        image_padded_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_padded_V_address0 = grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_image_padded_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        image_padded_V_address0 = grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_padded_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        image_padded_V_address0 = grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_image_padded_V_address0;
    end else begin
        image_padded_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        image_padded_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        image_padded_V_ce0 = grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_image_padded_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        image_padded_V_ce0 = grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_padded_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        image_padded_V_ce0 = grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_image_padded_V_ce0;
    end else begin
        image_padded_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        image_padded_V_d0 = 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        image_padded_V_d0 = grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_padded_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        image_padded_V_d0 = grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_image_padded_V_d0;
    end else begin
        image_padded_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        image_padded_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        image_padded_V_we0 = grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_padded_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        image_padded_V_we0 = grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_image_padded_V_we0;
    end else begin
        image_padded_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_NS_fsm_state2 = ap_NS_fsm[32'd1];

assign ap_NS_fsm_state4 = ap_NS_fsm[32'd3];

assign ap_NS_fsm_state6 = ap_NS_fsm[32'd5];

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_start = grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_ap_start_reg;

assign grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_start = grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_ap_start_reg;

assign grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_start = grp_conv_ref_Pipeline_padding_r_label3_VITIS_LOOP_13_1_padding_r_label1_fu_53_ap_start_reg;

assign image_r_address0 = grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_r_address0;

assign image_r_ce0 = grp_conv_ref_Pipeline_padding_r_label2_VITIS_LOOP_20_2_padding_r_label0_fu_58_image_r_ce0;

assign output_conv_address0 = grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_output_conv_address0;

assign output_conv_ce0 = grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_output_conv_ce0;

assign output_conv_d0 = grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_output_conv_d0;

assign output_conv_we0 = grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_output_conv_we0;

assign weights_address0 = grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_weights_address0;

assign weights_address1 = grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_weights_address1;

assign weights_ce0 = grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_weights_ce0;

assign weights_ce1 = grp_conv_ref_Pipeline_conv_ref_label3_VITIS_LOOP_31_4_conv_ref_label2_fu_65_weights_ce1;

endmodule //conv_ref
