{
  "author": {
    "email": "brunosmmm@gmail.com",
    "name": "Bruno Morais"
  },
  "data": {
    "scope": "architecture",
    "tags": [
      "overview",
      "architecture",
      "ir",
      "codegen"
    ],
    "text": "hdltools is a Python library for RTL hardware design manipulation. Core architecture:\n\n**Abstract HDL IR (abshdl/):** Language-agnostic intermediate representation\n- HDLObject \u2192 HDLValue \u2192 specialized types (signals, constants, expressions)\n- HDLModule: top-level container with ports[], params[], constants[], instances{}, fsms{}, scope\n- HDLSignal: sig_type=\"comb\"|\"reg\"|\"const\"|\"var\", with HDLVectorDescriptor for bit ranges\n- HDLExpression: AST-backed evaluable expressions with full operator overloading\n- HDLScope: \"seq\" (sequential) or \"par\" (parallel) statement containers\n- HDLAssignment: \"block\" (combinational) vs \"nonblock\" (sequential) based on signal type\n\n**Code Generation:** Visitor pattern via scoff.codegen.CodeGenerator base\n- VerilogCodeGenerator and VHDLCodeGenerator dispatch gen_<ElementType>() methods\n- Registry in hdltools/codegen/__init__.py: BUILTIN_CODE_GENERATORS dict\n\n**High-level DSL (abshdl/highlvl.py):** Python decorators \u2192 HDL\n- @HDLBlock, @ParallelBlock, @ClockedBlock, @ClockedRstBlock, @SequentialBlock\n- AST visitor converts Python code to HDL IR\n\n**Key dependencies:** textX (grammars), scoff (codegen base), dictator, astunparse, rich\n**Python:** >=3.10, packaging via Poetry"
  },
  "entity_id": "know_013231_3e7ckyfd5994",
  "lamport_clock": 33,
  "operation_id": "op_20260206_024536_9497551a",
  "operation_type": "knowledge_add",
  "parent_operation": null,
  "timestamp": "2026-02-06T02:45:36.158730+00:00"
}