
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126590                       # Number of seconds simulated
sim_ticks                                126589800484                       # Number of ticks simulated
final_tick                               1268225136115                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85248                       # Simulator instruction rate (inst/s)
host_op_rate                                   109748                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3092958                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912336                       # Number of bytes of host memory used
host_seconds                                 40928.39                       # Real time elapsed on the host
sim_insts                                  3489068207                       # Number of instructions simulated
sim_ops                                    4491814750                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1773696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       620544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       500864                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2901248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1071488                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1071488                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13857                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4848                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3913                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22666                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8371                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8371                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14156                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14011366                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14156                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4902006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        20223                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3956590                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                22918497                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14156                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14156                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        20223                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              48535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8464252                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8464252                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8464252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14156                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14011366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14156                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4902006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        20223                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3956590                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               31382750                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151968549                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22326919                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19566932                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1743516                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11011169                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10776889                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1554133                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        53875                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117713840                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124077348                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22326919                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12331022                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25250796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5710407                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2106063                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13417696                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1098439                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149027406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123776610     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1272456      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2330160      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947582      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3568279      2.39%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3860306      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844573      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          664023      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10763417      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149027406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146918                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.816467                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116785571                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3226913                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25037964                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25422                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3951528                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2400725                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140077363                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1294                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3951528                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117256131                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1591324                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       794084                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24581317                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       853015                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139085785                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89738                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       517829                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184709870                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    631097525                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    631097525                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35813659                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19861                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2689950                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23160006                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82170                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001454                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137464555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129092250                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103935                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22911375                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49211760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149027406                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866232                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477760                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95295156     63.94%     63.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21892947     14.69%     78.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10978170      7.37%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7204675      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7513762      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3882753      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1742065      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435289      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82589      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149027406                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         322890     59.58%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138367     25.53%     85.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80658     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101922442     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081649      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21617943     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460295      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129092250                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.849467                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             541915                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004198                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407857752                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160396107                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126167864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129634165                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       240739                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4229935                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          315                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139586                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3951528                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1090666                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51947                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137484417                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49207                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23160006                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492941                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34126                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          315                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838449                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041150                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1879599                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127701944                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21283573                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1390302                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25743678                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19667359                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460105                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.840318                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126280486                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126167864                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72872475                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173089457                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.830224                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421010                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23873725                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1748283                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145075878                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783118                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659243                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102867577     70.91%     70.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16388748     11.30%     82.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837342      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2646001      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3015101      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1067255      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4458225      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       900907      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894722      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145075878                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894722                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280666470                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278922245                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2941143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.519685                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.519685                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.658031                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.658031                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590730783                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165763853                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146855953                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151968549                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25474776                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20658171                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2176827                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10074932                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9766760                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2734869                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99701                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111077668                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             139353745                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25474776                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12501629                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30652695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7121770                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2860964                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12979018                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1709203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    149508585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.545253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118855890     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2150617      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3940934      2.64%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3583254      2.40%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2297031      1.54%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1845995      1.23%     88.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1081797      0.72%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1134679      0.76%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14618388      9.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    149508585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167632                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.916991                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109952657                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4338318                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30254294                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52247                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4911068                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4405448                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6175                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168589555                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        48921                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4911068                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110845884                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1167018                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1909407                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29393252                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1281954                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     166698465                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        245036                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       552783                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    235759727                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    776266949                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    776266949                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    186268916                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        49490811                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36680                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18340                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4599012                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15827027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7832367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        89078                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1754027                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         163534200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36680                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151796810                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       170974                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28946776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63821684                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    149508585                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015305                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560877                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85961204     57.50%     57.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26129221     17.48%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13736246      9.19%     84.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7971961      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8807616      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3271138      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2901109      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       554314      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       175776      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    149508585                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         605795     68.49%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        129127     14.60%     83.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       149595     16.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127833720     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2146212      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18340      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14004309      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7794229      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151796810                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.998870                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             884517                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005827                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    454157696                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    192517884                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148470193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152681327                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       292475                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3684282                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       140208                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4911068                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         753730                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       116549                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    163570881                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64083                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15827027                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7832367                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18340                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101177                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1205714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1223708                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2429422                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149302846                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13448172                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2493964                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21242025                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21239030                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7793853                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.982459                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148605990                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148470193                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86615592                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        243395444                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.976980                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355864                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108482976                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    133574323                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29996974                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2198164                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144597517                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.923766                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89652118     62.00%     62.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25457590     17.61%     79.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12643473      8.74%     88.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4292784      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5302105      3.67%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1850208      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1310278      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1081381      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3007580      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144597517                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108482976                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     133574323                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19834904                       # Number of memory references committed
system.switch_cpus1.commit.loads             12142745                       # Number of loads committed
system.switch_cpus1.commit.membars              18340                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19280239                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        120340013                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2755024                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3007580                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           305161234                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          332053864                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2459964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108482976                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            133574323                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108482976                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.400852                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.400852                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.713851                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.713851                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       672237350                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207802025                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      157097647                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36680                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151968549                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25546290                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20928738                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2169001                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10452569                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10108971                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2615391                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99862                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    113491106                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137191050                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25546290                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12724362                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29720340                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6476649                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3919664                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13275852                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1694729                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    151419982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.108319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.532965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       121699642     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2396985      1.58%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4081551      2.70%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2365703      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1856438      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1632360      1.08%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1002806      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2515904      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13868593      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    151419982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168102                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.902759                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       112773933                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5188499                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29090869                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        78222                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4288447                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4185178                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          428                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     165312158                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2388                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4288447                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113344890                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         652523                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3559177                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28579612                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       995322                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164188598                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        102060                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       575164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    231785042                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    763862996                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    763862996                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    185737863                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46047179                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36918                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18488                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2894061                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15235672                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7805986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82020                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1824467                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         158807493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36918                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149153778                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        93877                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23508238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     52047712                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    151419982                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.985034                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546275                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     90537840     59.79%     59.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23354644     15.42%     75.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12632755      8.34%     83.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9335805      6.17%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9093538      6.01%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3370587      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2557521      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       344340      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       192952      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    151419982                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         132975     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        177353     37.40%     65.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       163870     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125874360     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2024060      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18430      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13459575      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7777353      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149153778                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.981478                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             474205                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    450295620                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182353037                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145982658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149627983                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       307107                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3150992                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          391                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       127070                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           24                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4288447                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         435825                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58684                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    158844411                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       826587                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15235672                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7805986                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18488                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          391                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1250806                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1147696                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2398502                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146835859                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13124870                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2317919                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20901905                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20774253                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7777035                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.966225                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145982797                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145982658                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86310375                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        238982902                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.960611                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361157                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108019552                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133145848                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25698839                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36860                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2187064                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    147131535                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.904944                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714052                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     93301341     63.41%     63.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25930925     17.62%     81.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10145787      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5345145      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4540636      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2191427      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1024811      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1592335      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3059128      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    147131535                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108019552                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133145848                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19763596                       # Number of memory references committed
system.switch_cpus2.commit.loads             12084680                       # Number of loads committed
system.switch_cpus2.commit.membars              18430                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19311846                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        119866151                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2751422                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3059128                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           302917094                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          321979613                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 548567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108019552                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133145848                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108019552                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.406862                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.406862                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710802                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710802                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       660393731                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203776742                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      154414864                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36860                       # number of misc regfile writes
system.l20.replacements                         13871                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          214993                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24111                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.916801                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.143259                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.866392                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5366.340131                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4668.650218                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019252                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000768                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.524057                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.455923                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35710                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35710                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9360                       # number of Writeback hits
system.l20.Writeback_hits::total                 9360                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35710                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35710                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35710                       # number of overall hits
system.l20.overall_hits::total                  35710                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13857                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13871                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13857                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13871                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13857                       # number of overall misses
system.l20.overall_misses::total                13871                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4049389                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4016413044                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4020462433                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4049389                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4016413044                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4020462433                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4049389                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4016413044                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4020462433                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49567                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49581                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9360                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9360                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49567                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49581                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49567                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49581                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279561                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279764                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279561                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279764                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279561                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279764                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 289847.228404                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 289846.617619                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 289847.228404                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 289846.617619                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 289847.228404                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 289846.617619                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2210                       # number of writebacks
system.l20.writebacks::total                     2210                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13857                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13871                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13857                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13871                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13857                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13871                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3158111090                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3161292344                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3158111090                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3161292344                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3158111090                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3161292344                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279561                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279764                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279561                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279764                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279561                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279764                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 227907.273580                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 227906.592459                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 227907.273580                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 227906.592459                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 227907.273580                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 227906.592459                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4863                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          403611                       # Total number of references to valid blocks.
system.l21.sampled_refs                         15103                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.723896                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          301.471805                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.725674                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2259.492718                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7666.309803                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001243                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.220654                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.748663                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37310                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37310                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11186                       # number of Writeback hits
system.l21.Writeback_hits::total                11186                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37310                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37310                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37310                       # number of overall hits
system.l21.overall_hits::total                  37310                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4848                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4862                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4848                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4862                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4848                       # number of overall misses
system.l21.overall_misses::total                 4862                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3574279                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1436034380                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1439608659                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3574279                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1436034380                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1439608659                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3574279                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1436034380                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1439608659                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        42158                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              42172                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11186                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11186                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        42158                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               42172                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        42158                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              42172                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.114996                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.115290                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.114996                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.115290                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.114996                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.115290                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 255305.642857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 296211.712046                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 296093.924105                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 255305.642857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 296211.712046                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 296093.924105                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 255305.642857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 296211.712046                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 296093.924105                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3486                       # number of writebacks
system.l21.writebacks::total                     3486                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4848                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4862                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4848                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4862                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4848                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4862                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2706441                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1135750811                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1138457252                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2706441                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1135750811                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1138457252                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2706441                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1135750811                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1138457252                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.114996                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.115290                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.114996                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.115290                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.114996                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.115290                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193317.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 234272.031972                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 234154.103661                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 193317.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 234272.031972                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 234154.103661                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 193317.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 234272.031972                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 234154.103661                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3933                       # number of replacements
system.l22.tagsinuse                     12287.894140                       # Cycle average of tags in use
system.l22.total_refs                          364806                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16221                       # Sample count of references to valid blocks.
system.l22.avg_refs                         22.489736                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          668.803296                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    17.276664                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1825.125012                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             3.625967                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9773.063201                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.054427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001406                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.148529                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000295                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.795334                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999991                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31895                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31895                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10554                       # number of Writeback hits
system.l22.Writeback_hits::total                10554                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.data        31896                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31896                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31896                       # number of overall hits
system.l22.overall_hits::total                  31896                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3894                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3914                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3913                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3933                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3913                       # number of overall misses
system.l22.overall_misses::total                 3933                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6604506                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1140448659                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1147053165                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      5522471                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      5522471                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6604506                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1145971130                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1152575636                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6604506                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1145971130                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1152575636                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35789                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35809                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10554                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10554                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35809                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35829                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35809                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35829                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.108804                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.109302                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.950000                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.950000                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.109274                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.109771                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.109274                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.109771                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 330225.300000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 292873.307396                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 293064.170925                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 290656.368421                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 290656.368421                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 330225.300000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 292862.542806                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 293052.539029                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 330225.300000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 292862.542806                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 293052.539029                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2675                       # number of writebacks
system.l22.writebacks::total                     2675                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3894                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3914                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3913                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3933                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3913                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3933                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5365935                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    899272039                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    904637974                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      4344581                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      4344581                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5365935                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    903616620                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    908982555                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5365935                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    903616620                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    908982555                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.108804                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.109302                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.950000                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.950000                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.109274                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.109771                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.109274                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.109771                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 268296.750000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 230937.863123                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 231128.761880                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 228662.157895                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 228662.157895                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 268296.750000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 230926.813187                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 231116.845919                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 268296.750000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 230926.813187                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 231116.845919                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.977909                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013449793                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873289.820702                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.977909                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022400                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866952                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13417679                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13417679                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13417679                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13417679                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13417679                       # number of overall hits
system.cpu0.icache.overall_hits::total       13417679                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5139305                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5139305                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13417696                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13417696                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13417696                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13417696                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13417696                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13417696                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49567                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245037663                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49823                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4918.163559                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.130317                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.869683                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824728                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175272                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19254897                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19254897                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23588389                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23588389                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23588389                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23588389                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184814                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184814                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184814                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184814                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184814                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184814                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29428527809                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29428527809                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29428527809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29428527809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29428527809                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29428527809                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19439711                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19439711                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23773203                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23773203                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23773203                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23773203                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009507                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009507                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007774                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007774                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007774                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007774                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 159233.217229                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 159233.217229                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 159233.217229                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 159233.217229                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 159233.217229                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 159233.217229                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9360                       # number of writebacks
system.cpu0.dcache.writebacks::total             9360                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135247                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135247                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135247                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135247                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135247                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135247                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49567                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49567                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49567                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49567                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49567                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49567                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6457572422                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6457572422                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6457572422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6457572422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6457572422                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6457572422                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002085                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002085                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 130279.670386                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 130279.670386                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 130279.670386                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 130279.670386                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 130279.670386                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 130279.670386                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997234                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097618687                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370666.710583                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997234                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12979003                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12979003                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12979003                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12979003                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12979003                       # number of overall hits
system.cpu1.icache.overall_hits::total       12979003                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4106480                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4106480                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4106480                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4106480                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4106480                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4106480                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12979018                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12979018                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12979018                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12979018                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12979018                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12979018                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 273765.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 273765.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 273765.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 273765.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 273765.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 273765.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3690479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3690479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3690479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3690479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3690479                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3690479                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 263605.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 263605.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 263605.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 263605.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 263605.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 263605.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 42158                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182366423                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42414                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4299.675178                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.656787                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.343213                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908816                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091184                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10117242                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10117242                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7656059                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7656059                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18340                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18340                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18340                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18340                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17773301                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17773301                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17773301                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17773301                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       127716                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       127716                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       127716                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        127716                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       127716                       # number of overall misses
system.cpu1.dcache.overall_misses::total       127716                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15251137544                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15251137544                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15251137544                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15251137544                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15251137544                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15251137544                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10244958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10244958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7656059                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7656059                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18340                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18340                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17901017                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17901017                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17901017                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17901017                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012466                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012466                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007135                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007135                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007135                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007135                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 119414.462902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 119414.462902                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 119414.462902                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119414.462902                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 119414.462902                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119414.462902                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11186                       # number of writebacks
system.cpu1.dcache.writebacks::total            11186                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        85558                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        85558                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85558                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85558                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85558                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85558                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        42158                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        42158                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        42158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        42158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        42158                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        42158                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3903427268                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3903427268                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3903427268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3903427268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3903427268                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3903427268                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92590.428104                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92590.428104                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92590.428104                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92590.428104                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92590.428104                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92590.428104                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.486115                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101217118                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2363126.862661                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.486115                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028023                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742766                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13275831                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13275831                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13275831                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13275831                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13275831                       # number of overall hits
system.cpu2.icache.overall_hits::total       13275831                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7228222                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7228222                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7228222                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7228222                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7228222                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7228222                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13275852                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13275852                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13275852                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13275852                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13275852                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13275852                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 344201.047619                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 344201.047619                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 344201.047619                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 344201.047619                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 344201.047619                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 344201.047619                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6770506                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6770506                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6770506                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6770506                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6770506                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6770506                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 338525.300000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 338525.300000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 338525.300000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 338525.300000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 338525.300000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 338525.300000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35809                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               177054583                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36065                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4909.318813                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.179650                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.820350                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903046                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096954                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9790401                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9790401                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7641621                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7641621                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18462                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18462                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18430                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18430                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17432022                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17432022                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17432022                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17432022                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        91686                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        91686                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        91851                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         91851                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        91851                       # number of overall misses
system.cpu2.dcache.overall_misses::total        91851                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9023009934                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9023009934                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     47203464                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     47203464                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9070213398                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9070213398                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9070213398                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9070213398                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9882087                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9882087                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7641786                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7641786                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18430                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18430                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17523873                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17523873                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17523873                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17523873                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009278                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009278                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005241                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005241                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005241                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005241                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 98412.079641                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98412.079641                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 286081.600000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 286081.600000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 98749.206846                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98749.206846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 98749.206846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98749.206846                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       331408                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       165704                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10554                       # number of writebacks
system.cpu2.dcache.writebacks::total            10554                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55897                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55897                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          145                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          145                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        56042                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        56042                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        56042                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        56042                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35789                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35789                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35809                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35809                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35809                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35809                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3253726423                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3253726423                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5745827                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5745827                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3259472250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3259472250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3259472250                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3259472250                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90914.147448                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90914.147448                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 287291.350000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 287291.350000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91023.827809                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91023.827809                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91023.827809                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91023.827809                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
