0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/denis/Verilog_projects/Lab_7/ex_4/ex_4.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_7/ex_4/ex_4.srcs/sim_1/new/testbench.v,1714847806,verilog,,,,testbench,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_7/ex_4/ex_4.srcs/sources_1/new/circuit_cu_FF.v,1714848448,verilog,,C:/Users/denis/Verilog_projects/Lab_7/ex_4/ex_4.srcs/sources_1/new/circuit_fara_FF.v,,circuit_cu_FF,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_7/ex_4/ex_4.srcs/sources_1/new/circuit_fara_FF.v,1714848453,verilog,,C:/Users/denis/Verilog_projects/Lab_7/ex_4/ex_4.srcs/sources_1/new/flipflop_D.v,,circuit_fara_FF,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_7/ex_4/ex_4.srcs/sources_1/new/flipflop_D.v,1714846789,verilog,,C:/Users/denis/Verilog_projects/Lab_7/ex_4/ex_4.srcs/sim_1/new/testbench.v,,flipflop_D,,,,,,,,
