-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=8;
DEPTH=49120;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
	0   :   A9;
	1   :   00;
	2   :   85;
	3   :   00;
	4   :   85;
	5   :   01;
	6   :   A9;
	7   :   90;
	8   :   85;
	9   :   02;
	10   :   8D;
	11   :   00;
	12   :   20;
	13   :   85;
	14   :   FF;
	15   :   4C;
	16   :   2F;
	17   :   40;
	[18..49113]  :   00;
	49114   :   20; 
	49115   :   40; 
	49116   :   20; 
	49117   :   40;
	49118   :   00; 
	49119   :   50;
END;
