// Seed: 1916320516
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input logic id_7
);
  assign id_6 = id_0;
  type_14(
      id_6 ? 1 : 1
  );
  type_0 id_8 (
      1,
      1,
      id_7,
      id_7
  );
endmodule
