// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7vx690tffg1927-2,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.491812,HLS_SYN_LAT=43,HLS_SYN_TPT=1,HLS_SYN_MEM=33,HLS_SYN_DSP=3097,HLS_SYN_FF=331364,HLS_SYN_LUT=90900}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_V_ap_vld,
        data_V,
        res_V,
        res_V_ap_vld,
        const_size_in,
        const_size_in_ap_vld,
        const_size_out,
        const_size_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   data_V_ap_vld;
input  [1439:0] data_V;
output  [35:0] res_V;
output   res_V_ap_vld;
output  [15:0] const_size_in;
output   const_size_in_ap_vld;
output  [15:0] const_size_out;
output   const_size_out_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg res_V_ap_vld;
reg const_size_in_ap_vld;
reg const_size_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_idle_pp0;
reg    data_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
reg    ap_block_pp0_stage0_11001;
reg   [1439:0] data_V_preg;
reg   [1439:0] data_V_in_sig;
reg    data_V_ap_vld_preg;
reg    data_V_blk_n;
wire    ap_block_pp0_stage0;
reg   [17:0] logits1_0_V_reg_855;
reg   [17:0] logits1_1_V_reg_860;
reg   [17:0] logits1_2_V_reg_865;
reg   [17:0] logits1_3_V_reg_870;
reg   [17:0] logits1_4_V_reg_875;
reg   [17:0] logits1_5_V_reg_880;
reg   [17:0] logits1_6_V_reg_885;
reg   [17:0] logits1_7_V_reg_890;
reg   [17:0] logits1_8_V_reg_895;
reg   [17:0] logits1_9_V_reg_900;
reg   [17:0] logits1_10_V_reg_905;
reg   [17:0] logits1_11_V_reg_910;
reg   [17:0] logits1_12_V_reg_915;
reg   [17:0] logits1_13_V_reg_920;
reg   [17:0] logits1_14_V_reg_925;
reg   [17:0] logits1_15_V_reg_930;
reg   [17:0] logits1_16_V_reg_935;
reg   [17:0] logits1_17_V_reg_940;
reg   [17:0] logits1_18_V_reg_945;
reg   [17:0] logits1_19_V_reg_950;
reg   [17:0] logits1_20_V_reg_955;
reg   [17:0] logits1_21_V_reg_960;
reg   [17:0] logits1_22_V_reg_965;
reg   [17:0] logits1_23_V_reg_970;
reg   [17:0] logits1_24_V_reg_975;
reg   [17:0] logits1_25_V_reg_980;
reg   [17:0] logits1_26_V_reg_985;
reg   [17:0] logits1_27_V_reg_990;
reg   [17:0] logits1_28_V_reg_995;
reg   [17:0] logits1_29_V_reg_1000;
reg   [17:0] logits1_30_V_reg_1005;
reg   [17:0] logits1_31_V_reg_1010;
reg   [17:0] layer1_out_0_V_reg_1015;
reg   [17:0] layer1_out_1_V_reg_1020;
reg   [17:0] layer1_out_2_V_reg_1025;
reg   [17:0] layer1_out_3_V_reg_1030;
reg   [17:0] layer1_out_4_V_reg_1035;
reg   [17:0] layer1_out_5_V_reg_1040;
reg   [17:0] layer1_out_6_V_reg_1045;
reg   [17:0] layer1_out_7_V_reg_1050;
reg   [17:0] layer1_out_8_V_reg_1055;
reg   [17:0] layer1_out_9_V_reg_1060;
reg   [17:0] layer1_out_10_V_reg_1065;
reg   [17:0] layer1_out_11_V_reg_1070;
reg   [17:0] layer1_out_12_V_reg_1075;
reg   [17:0] layer1_out_13_V_reg_1080;
reg   [17:0] layer1_out_14_V_reg_1085;
reg   [17:0] layer1_out_15_V_reg_1090;
reg   [17:0] layer1_out_16_V_reg_1095;
reg   [17:0] layer1_out_17_V_reg_1100;
reg   [17:0] layer1_out_18_V_reg_1105;
reg   [17:0] layer1_out_19_V_reg_1110;
reg   [17:0] layer1_out_20_V_reg_1115;
reg   [17:0] layer1_out_21_V_reg_1120;
reg   [17:0] layer1_out_22_V_reg_1125;
reg   [17:0] layer1_out_23_V_reg_1130;
reg   [17:0] layer1_out_24_V_reg_1135;
reg   [17:0] layer1_out_25_V_reg_1140;
reg   [17:0] layer1_out_26_V_reg_1145;
reg   [17:0] layer1_out_27_V_reg_1150;
reg   [17:0] layer1_out_28_V_reg_1155;
reg   [17:0] layer1_out_29_V_reg_1160;
reg   [17:0] layer1_out_30_V_reg_1165;
reg   [17:0] layer1_out_31_V_reg_1170;
reg   [17:0] logits2_0_V_reg_1175;
reg   [17:0] logits2_1_V_reg_1180;
reg   [17:0] logits2_2_V_reg_1185;
reg   [17:0] logits2_3_V_reg_1190;
reg   [17:0] logits2_4_V_reg_1195;
reg   [17:0] logits2_5_V_reg_1200;
reg   [17:0] logits2_6_V_reg_1205;
reg   [17:0] logits2_7_V_reg_1210;
reg   [17:0] logits2_8_V_reg_1215;
reg   [17:0] logits2_9_V_reg_1220;
reg   [17:0] logits2_10_V_reg_1225;
reg   [17:0] logits2_11_V_reg_1230;
reg   [17:0] logits2_12_V_reg_1235;
reg   [17:0] logits2_13_V_reg_1240;
reg   [17:0] logits2_14_V_reg_1245;
reg   [17:0] logits2_15_V_reg_1250;
reg   [17:0] layer2_out_0_V_reg_1255;
reg   [17:0] layer2_out_1_V_reg_1260;
reg   [17:0] layer2_out_2_V_reg_1265;
reg   [17:0] layer2_out_3_V_reg_1270;
reg   [17:0] layer2_out_4_V_reg_1275;
reg   [17:0] layer2_out_5_V_reg_1280;
reg   [17:0] layer2_out_6_V_reg_1285;
reg   [17:0] layer2_out_7_V_reg_1290;
reg   [17:0] layer2_out_8_V_reg_1295;
reg   [17:0] layer2_out_9_V_reg_1300;
reg   [17:0] layer2_out_10_V_reg_1305;
reg   [17:0] layer2_out_11_V_reg_1310;
reg   [17:0] layer2_out_12_V_reg_1315;
reg   [17:0] layer2_out_13_V_reg_1320;
reg   [17:0] layer2_out_14_V_reg_1325;
reg   [17:0] layer2_out_15_V_reg_1330;
reg   [17:0] logits3_0_V_reg_1335;
reg   [17:0] logits3_1_V_reg_1340;
reg   [17:0] logits3_2_V_reg_1345;
reg   [17:0] logits3_3_V_reg_1350;
reg   [17:0] logits3_4_V_reg_1355;
reg   [17:0] logits3_5_V_reg_1360;
reg   [17:0] logits3_6_V_reg_1365;
reg   [17:0] logits3_7_V_reg_1370;
reg   [17:0] logits3_8_V_reg_1375;
reg   [17:0] logits3_9_V_reg_1380;
reg   [17:0] logits3_10_V_reg_1385;
reg   [17:0] logits3_11_V_reg_1390;
reg   [17:0] logits3_12_V_reg_1395;
reg   [17:0] logits3_13_V_reg_1400;
reg   [17:0] logits3_14_V_reg_1405;
reg   [17:0] logits3_15_V_reg_1410;
wire   [17:0] grp_compute_layer_0_0_fu_261_ap_return;
reg   [17:0] logits5_0_V_reg_1511;
wire   [17:0] grp_compute_layer_0_0_1_fu_241_ap_return;
reg   [17:0] logits4_0_V_reg_1516;
reg   [17:0] logits4_0_V_reg_1516_pp0_iter41_reg;
reg   [17:0] logits4_0_V_reg_1516_pp0_iter42_reg;
reg    ap_block_pp0_stage0_subdone;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_0;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_1;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_2;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_3;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_4;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_5;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_6;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_7;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_8;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_9;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_10;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_11;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_12;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_13;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_14;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_15;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_16;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_17;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_18;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_19;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_20;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_21;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_22;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_23;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_24;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_25;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_26;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_27;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_28;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_29;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_30;
wire   [17:0] grp_compute_layer_0_0_0_2_fu_97_ap_return_31;
reg    grp_compute_layer_0_0_0_2_fu_97_ap_ce;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_0;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_1;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_2;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_3;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_4;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_5;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_6;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_7;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_8;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_9;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_10;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_11;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_12;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_13;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_14;
wire   [17:0] grp_compute_layer_0_0_0_1_fu_103_ap_return_15;
reg    grp_compute_layer_0_0_0_1_fu_103_ap_ce;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_0;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_1;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_2;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_3;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_4;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_5;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_6;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_7;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_8;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_9;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_10;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_11;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_12;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_13;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_14;
wire   [17:0] grp_compute_layer_0_0_0_s_fu_139_ap_return_15;
reg    grp_compute_layer_0_0_0_s_fu_139_ap_ce;
wire    grp_tanh_2_fu_159_ap_start;
wire    grp_tanh_2_fu_159_ap_done;
wire    grp_tanh_2_fu_159_ap_idle;
wire    grp_tanh_2_fu_159_ap_ready;
reg    grp_tanh_2_fu_159_ap_ce;
wire   [17:0] grp_tanh_2_fu_159_ap_return_0;
wire   [17:0] grp_tanh_2_fu_159_ap_return_1;
wire   [17:0] grp_tanh_2_fu_159_ap_return_2;
wire   [17:0] grp_tanh_2_fu_159_ap_return_3;
wire   [17:0] grp_tanh_2_fu_159_ap_return_4;
wire   [17:0] grp_tanh_2_fu_159_ap_return_5;
wire   [17:0] grp_tanh_2_fu_159_ap_return_6;
wire   [17:0] grp_tanh_2_fu_159_ap_return_7;
wire   [17:0] grp_tanh_2_fu_159_ap_return_8;
wire   [17:0] grp_tanh_2_fu_159_ap_return_9;
wire   [17:0] grp_tanh_2_fu_159_ap_return_10;
wire   [17:0] grp_tanh_2_fu_159_ap_return_11;
wire   [17:0] grp_tanh_2_fu_159_ap_return_12;
wire   [17:0] grp_tanh_2_fu_159_ap_return_13;
wire   [17:0] grp_tanh_2_fu_159_ap_return_14;
wire   [17:0] grp_tanh_2_fu_159_ap_return_15;
wire   [17:0] grp_tanh_2_fu_159_ap_return_16;
wire   [17:0] grp_tanh_2_fu_159_ap_return_17;
wire   [17:0] grp_tanh_2_fu_159_ap_return_18;
wire   [17:0] grp_tanh_2_fu_159_ap_return_19;
wire   [17:0] grp_tanh_2_fu_159_ap_return_20;
wire   [17:0] grp_tanh_2_fu_159_ap_return_21;
wire   [17:0] grp_tanh_2_fu_159_ap_return_22;
wire   [17:0] grp_tanh_2_fu_159_ap_return_23;
wire   [17:0] grp_tanh_2_fu_159_ap_return_24;
wire   [17:0] grp_tanh_2_fu_159_ap_return_25;
wire   [17:0] grp_tanh_2_fu_159_ap_return_26;
wire   [17:0] grp_tanh_2_fu_159_ap_return_27;
wire   [17:0] grp_tanh_2_fu_159_ap_return_28;
wire   [17:0] grp_tanh_2_fu_159_ap_return_29;
wire   [17:0] grp_tanh_2_fu_159_ap_return_30;
wire   [17:0] grp_tanh_2_fu_159_ap_return_31;
wire    grp_tanh_1_fu_197_ap_start;
wire    grp_tanh_1_fu_197_ap_done;
wire    grp_tanh_1_fu_197_ap_idle;
wire    grp_tanh_1_fu_197_ap_ready;
reg    grp_tanh_1_fu_197_ap_ce;
wire   [17:0] grp_tanh_1_fu_197_ap_return_0;
wire   [17:0] grp_tanh_1_fu_197_ap_return_1;
wire   [17:0] grp_tanh_1_fu_197_ap_return_2;
wire   [17:0] grp_tanh_1_fu_197_ap_return_3;
wire   [17:0] grp_tanh_1_fu_197_ap_return_4;
wire   [17:0] grp_tanh_1_fu_197_ap_return_5;
wire   [17:0] grp_tanh_1_fu_197_ap_return_6;
wire   [17:0] grp_tanh_1_fu_197_ap_return_7;
wire   [17:0] grp_tanh_1_fu_197_ap_return_8;
wire   [17:0] grp_tanh_1_fu_197_ap_return_9;
wire   [17:0] grp_tanh_1_fu_197_ap_return_10;
wire   [17:0] grp_tanh_1_fu_197_ap_return_11;
wire   [17:0] grp_tanh_1_fu_197_ap_return_12;
wire   [17:0] grp_tanh_1_fu_197_ap_return_13;
wire   [17:0] grp_tanh_1_fu_197_ap_return_14;
wire   [17:0] grp_tanh_1_fu_197_ap_return_15;
wire    grp_tanh_fu_219_ap_start;
wire    grp_tanh_fu_219_ap_done;
wire    grp_tanh_fu_219_ap_idle;
wire    grp_tanh_fu_219_ap_ready;
reg    grp_tanh_fu_219_ap_ce;
wire   [17:0] grp_tanh_fu_219_ap_return_0;
wire   [17:0] grp_tanh_fu_219_ap_return_1;
wire   [17:0] grp_tanh_fu_219_ap_return_2;
wire   [17:0] grp_tanh_fu_219_ap_return_3;
wire   [17:0] grp_tanh_fu_219_ap_return_4;
wire   [17:0] grp_tanh_fu_219_ap_return_5;
wire   [17:0] grp_tanh_fu_219_ap_return_6;
wire   [17:0] grp_tanh_fu_219_ap_return_7;
wire   [17:0] grp_tanh_fu_219_ap_return_8;
wire   [17:0] grp_tanh_fu_219_ap_return_9;
wire   [17:0] grp_tanh_fu_219_ap_return_10;
wire   [17:0] grp_tanh_fu_219_ap_return_11;
wire   [17:0] grp_tanh_fu_219_ap_return_12;
wire   [17:0] grp_tanh_fu_219_ap_return_13;
wire   [17:0] grp_tanh_fu_219_ap_return_14;
wire   [17:0] grp_tanh_fu_219_ap_return_15;
reg    grp_compute_layer_0_0_1_fu_241_ap_ce;
reg    grp_compute_layer_0_0_fu_261_ap_ce;
wire    grp_sigmoid_fu_281_ap_start;
wire    grp_sigmoid_fu_281_ap_done;
wire    grp_sigmoid_fu_281_ap_idle;
wire    grp_sigmoid_fu_281_ap_ready;
reg    grp_sigmoid_fu_281_ap_ce;
wire   [11:0] grp_sigmoid_fu_281_ap_return;
wire    layer4_out_0_V_linear_fu_288_ap_ready;
wire   [17:0] layer4_out_0_V_linear_fu_288_ap_return;
reg    grp_tanh_2_fu_159_ap_start_reg;
reg    grp_tanh_1_fu_197_ap_start_reg;
reg    grp_tanh_fu_219_ap_start_reg;
reg    grp_sigmoid_fu_281_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire   [29:0] tmp_fu_837_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to42;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 data_V_preg = 1440'd0;
#0 data_V_ap_vld_preg = 1'b0;
#0 grp_tanh_2_fu_159_ap_start_reg = 1'b0;
#0 grp_tanh_1_fu_197_ap_start_reg = 1'b0;
#0 grp_tanh_fu_219_ap_start_reg = 1'b0;
#0 grp_sigmoid_fu_281_ap_start_reg = 1'b0;
end

compute_layer_0_0_0_2 grp_compute_layer_0_0_0_2_fu_97(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_V_read(data_V_in_sig),
    .ap_return_0(grp_compute_layer_0_0_0_2_fu_97_ap_return_0),
    .ap_return_1(grp_compute_layer_0_0_0_2_fu_97_ap_return_1),
    .ap_return_2(grp_compute_layer_0_0_0_2_fu_97_ap_return_2),
    .ap_return_3(grp_compute_layer_0_0_0_2_fu_97_ap_return_3),
    .ap_return_4(grp_compute_layer_0_0_0_2_fu_97_ap_return_4),
    .ap_return_5(grp_compute_layer_0_0_0_2_fu_97_ap_return_5),
    .ap_return_6(grp_compute_layer_0_0_0_2_fu_97_ap_return_6),
    .ap_return_7(grp_compute_layer_0_0_0_2_fu_97_ap_return_7),
    .ap_return_8(grp_compute_layer_0_0_0_2_fu_97_ap_return_8),
    .ap_return_9(grp_compute_layer_0_0_0_2_fu_97_ap_return_9),
    .ap_return_10(grp_compute_layer_0_0_0_2_fu_97_ap_return_10),
    .ap_return_11(grp_compute_layer_0_0_0_2_fu_97_ap_return_11),
    .ap_return_12(grp_compute_layer_0_0_0_2_fu_97_ap_return_12),
    .ap_return_13(grp_compute_layer_0_0_0_2_fu_97_ap_return_13),
    .ap_return_14(grp_compute_layer_0_0_0_2_fu_97_ap_return_14),
    .ap_return_15(grp_compute_layer_0_0_0_2_fu_97_ap_return_15),
    .ap_return_16(grp_compute_layer_0_0_0_2_fu_97_ap_return_16),
    .ap_return_17(grp_compute_layer_0_0_0_2_fu_97_ap_return_17),
    .ap_return_18(grp_compute_layer_0_0_0_2_fu_97_ap_return_18),
    .ap_return_19(grp_compute_layer_0_0_0_2_fu_97_ap_return_19),
    .ap_return_20(grp_compute_layer_0_0_0_2_fu_97_ap_return_20),
    .ap_return_21(grp_compute_layer_0_0_0_2_fu_97_ap_return_21),
    .ap_return_22(grp_compute_layer_0_0_0_2_fu_97_ap_return_22),
    .ap_return_23(grp_compute_layer_0_0_0_2_fu_97_ap_return_23),
    .ap_return_24(grp_compute_layer_0_0_0_2_fu_97_ap_return_24),
    .ap_return_25(grp_compute_layer_0_0_0_2_fu_97_ap_return_25),
    .ap_return_26(grp_compute_layer_0_0_0_2_fu_97_ap_return_26),
    .ap_return_27(grp_compute_layer_0_0_0_2_fu_97_ap_return_27),
    .ap_return_28(grp_compute_layer_0_0_0_2_fu_97_ap_return_28),
    .ap_return_29(grp_compute_layer_0_0_0_2_fu_97_ap_return_29),
    .ap_return_30(grp_compute_layer_0_0_0_2_fu_97_ap_return_30),
    .ap_return_31(grp_compute_layer_0_0_0_2_fu_97_ap_return_31),
    .ap_ce(grp_compute_layer_0_0_0_2_fu_97_ap_ce)
);

compute_layer_0_0_0_1 grp_compute_layer_0_0_0_1_fu_103(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(layer1_out_0_V_reg_1015),
    .data_1_V_read(layer1_out_1_V_reg_1020),
    .data_2_V_read(layer1_out_2_V_reg_1025),
    .data_3_V_read(layer1_out_3_V_reg_1030),
    .data_4_V_read(layer1_out_4_V_reg_1035),
    .data_5_V_read(layer1_out_5_V_reg_1040),
    .data_6_V_read(layer1_out_6_V_reg_1045),
    .data_7_V_read(layer1_out_7_V_reg_1050),
    .data_8_V_read(layer1_out_8_V_reg_1055),
    .data_9_V_read(layer1_out_9_V_reg_1060),
    .data_10_V_read(layer1_out_10_V_reg_1065),
    .data_11_V_read(layer1_out_11_V_reg_1070),
    .data_12_V_read(layer1_out_12_V_reg_1075),
    .data_13_V_read(layer1_out_13_V_reg_1080),
    .data_14_V_read(layer1_out_14_V_reg_1085),
    .data_15_V_read(layer1_out_15_V_reg_1090),
    .data_16_V_read(layer1_out_16_V_reg_1095),
    .data_17_V_read(layer1_out_17_V_reg_1100),
    .data_18_V_read(layer1_out_18_V_reg_1105),
    .data_19_V_read(layer1_out_19_V_reg_1110),
    .data_20_V_read(layer1_out_20_V_reg_1115),
    .data_21_V_read(layer1_out_21_V_reg_1120),
    .data_22_V_read(layer1_out_22_V_reg_1125),
    .data_23_V_read(layer1_out_23_V_reg_1130),
    .data_24_V_read(layer1_out_24_V_reg_1135),
    .data_25_V_read(layer1_out_25_V_reg_1140),
    .data_26_V_read(layer1_out_26_V_reg_1145),
    .data_27_V_read(layer1_out_27_V_reg_1150),
    .data_28_V_read(layer1_out_28_V_reg_1155),
    .data_29_V_read(layer1_out_29_V_reg_1160),
    .data_30_V_read(layer1_out_30_V_reg_1165),
    .data_31_V_read(layer1_out_31_V_reg_1170),
    .ap_return_0(grp_compute_layer_0_0_0_1_fu_103_ap_return_0),
    .ap_return_1(grp_compute_layer_0_0_0_1_fu_103_ap_return_1),
    .ap_return_2(grp_compute_layer_0_0_0_1_fu_103_ap_return_2),
    .ap_return_3(grp_compute_layer_0_0_0_1_fu_103_ap_return_3),
    .ap_return_4(grp_compute_layer_0_0_0_1_fu_103_ap_return_4),
    .ap_return_5(grp_compute_layer_0_0_0_1_fu_103_ap_return_5),
    .ap_return_6(grp_compute_layer_0_0_0_1_fu_103_ap_return_6),
    .ap_return_7(grp_compute_layer_0_0_0_1_fu_103_ap_return_7),
    .ap_return_8(grp_compute_layer_0_0_0_1_fu_103_ap_return_8),
    .ap_return_9(grp_compute_layer_0_0_0_1_fu_103_ap_return_9),
    .ap_return_10(grp_compute_layer_0_0_0_1_fu_103_ap_return_10),
    .ap_return_11(grp_compute_layer_0_0_0_1_fu_103_ap_return_11),
    .ap_return_12(grp_compute_layer_0_0_0_1_fu_103_ap_return_12),
    .ap_return_13(grp_compute_layer_0_0_0_1_fu_103_ap_return_13),
    .ap_return_14(grp_compute_layer_0_0_0_1_fu_103_ap_return_14),
    .ap_return_15(grp_compute_layer_0_0_0_1_fu_103_ap_return_15),
    .ap_ce(grp_compute_layer_0_0_0_1_fu_103_ap_ce)
);

compute_layer_0_0_0_s grp_compute_layer_0_0_0_s_fu_139(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(layer2_out_0_V_reg_1255),
    .data_1_V_read(layer2_out_1_V_reg_1260),
    .data_2_V_read(layer2_out_2_V_reg_1265),
    .data_3_V_read(layer2_out_3_V_reg_1270),
    .data_4_V_read(layer2_out_4_V_reg_1275),
    .data_5_V_read(layer2_out_5_V_reg_1280),
    .data_6_V_read(layer2_out_6_V_reg_1285),
    .data_7_V_read(layer2_out_7_V_reg_1290),
    .data_8_V_read(layer2_out_8_V_reg_1295),
    .data_9_V_read(layer2_out_9_V_reg_1300),
    .data_10_V_read(layer2_out_10_V_reg_1305),
    .data_11_V_read(layer2_out_11_V_reg_1310),
    .data_12_V_read(layer2_out_12_V_reg_1315),
    .data_13_V_read(layer2_out_13_V_reg_1320),
    .data_14_V_read(layer2_out_14_V_reg_1325),
    .data_15_V_read(layer2_out_15_V_reg_1330),
    .ap_return_0(grp_compute_layer_0_0_0_s_fu_139_ap_return_0),
    .ap_return_1(grp_compute_layer_0_0_0_s_fu_139_ap_return_1),
    .ap_return_2(grp_compute_layer_0_0_0_s_fu_139_ap_return_2),
    .ap_return_3(grp_compute_layer_0_0_0_s_fu_139_ap_return_3),
    .ap_return_4(grp_compute_layer_0_0_0_s_fu_139_ap_return_4),
    .ap_return_5(grp_compute_layer_0_0_0_s_fu_139_ap_return_5),
    .ap_return_6(grp_compute_layer_0_0_0_s_fu_139_ap_return_6),
    .ap_return_7(grp_compute_layer_0_0_0_s_fu_139_ap_return_7),
    .ap_return_8(grp_compute_layer_0_0_0_s_fu_139_ap_return_8),
    .ap_return_9(grp_compute_layer_0_0_0_s_fu_139_ap_return_9),
    .ap_return_10(grp_compute_layer_0_0_0_s_fu_139_ap_return_10),
    .ap_return_11(grp_compute_layer_0_0_0_s_fu_139_ap_return_11),
    .ap_return_12(grp_compute_layer_0_0_0_s_fu_139_ap_return_12),
    .ap_return_13(grp_compute_layer_0_0_0_s_fu_139_ap_return_13),
    .ap_return_14(grp_compute_layer_0_0_0_s_fu_139_ap_return_14),
    .ap_return_15(grp_compute_layer_0_0_0_s_fu_139_ap_return_15),
    .ap_ce(grp_compute_layer_0_0_0_s_fu_139_ap_ce)
);

tanh_2 grp_tanh_2_fu_159(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tanh_2_fu_159_ap_start),
    .ap_done(grp_tanh_2_fu_159_ap_done),
    .ap_idle(grp_tanh_2_fu_159_ap_idle),
    .ap_ready(grp_tanh_2_fu_159_ap_ready),
    .ap_ce(grp_tanh_2_fu_159_ap_ce),
    .data_0_V_read(logits1_0_V_reg_855),
    .data_1_V_read(logits1_1_V_reg_860),
    .data_2_V_read(logits1_2_V_reg_865),
    .data_3_V_read(logits1_3_V_reg_870),
    .data_4_V_read(logits1_4_V_reg_875),
    .data_5_V_read(logits1_5_V_reg_880),
    .data_6_V_read(logits1_6_V_reg_885),
    .data_7_V_read(logits1_7_V_reg_890),
    .data_8_V_read(logits1_8_V_reg_895),
    .data_9_V_read(logits1_9_V_reg_900),
    .data_10_V_read(logits1_10_V_reg_905),
    .data_11_V_read(logits1_11_V_reg_910),
    .data_12_V_read(logits1_12_V_reg_915),
    .data_13_V_read(logits1_13_V_reg_920),
    .data_14_V_read(logits1_14_V_reg_925),
    .data_15_V_read(logits1_15_V_reg_930),
    .data_16_V_read(logits1_16_V_reg_935),
    .data_17_V_read(logits1_17_V_reg_940),
    .data_18_V_read(logits1_18_V_reg_945),
    .data_19_V_read(logits1_19_V_reg_950),
    .data_20_V_read(logits1_20_V_reg_955),
    .data_21_V_read(logits1_21_V_reg_960),
    .data_22_V_read(logits1_22_V_reg_965),
    .data_23_V_read(logits1_23_V_reg_970),
    .data_24_V_read(logits1_24_V_reg_975),
    .data_25_V_read(logits1_25_V_reg_980),
    .data_26_V_read(logits1_26_V_reg_985),
    .data_27_V_read(logits1_27_V_reg_990),
    .data_28_V_read(logits1_28_V_reg_995),
    .data_29_V_read(logits1_29_V_reg_1000),
    .data_30_V_read(logits1_30_V_reg_1005),
    .data_31_V_read(logits1_31_V_reg_1010),
    .ap_return_0(grp_tanh_2_fu_159_ap_return_0),
    .ap_return_1(grp_tanh_2_fu_159_ap_return_1),
    .ap_return_2(grp_tanh_2_fu_159_ap_return_2),
    .ap_return_3(grp_tanh_2_fu_159_ap_return_3),
    .ap_return_4(grp_tanh_2_fu_159_ap_return_4),
    .ap_return_5(grp_tanh_2_fu_159_ap_return_5),
    .ap_return_6(grp_tanh_2_fu_159_ap_return_6),
    .ap_return_7(grp_tanh_2_fu_159_ap_return_7),
    .ap_return_8(grp_tanh_2_fu_159_ap_return_8),
    .ap_return_9(grp_tanh_2_fu_159_ap_return_9),
    .ap_return_10(grp_tanh_2_fu_159_ap_return_10),
    .ap_return_11(grp_tanh_2_fu_159_ap_return_11),
    .ap_return_12(grp_tanh_2_fu_159_ap_return_12),
    .ap_return_13(grp_tanh_2_fu_159_ap_return_13),
    .ap_return_14(grp_tanh_2_fu_159_ap_return_14),
    .ap_return_15(grp_tanh_2_fu_159_ap_return_15),
    .ap_return_16(grp_tanh_2_fu_159_ap_return_16),
    .ap_return_17(grp_tanh_2_fu_159_ap_return_17),
    .ap_return_18(grp_tanh_2_fu_159_ap_return_18),
    .ap_return_19(grp_tanh_2_fu_159_ap_return_19),
    .ap_return_20(grp_tanh_2_fu_159_ap_return_20),
    .ap_return_21(grp_tanh_2_fu_159_ap_return_21),
    .ap_return_22(grp_tanh_2_fu_159_ap_return_22),
    .ap_return_23(grp_tanh_2_fu_159_ap_return_23),
    .ap_return_24(grp_tanh_2_fu_159_ap_return_24),
    .ap_return_25(grp_tanh_2_fu_159_ap_return_25),
    .ap_return_26(grp_tanh_2_fu_159_ap_return_26),
    .ap_return_27(grp_tanh_2_fu_159_ap_return_27),
    .ap_return_28(grp_tanh_2_fu_159_ap_return_28),
    .ap_return_29(grp_tanh_2_fu_159_ap_return_29),
    .ap_return_30(grp_tanh_2_fu_159_ap_return_30),
    .ap_return_31(grp_tanh_2_fu_159_ap_return_31)
);

tanh_1 grp_tanh_1_fu_197(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tanh_1_fu_197_ap_start),
    .ap_done(grp_tanh_1_fu_197_ap_done),
    .ap_idle(grp_tanh_1_fu_197_ap_idle),
    .ap_ready(grp_tanh_1_fu_197_ap_ready),
    .ap_ce(grp_tanh_1_fu_197_ap_ce),
    .data_0_V_read(logits2_0_V_reg_1175),
    .data_1_V_read(logits2_1_V_reg_1180),
    .data_2_V_read(logits2_2_V_reg_1185),
    .data_3_V_read(logits2_3_V_reg_1190),
    .data_4_V_read(logits2_4_V_reg_1195),
    .data_5_V_read(logits2_5_V_reg_1200),
    .data_6_V_read(logits2_6_V_reg_1205),
    .data_7_V_read(logits2_7_V_reg_1210),
    .data_8_V_read(logits2_8_V_reg_1215),
    .data_9_V_read(logits2_9_V_reg_1220),
    .data_10_V_read(logits2_10_V_reg_1225),
    .data_11_V_read(logits2_11_V_reg_1230),
    .data_12_V_read(logits2_12_V_reg_1235),
    .data_13_V_read(logits2_13_V_reg_1240),
    .data_14_V_read(logits2_14_V_reg_1245),
    .data_15_V_read(logits2_15_V_reg_1250),
    .ap_return_0(grp_tanh_1_fu_197_ap_return_0),
    .ap_return_1(grp_tanh_1_fu_197_ap_return_1),
    .ap_return_2(grp_tanh_1_fu_197_ap_return_2),
    .ap_return_3(grp_tanh_1_fu_197_ap_return_3),
    .ap_return_4(grp_tanh_1_fu_197_ap_return_4),
    .ap_return_5(grp_tanh_1_fu_197_ap_return_5),
    .ap_return_6(grp_tanh_1_fu_197_ap_return_6),
    .ap_return_7(grp_tanh_1_fu_197_ap_return_7),
    .ap_return_8(grp_tanh_1_fu_197_ap_return_8),
    .ap_return_9(grp_tanh_1_fu_197_ap_return_9),
    .ap_return_10(grp_tanh_1_fu_197_ap_return_10),
    .ap_return_11(grp_tanh_1_fu_197_ap_return_11),
    .ap_return_12(grp_tanh_1_fu_197_ap_return_12),
    .ap_return_13(grp_tanh_1_fu_197_ap_return_13),
    .ap_return_14(grp_tanh_1_fu_197_ap_return_14),
    .ap_return_15(grp_tanh_1_fu_197_ap_return_15)
);

tanh grp_tanh_fu_219(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tanh_fu_219_ap_start),
    .ap_done(grp_tanh_fu_219_ap_done),
    .ap_idle(grp_tanh_fu_219_ap_idle),
    .ap_ready(grp_tanh_fu_219_ap_ready),
    .ap_ce(grp_tanh_fu_219_ap_ce),
    .data_0_V_read(logits3_0_V_reg_1335),
    .data_1_V_read(logits3_1_V_reg_1340),
    .data_2_V_read(logits3_2_V_reg_1345),
    .data_3_V_read(logits3_3_V_reg_1350),
    .data_4_V_read(logits3_4_V_reg_1355),
    .data_5_V_read(logits3_5_V_reg_1360),
    .data_6_V_read(logits3_6_V_reg_1365),
    .data_7_V_read(logits3_7_V_reg_1370),
    .data_8_V_read(logits3_8_V_reg_1375),
    .data_9_V_read(logits3_9_V_reg_1380),
    .data_10_V_read(logits3_10_V_reg_1385),
    .data_11_V_read(logits3_11_V_reg_1390),
    .data_12_V_read(logits3_12_V_reg_1395),
    .data_13_V_read(logits3_13_V_reg_1400),
    .data_14_V_read(logits3_14_V_reg_1405),
    .data_15_V_read(logits3_15_V_reg_1410),
    .ap_return_0(grp_tanh_fu_219_ap_return_0),
    .ap_return_1(grp_tanh_fu_219_ap_return_1),
    .ap_return_2(grp_tanh_fu_219_ap_return_2),
    .ap_return_3(grp_tanh_fu_219_ap_return_3),
    .ap_return_4(grp_tanh_fu_219_ap_return_4),
    .ap_return_5(grp_tanh_fu_219_ap_return_5),
    .ap_return_6(grp_tanh_fu_219_ap_return_6),
    .ap_return_7(grp_tanh_fu_219_ap_return_7),
    .ap_return_8(grp_tanh_fu_219_ap_return_8),
    .ap_return_9(grp_tanh_fu_219_ap_return_9),
    .ap_return_10(grp_tanh_fu_219_ap_return_10),
    .ap_return_11(grp_tanh_fu_219_ap_return_11),
    .ap_return_12(grp_tanh_fu_219_ap_return_12),
    .ap_return_13(grp_tanh_fu_219_ap_return_13),
    .ap_return_14(grp_tanh_fu_219_ap_return_14),
    .ap_return_15(grp_tanh_fu_219_ap_return_15)
);

compute_layer_0_0_1 grp_compute_layer_0_0_1_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(grp_tanh_fu_219_ap_return_0),
    .data_1_V_read(grp_tanh_fu_219_ap_return_1),
    .data_2_V_read(grp_tanh_fu_219_ap_return_2),
    .data_3_V_read(grp_tanh_fu_219_ap_return_3),
    .data_4_V_read(grp_tanh_fu_219_ap_return_4),
    .data_5_V_read(grp_tanh_fu_219_ap_return_5),
    .data_6_V_read(grp_tanh_fu_219_ap_return_6),
    .data_7_V_read(grp_tanh_fu_219_ap_return_7),
    .data_8_V_read(grp_tanh_fu_219_ap_return_8),
    .data_9_V_read(grp_tanh_fu_219_ap_return_9),
    .data_10_V_read(grp_tanh_fu_219_ap_return_10),
    .data_11_V_read(grp_tanh_fu_219_ap_return_11),
    .data_12_V_read(grp_tanh_fu_219_ap_return_12),
    .data_13_V_read(grp_tanh_fu_219_ap_return_13),
    .data_14_V_read(grp_tanh_fu_219_ap_return_14),
    .data_15_V_read(grp_tanh_fu_219_ap_return_15),
    .ap_return(grp_compute_layer_0_0_1_fu_241_ap_return),
    .ap_ce(grp_compute_layer_0_0_1_fu_241_ap_ce)
);

compute_layer_0_0 grp_compute_layer_0_0_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(grp_tanh_fu_219_ap_return_0),
    .data_1_V_read(grp_tanh_fu_219_ap_return_1),
    .data_2_V_read(grp_tanh_fu_219_ap_return_2),
    .data_3_V_read(grp_tanh_fu_219_ap_return_3),
    .data_4_V_read(grp_tanh_fu_219_ap_return_4),
    .data_5_V_read(grp_tanh_fu_219_ap_return_5),
    .data_6_V_read(grp_tanh_fu_219_ap_return_6),
    .data_7_V_read(grp_tanh_fu_219_ap_return_7),
    .data_8_V_read(grp_tanh_fu_219_ap_return_8),
    .data_9_V_read(grp_tanh_fu_219_ap_return_9),
    .data_10_V_read(grp_tanh_fu_219_ap_return_10),
    .data_11_V_read(grp_tanh_fu_219_ap_return_11),
    .data_12_V_read(grp_tanh_fu_219_ap_return_12),
    .data_13_V_read(grp_tanh_fu_219_ap_return_13),
    .data_14_V_read(grp_tanh_fu_219_ap_return_14),
    .data_15_V_read(grp_tanh_fu_219_ap_return_15),
    .ap_return(grp_compute_layer_0_0_fu_261_ap_return),
    .ap_ce(grp_compute_layer_0_0_fu_261_ap_ce)
);

sigmoid grp_sigmoid_fu_281(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sigmoid_fu_281_ap_start),
    .ap_done(grp_sigmoid_fu_281_ap_done),
    .ap_idle(grp_sigmoid_fu_281_ap_idle),
    .ap_ready(grp_sigmoid_fu_281_ap_ready),
    .ap_ce(grp_sigmoid_fu_281_ap_ce),
    .data_V_read(logits5_0_V_reg_1511),
    .ap_return(grp_sigmoid_fu_281_ap_return)
);

linear layer4_out_0_V_linear_fu_288(
    .ap_ready(layer4_out_0_V_linear_fu_288_ap_ready),
    .data_V_read(logits4_0_V_reg_1516_pp0_iter42_reg),
    .ap_return(layer4_out_0_V_linear_fu_288_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        data_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            data_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (data_V_ap_vld == 1'b1))) begin
            data_V_ap_vld_preg <= data_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        data_V_preg <= 1440'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (data_V_ap_vld == 1'b1))) begin
            data_V_preg <= data_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sigmoid_fu_281_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
            grp_sigmoid_fu_281_ap_start_reg <= 1'b1;
        end else if ((grp_sigmoid_fu_281_ap_ready == 1'b1)) begin
            grp_sigmoid_fu_281_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tanh_1_fu_197_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
            grp_tanh_1_fu_197_ap_start_reg <= 1'b1;
        end else if ((grp_tanh_1_fu_197_ap_ready == 1'b1)) begin
            grp_tanh_1_fu_197_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tanh_2_fu_159_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            grp_tanh_2_fu_159_ap_start_reg <= 1'b1;
        end else if ((grp_tanh_2_fu_159_ap_ready == 1'b1)) begin
            grp_tanh_2_fu_159_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tanh_fu_219_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
            grp_tanh_fu_219_ap_start_reg <= 1'b1;
        end else if ((grp_tanh_fu_219_ap_ready == 1'b1)) begin
            grp_tanh_fu_219_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        layer1_out_0_V_reg_1015 <= grp_tanh_2_fu_159_ap_return_0;
        layer1_out_10_V_reg_1065 <= grp_tanh_2_fu_159_ap_return_10;
        layer1_out_11_V_reg_1070 <= grp_tanh_2_fu_159_ap_return_11;
        layer1_out_12_V_reg_1075 <= grp_tanh_2_fu_159_ap_return_12;
        layer1_out_13_V_reg_1080 <= grp_tanh_2_fu_159_ap_return_13;
        layer1_out_14_V_reg_1085 <= grp_tanh_2_fu_159_ap_return_14;
        layer1_out_15_V_reg_1090 <= grp_tanh_2_fu_159_ap_return_15;
        layer1_out_16_V_reg_1095 <= grp_tanh_2_fu_159_ap_return_16;
        layer1_out_17_V_reg_1100 <= grp_tanh_2_fu_159_ap_return_17;
        layer1_out_18_V_reg_1105 <= grp_tanh_2_fu_159_ap_return_18;
        layer1_out_19_V_reg_1110 <= grp_tanh_2_fu_159_ap_return_19;
        layer1_out_1_V_reg_1020 <= grp_tanh_2_fu_159_ap_return_1;
        layer1_out_20_V_reg_1115 <= grp_tanh_2_fu_159_ap_return_20;
        layer1_out_21_V_reg_1120 <= grp_tanh_2_fu_159_ap_return_21;
        layer1_out_22_V_reg_1125 <= grp_tanh_2_fu_159_ap_return_22;
        layer1_out_23_V_reg_1130 <= grp_tanh_2_fu_159_ap_return_23;
        layer1_out_24_V_reg_1135 <= grp_tanh_2_fu_159_ap_return_24;
        layer1_out_25_V_reg_1140 <= grp_tanh_2_fu_159_ap_return_25;
        layer1_out_26_V_reg_1145 <= grp_tanh_2_fu_159_ap_return_26;
        layer1_out_27_V_reg_1150 <= grp_tanh_2_fu_159_ap_return_27;
        layer1_out_28_V_reg_1155 <= grp_tanh_2_fu_159_ap_return_28;
        layer1_out_29_V_reg_1160 <= grp_tanh_2_fu_159_ap_return_29;
        layer1_out_2_V_reg_1025 <= grp_tanh_2_fu_159_ap_return_2;
        layer1_out_30_V_reg_1165 <= grp_tanh_2_fu_159_ap_return_30;
        layer1_out_31_V_reg_1170 <= grp_tanh_2_fu_159_ap_return_31;
        layer1_out_3_V_reg_1030 <= grp_tanh_2_fu_159_ap_return_3;
        layer1_out_4_V_reg_1035 <= grp_tanh_2_fu_159_ap_return_4;
        layer1_out_5_V_reg_1040 <= grp_tanh_2_fu_159_ap_return_5;
        layer1_out_6_V_reg_1045 <= grp_tanh_2_fu_159_ap_return_6;
        layer1_out_7_V_reg_1050 <= grp_tanh_2_fu_159_ap_return_7;
        layer1_out_8_V_reg_1055 <= grp_tanh_2_fu_159_ap_return_8;
        layer1_out_9_V_reg_1060 <= grp_tanh_2_fu_159_ap_return_9;
        layer2_out_0_V_reg_1255 <= grp_tanh_1_fu_197_ap_return_0;
        layer2_out_10_V_reg_1305 <= grp_tanh_1_fu_197_ap_return_10;
        layer2_out_11_V_reg_1310 <= grp_tanh_1_fu_197_ap_return_11;
        layer2_out_12_V_reg_1315 <= grp_tanh_1_fu_197_ap_return_12;
        layer2_out_13_V_reg_1320 <= grp_tanh_1_fu_197_ap_return_13;
        layer2_out_14_V_reg_1325 <= grp_tanh_1_fu_197_ap_return_14;
        layer2_out_15_V_reg_1330 <= grp_tanh_1_fu_197_ap_return_15;
        layer2_out_1_V_reg_1260 <= grp_tanh_1_fu_197_ap_return_1;
        layer2_out_2_V_reg_1265 <= grp_tanh_1_fu_197_ap_return_2;
        layer2_out_3_V_reg_1270 <= grp_tanh_1_fu_197_ap_return_3;
        layer2_out_4_V_reg_1275 <= grp_tanh_1_fu_197_ap_return_4;
        layer2_out_5_V_reg_1280 <= grp_tanh_1_fu_197_ap_return_5;
        layer2_out_6_V_reg_1285 <= grp_tanh_1_fu_197_ap_return_6;
        layer2_out_7_V_reg_1290 <= grp_tanh_1_fu_197_ap_return_7;
        layer2_out_8_V_reg_1295 <= grp_tanh_1_fu_197_ap_return_8;
        layer2_out_9_V_reg_1300 <= grp_tanh_1_fu_197_ap_return_9;
        logits1_0_V_reg_855 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_0;
        logits1_10_V_reg_905 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_10;
        logits1_11_V_reg_910 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_11;
        logits1_12_V_reg_915 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_12;
        logits1_13_V_reg_920 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_13;
        logits1_14_V_reg_925 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_14;
        logits1_15_V_reg_930 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_15;
        logits1_16_V_reg_935 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_16;
        logits1_17_V_reg_940 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_17;
        logits1_18_V_reg_945 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_18;
        logits1_19_V_reg_950 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_19;
        logits1_1_V_reg_860 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_1;
        logits1_20_V_reg_955 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_20;
        logits1_21_V_reg_960 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_21;
        logits1_22_V_reg_965 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_22;
        logits1_23_V_reg_970 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_23;
        logits1_24_V_reg_975 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_24;
        logits1_25_V_reg_980 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_25;
        logits1_26_V_reg_985 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_26;
        logits1_27_V_reg_990 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_27;
        logits1_28_V_reg_995 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_28;
        logits1_29_V_reg_1000 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_29;
        logits1_2_V_reg_865 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_2;
        logits1_30_V_reg_1005 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_30;
        logits1_31_V_reg_1010 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_31;
        logits1_3_V_reg_870 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_3;
        logits1_4_V_reg_875 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_4;
        logits1_5_V_reg_880 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_5;
        logits1_6_V_reg_885 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_6;
        logits1_7_V_reg_890 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_7;
        logits1_8_V_reg_895 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_8;
        logits1_9_V_reg_900 <= grp_compute_layer_0_0_0_2_fu_97_ap_return_9;
        logits2_0_V_reg_1175 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_0;
        logits2_10_V_reg_1225 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_10;
        logits2_11_V_reg_1230 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_11;
        logits2_12_V_reg_1235 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_12;
        logits2_13_V_reg_1240 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_13;
        logits2_14_V_reg_1245 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_14;
        logits2_15_V_reg_1250 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_15;
        logits2_1_V_reg_1180 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_1;
        logits2_2_V_reg_1185 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_2;
        logits2_3_V_reg_1190 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_3;
        logits2_4_V_reg_1195 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_4;
        logits2_5_V_reg_1200 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_5;
        logits2_6_V_reg_1205 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_6;
        logits2_7_V_reg_1210 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_7;
        logits2_8_V_reg_1215 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_8;
        logits2_9_V_reg_1220 <= grp_compute_layer_0_0_0_1_fu_103_ap_return_9;
        logits3_0_V_reg_1335 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_0;
        logits3_10_V_reg_1385 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_10;
        logits3_11_V_reg_1390 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_11;
        logits3_12_V_reg_1395 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_12;
        logits3_13_V_reg_1400 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_13;
        logits3_14_V_reg_1405 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_14;
        logits3_15_V_reg_1410 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_15;
        logits3_1_V_reg_1340 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_1;
        logits3_2_V_reg_1345 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_2;
        logits3_3_V_reg_1350 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_3;
        logits3_4_V_reg_1355 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_4;
        logits3_5_V_reg_1360 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_5;
        logits3_6_V_reg_1365 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_6;
        logits3_7_V_reg_1370 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_7;
        logits3_8_V_reg_1375 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_8;
        logits3_9_V_reg_1380 <= grp_compute_layer_0_0_0_s_fu_139_ap_return_9;
        logits4_0_V_reg_1516 <= grp_compute_layer_0_0_1_fu_241_ap_return;
        logits4_0_V_reg_1516_pp0_iter41_reg <= logits4_0_V_reg_1516;
        logits4_0_V_reg_1516_pp0_iter42_reg <= logits4_0_V_reg_1516_pp0_iter41_reg;
        logits5_0_V_reg_1511 <= grp_compute_layer_0_0_fu_261_ap_return;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_0to42 = 1'b1;
    end else begin
        ap_idle_pp0_0to42 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to42 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter43 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        const_size_in_ap_vld = 1'b1;
    end else begin
        const_size_in_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter43 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        const_size_out_ap_vld = 1'b1;
    end else begin
        const_size_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((data_V_ap_vld == 1'b1)) begin
        data_V_ap_vld_in_sig = data_V_ap_vld;
    end else begin
        data_V_ap_vld_in_sig = data_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_blk_n = data_V_ap_vld;
    end else begin
        data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((data_V_ap_vld == 1'b1)) begin
        data_V_in_sig = data_V;
    end else begin
        data_V_in_sig = data_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_compute_layer_0_0_0_1_fu_103_ap_ce = 1'b1;
    end else begin
        grp_compute_layer_0_0_0_1_fu_103_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_compute_layer_0_0_0_2_fu_97_ap_ce = 1'b1;
    end else begin
        grp_compute_layer_0_0_0_2_fu_97_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_compute_layer_0_0_0_s_fu_139_ap_ce = 1'b1;
    end else begin
        grp_compute_layer_0_0_0_s_fu_139_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_compute_layer_0_0_1_fu_241_ap_ce = 1'b1;
    end else begin
        grp_compute_layer_0_0_1_fu_241_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_compute_layer_0_0_fu_261_ap_ce = 1'b1;
    end else begin
        grp_compute_layer_0_0_fu_261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sigmoid_fu_281_ap_ce = 1'b1;
    end else begin
        grp_sigmoid_fu_281_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tanh_1_fu_197_ap_ce = 1'b1;
    end else begin
        grp_tanh_1_fu_197_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tanh_2_fu_159_ap_ce = 1'b1;
    end else begin
        grp_tanh_2_fu_159_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_tanh_fu_219_ap_ce = 1'b1;
    end else begin
        grp_tanh_fu_219_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter43 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        res_V_ap_vld = 1'b1;
    end else begin
        res_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (data_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (data_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (data_V_ap_vld_in_sig == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (data_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign const_size_in = 16'd80;

assign const_size_out = 16'd2;

assign grp_sigmoid_fu_281_ap_start = grp_sigmoid_fu_281_ap_start_reg;

assign grp_tanh_1_fu_197_ap_start = grp_tanh_1_fu_197_ap_start_reg;

assign grp_tanh_2_fu_159_ap_start = grp_tanh_2_fu_159_ap_start_reg;

assign grp_tanh_fu_219_ap_start = grp_tanh_fu_219_ap_start_reg;

assign res_V = tmp_fu_837_p3;

assign tmp_fu_837_p3 = {{grp_sigmoid_fu_281_ap_return}, {layer4_out_0_V_linear_fu_288_ap_return}};

endmodule //myproject
