Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 28 10:59:53 2024
| Host         : Marlofst running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIO_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myIO_0_0 (xilinx.com:user:myIO:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 28 10:41:56 2024
| Host         : Marlofst running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myIO_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_myIO_0_0 (xilinx.com:user:myIO:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_myIO_0_0'. These changes may impact your design.


-Upgrade has added port 'BTN'

-Upgrade has added port 'LED'

-Upgrade has added port 'RGB0'

-Upgrade has added port 'SW'


