// Seed: 2620785010
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wor id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  wire id_8;
  wire id_9;
  logic [1 'h0 : -1] id_10;
  ;
  assign id_5 = id_2;
  assign id_1 = 1;
  localparam id_11 = 1;
  assign id_6 = 1'b0;
  parameter id_12 = id_11;
  logic id_13 = 1;
  wire  id_14;
  logic \id_15 ;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1
);
  wire id_3;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
