#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  5 17:42:12 2022
# Process ID: 17424
# Current directory: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21508 C:\Users\Bulls\Desktop\Lab_5_at_lab.xpr\Lab_5\Lab_5.xpr
# Log file: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/vivado.log
# Journal file: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/enicolai/Desktop/.Xil/Vivado-16600-BELSPC0006/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1
[Thu May  5 17:44:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 17:44:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu May  5 17:46:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAA52A
set_property PROGRAM.FILE {C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
export_ip_user_files -of_objects  [get_files C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/big_boy_clk.v] -no_script -reset -force -quiet
remove_files  C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/big_boy_clk.v
file delete -force C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.srcs/sources_1/new/big_boy_clk.v
reset_run synth_1
launch_runs impl_1
[Thu May  5 17:54:21 2022] Launched synth_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 17:54:21 2022] Launched impl_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu May  5 17:55:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAA52A
set_property PROGRAM.FILE {C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu May  5 18:03:31 2022] Launched synth_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 18:03:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1
[Thu May  5 18:25:25 2022] Launched synth_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 18:25:25 2022] Launched impl_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu May  5 18:27:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAA52A
set_property PROGRAM.FILE {C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1
[Thu May  5 18:33:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/synth_1/runme.log
[Thu May  5 18:33:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu May  5 18:35:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAA52A
set_property PROGRAM.FILE {C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/Lab_5.runs/impl_1/topLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
archive_project C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5_final.xpr.zip -temp_dir C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/.Xil/Vivado-17424-MSI -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5/.Xil/Vivado-17424-MSI' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Bulls/Desktop/Lab_5_at_lab.xpr/Lab_5_final.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  5 18:41:20 2022...
