# compile vhdl design source files
vhdl xil_defaultlib  \
"seven_segment_controller_tb_func_impl.vhd" \
"../../../../../seven-segment display.srcs/sim_1/new/seven_segment_controller_tb.vhd" \

# Do not sort compile order
nosort
