Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Oct 21 19:52:34 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file xilinx_pcie_3_0_7vx_ep_timing_summary_routed.rpt -pb xilinx_pcie_3_0_7vx_ep_timing_summary_routed.pb -rpx xilinx_pcie_3_0_7vx_ep_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_pcie_3_0_7vx_ep
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (8)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (8)
---------------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (3)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 3 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.197        0.000                      0                12480        0.040        0.000                      0                12480        0.000        0.000                       0                  4458  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk                  {0.000 5.000}        10.000          100.000         
txoutclk_x0y1            {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y1        {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y1  {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y1        {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y1  {0.000 2.000}        4.000           250.000         
  mmcm_fb                {0.000 5.000}        10.000          100.000         
  userclk1               {0.000 1.000}        2.000           500.000         
  userclk2               {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                        9.029        0.000                      0                   56        0.172        0.000                      0                   56        4.358        0.000                       0                    84  
txoutclk_x0y1                                                                                                                                                              3.000        0.000                       0                     2  
  clk_125mhz_x0y1              3.088        0.000                      0                 1891        0.104        0.000                      0                 1891        2.286        0.000                       0                   827  
    clk_125mhz_mux_x0y1        4.528        0.000                      0                 6349        0.053        0.000                      0                 6349        0.549        0.000                       0                  2695  
  clk_250mhz_x0y1                                                                                                                                                          2.591        0.000                       0                     2  
    clk_250mhz_mux_x0y1        0.535        0.000                      0                 6349        0.053        0.000                      0                 6349        0.000        0.000                       0                  2695  
  mmcm_fb                                                                                                                                                                  8.929        0.000                       0                     2  
  userclk1                     0.197        0.000                      0                 1192        0.040        0.000                      0                 1192        0.000        0.000                       0                    35  
  userclk2                     0.576        0.000                      0                 2912        0.051        0.000                      0                 2912        0.000        0.000                       0                   811  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x0y1  clk_125mhz_x0y1            4.707        0.000                      0                   43        0.283        0.000                      0                   43  
clk_250mhz_mux_x0y1  clk_125mhz_x0y1            0.587        0.000                      0                   43        0.092        0.000                      0                   43  
clk_125mhz_x0y1      clk_125mhz_mux_x0y1        6.033        0.000                      0                   18        0.288        0.000                      0                   18  
userclk2             clk_125mhz_mux_x0y1        2.235        0.000                      0                    2        0.106        0.000                      0                    2  
clk_125mhz_x0y1      clk_250mhz_mux_x0y1        1.913        0.000                      0                   18        0.097        0.000                      0                   18  
userclk2             clk_250mhz_mux_x0y1        2.242        0.000                      0                    2        0.112        0.000                      0                    2  
clk_125mhz_mux_x0y1  userclk2                   1.394        0.000                      0                    1        0.564        0.000                      0                    1  
clk_250mhz_mux_x0y1  userclk2                   1.401        0.000                      0                    1        0.571        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_125mhz_mux_x0y1  userclk2                   0.877        0.000                      0                    2        0.443        0.000                      0                    2  
**async_default**    clk_250mhz_mux_x0y1  userclk2                   0.884        0.000                      0                    2        0.450        0.000                      0                    2  
**async_default**    userclk2             userclk2                   1.476        0.000                      0                   15        0.248        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 14.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    1.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          1.686     4.041    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.482     5.616    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y254       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y254       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.616 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.616    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X212Y254       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.557    12.975    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.337    14.395    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y254       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.221    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X212Y254       FDRE (Setup_fdre_C_D)        0.064    15.645    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.645    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 14.416 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    1.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          1.686     4.041    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.496     5.630    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y243       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y243       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.630 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.630    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y243       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.557    12.975    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.358    14.416    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y243       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.214    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X220Y243       FDRE (Setup_fdre_C_D)        0.064    15.659    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.659    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 14.415 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          1.686     4.041    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.496     5.630    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y242       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y242       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.630 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.630    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y242       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.557    12.975    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.357    14.415    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y242       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.215    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X216Y242       FDRE (Setup_fdre_C_D)        0.064    15.659    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.659    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          1.686     4.041    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.471     5.605    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y279       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y279       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.605 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.605    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.557    12.975    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.328    14.386    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.219    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X216Y279       FDRE (Setup_fdre_C_D)        0.064    15.634    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.634    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 14.382 - 10.000 ) 
    Source Clock Delay      (SCD):    5.600ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          1.686     4.041    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.466     5.600    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y276       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y276       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.600 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.600    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y276       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.557    12.975    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.324    14.382    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y276       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.218    15.600    
                         clock uncertainty           -0.035    15.565    
    SLICE_X216Y276       FDRE (Setup_fdre_C_D)        0.064    15.629    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.629    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          1.686     4.041    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.465     5.599    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y274       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y274       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.599 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.599    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y274       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.557    12.975    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.323    14.381    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y274       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.218    15.599    
                         clock uncertainty           -0.035    15.564    
    SLICE_X216Y274       FDRE (Setup_fdre_C_D)        0.064    15.628    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 14.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          1.686     4.041    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.468     5.602    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y277       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.602 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.602    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y277       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.557    12.975    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.325    14.383    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y277       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.219    15.602    
                         clock uncertainty           -0.035    15.567    
    SLICE_X216Y277       FDRE (Setup_fdre_C_D)        0.064    15.631    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.631    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          1.686     4.041    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.474     5.608    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y265       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y265       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.608 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.608    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X212Y265       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.557    12.975    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.331    14.389    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y265       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.219    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X212Y265       FDRE (Setup_fdre_C_D)        0.064    15.637    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.618ns
    Clock Pessimism Removal (CPR):    1.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          1.686     4.041    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.484     5.618    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y254       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y254       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.618 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.618    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y254       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.557    12.975    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.338    14.396    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y254       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.222    15.618    
                         clock uncertainty           -0.035    15.583    
    SLICE_X216Y254       FDRE (Setup_fdre_C_D)        0.064    15.647    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.647    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.618ns
    Clock Pessimism Removal (CPR):    1.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          1.686     4.041    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.484     5.618    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y255       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y255       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.618 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.618    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y255       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          1.557    12.975    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.338    14.396    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y255       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.222    15.618    
                         clock uncertainty           -0.035    15.583    
    SLICE_X216Y255       FDRE (Setup_fdre_C_D)        0.064    15.647    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.647    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  9.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.708     1.890    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y242       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y242       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.161 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.161    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y242       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.913     2.475    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y242       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.585     1.890    
    SLICE_X216Y242       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.989    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.698     1.880    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y227       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y227       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.151 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.151    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y227       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.901     2.463    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y227       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.583     1.880    
    SLICE_X216Y227       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.979    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.678     1.860    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y274       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y274       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.131 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.131    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y274       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.885     2.447    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y274       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.587     1.860    
    SLICE_X216Y274       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.959    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.682     1.864    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y279       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y279       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.135 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.135    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y279       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.890     2.452    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y279       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.588     1.864    
    SLICE_X216Y279       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.963    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.679     1.861    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y276       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y276       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.132 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.132    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y276       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.886     2.448    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y276       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.587     1.861    
    SLICE_X216Y276       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.960    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.680     1.862    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y277       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.133 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.133    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.888     2.450    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.588     1.862    
    SLICE_X216Y277       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.961    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.686     1.868    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y265       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y265       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.139 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.139    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X212Y265       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.893     2.455    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y265       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.587     1.868    
    SLICE_X212Y265       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.967    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.691     1.873    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y254       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y254       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.144 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.144    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y254       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.901     2.463    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y254       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.590     1.873    
    SLICE_X216Y254       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.972    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.690     1.872    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y254       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y254       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.143 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.143    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X212Y254       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.899     2.461    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y254       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.589     1.872    
    SLICE_X212Y254       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.971    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.715     1.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.691     1.873    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y255       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y255       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.144 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.144    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y255       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.800     1.532    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.901     2.463    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y255       SRLC32E                                      r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.590     1.873    
    SLICE_X216Y255       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.972    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG/I                   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y20       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.408         10.000      8.592      GTHE2_COMMON_X1Y4    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         10.000      8.592      IBUFDS_GTE2_X1Y11    refclk_ibuf/I
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.408         10.000      8.592      GTHE2_COMMON_X1Y5    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y19  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y16  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y20  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y21  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y17  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y18  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y242       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y242       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y242       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y242       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y224       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y224       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y224       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y233       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y233       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y233       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y1
  To Clock:  txoutclk_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420         10.000      7.580      GTHE2_CHANNEL_X1Y23  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5      vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5      vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        3.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.204ns (4.534%)  route 4.295ns (95.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.483     4.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y257       FDRE (Prop_fdre_C_Q)         0.204     4.370 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.295     8.665    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y199       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.528    11.983    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y199       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[0]/C
                         clock pessimism              0.228    12.211    
                         clock uncertainty           -0.071    12.140    
    SLICE_X218Y199       FDRE (Setup_fdre_C_R)       -0.387    11.753    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.204ns (4.534%)  route 4.295ns (95.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.483     4.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y257       FDRE (Prop_fdre_C_Q)         0.204     4.370 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.295     8.665    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y199       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.528    11.983    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y199       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[2]/C
                         clock pessimism              0.228    12.211    
                         clock uncertainty           -0.071    12.140    
    SLICE_X218Y199       FDRE (Setup_fdre_C_R)       -0.387    11.753    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.204ns (4.534%)  route 4.295ns (95.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.483     4.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y257       FDRE (Prop_fdre_C_Q)         0.204     4.370 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.295     8.665    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y199       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.528    11.983    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y199       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[2]/C
                         clock pessimism              0.228    12.211    
                         clock uncertainty           -0.071    12.140    
    SLICE_X218Y199       FDRE (Setup_fdre_C_R)       -0.387    11.753    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.204ns (4.722%)  route 4.116ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 11.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.483     4.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y257       FDRE (Prop_fdre_C_Q)         0.204     4.370 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.116     8.486    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.358    11.813    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[9]/C
                         clock pessimism              0.228    12.041    
                         clock uncertainty           -0.071    11.970    
    SLICE_X218Y200       FDRE (Setup_fdre_C_R)       -0.387    11.583    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.583    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.204ns (4.722%)  route 4.116ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 11.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.483     4.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y257       FDRE (Prop_fdre_C_Q)         0.204     4.370 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.116     8.486    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.358    11.813    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[0]/C
                         clock pessimism              0.228    12.041    
                         clock uncertainty           -0.071    11.970    
    SLICE_X218Y200       FDRE (Setup_fdre_C_R)       -0.387    11.583    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.583    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.204ns (4.722%)  route 4.116ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 11.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.483     4.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y257       FDRE (Prop_fdre_C_Q)         0.204     4.370 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.116     8.486    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.358    11.813    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[5]/C
                         clock pessimism              0.228    12.041    
                         clock uncertainty           -0.071    11.970    
    SLICE_X218Y200       FDRE (Setup_fdre_C_R)       -0.387    11.583    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.583    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.204ns (4.722%)  route 4.116ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 11.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.483     4.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y257       FDRE (Prop_fdre_C_Q)         0.204     4.370 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.116     8.486    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.358    11.813    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[0]/C
                         clock pessimism              0.228    12.041    
                         clock uncertainty           -0.071    11.970    
    SLICE_X218Y200       FDRE (Setup_fdre_C_R)       -0.387    11.583    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.583    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.204ns (4.722%)  route 4.116ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 11.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.483     4.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y257       FDRE (Prop_fdre_C_Q)         0.204     4.370 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.116     8.486    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.358    11.813    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[5]/C
                         clock pessimism              0.228    12.041    
                         clock uncertainty           -0.071    11.970    
    SLICE_X218Y200       FDRE (Setup_fdre_C_R)       -0.387    11.583    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.583    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.204ns (4.724%)  route 4.114ns (95.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 11.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.483     4.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y257       FDRE (Prop_fdre_C_Q)         0.204     4.370 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.114     8.484    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X219Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.358    11.813    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[7]/C
                         clock pessimism              0.228    12.041    
                         clock uncertainty           -0.071    11.970    
    SLICE_X219Y200       FDRE (Setup_fdre_C_R)       -0.387    11.583    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.583    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.204ns (4.724%)  route 4.114ns (95.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 11.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.483     4.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y257       FDRE (Prop_fdre_C_Q)         0.204     4.370 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         4.114     8.484    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X219Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.358    11.813    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[7]/C
                         clock pessimism              0.228    12.041    
                         clock uncertainty           -0.071    11.970    
    SLICE_X219Y200       FDRE (Setup_fdre_C_R)       -0.387    11.583    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.583    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  3.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.157ns (36.236%)  route 0.276ns (63.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.710     1.827    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y200       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y200       FDRE (Prop_fdre_C_Q)         0.091     1.918 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[0]/Q
                         net (fo=2, routed)           0.276     2.194    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2[0]
    SLICE_X218Y199       LUT6 (Prop_lut6_I1_O)        0.066     2.260 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg[0]_i_1__6/O
                         net (fo=1, routed)           0.000     2.260    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg[0]
    SLICE_X218Y199       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.987     2.238    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y199       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[0]/C
                         clock pessimism             -0.142     2.096    
    SLICE_X218Y199       FDRE (Hold_fdre_C_D)         0.060     2.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.990%)  route 0.260ns (67.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.692     1.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y251       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y251       FDRE (Prop_fdre_C_Q)         0.100     1.909 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[4]/Q
                         net (fo=33, routed)          0.260     2.169    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg_n_0_[4]
    SLICE_X219Y248       LUT6 (Prop_lut6_I0_O)        0.028     2.197 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.197    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[2]
    SLICE_X219Y248       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.915     2.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y248       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[2]/C
                         clock pessimism             -0.134     2.032    
    SLICE_X219Y248       FDRE (Hold_fdre_C_D)         0.060     2.092    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.682     1.799    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y279       FDRE (Prop_fdre_C_Q)         0.100     1.899 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.954    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1
    SLICE_X219Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.890     2.141    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg2_reg/C
                         clock pessimism             -0.342     1.799    
    SLICE_X219Y279       FDRE (Hold_fdre_C_D)         0.049     1.848    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.683     1.800    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y280       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y280       FDRE (Prop_fdre_C_Q)         0.100     1.900 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[9]/Q
                         net (fo=1, routed)           0.055     1.955    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1[9]
    SLICE_X221Y280       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.891     2.142    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y280       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[9]/C
                         clock pessimism             -0.342     1.800    
    SLICE_X221Y280       FDRE (Hold_fdre_C_D)         0.049     1.849    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.685     1.802    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y282       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     1.957    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1[0]
    SLICE_X221Y282       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.893     2.144    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y282       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[0]/C
                         clock pessimism             -0.342     1.802    
    SLICE_X221Y282       FDRE (Hold_fdre_C_D)         0.047     1.849    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.682     1.799    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y279       FDRE (Prop_fdre_C_Q)         0.100     1.899 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.954    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1[6]
    SLICE_X219Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.890     2.141    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[6]/C
                         clock pessimism             -0.342     1.799    
    SLICE_X219Y279       FDRE (Hold_fdre_C_D)         0.047     1.846    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.682     1.799    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y279       FDRE (Prop_fdre_C_Q)         0.100     1.899 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.954    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1
    SLICE_X219Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.890     2.141    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.342     1.799    
    SLICE_X219Y279       FDRE (Hold_fdre_C_D)         0.047     1.846    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.710     1.827    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y249       FDRE (Prop_fdre_C_Q)         0.100     1.927 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     1.982    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1[0]
    SLICE_X221Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.915     2.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[0]/C
                         clock pessimism             -0.339     1.827    
    SLICE_X221Y249       FDRE (Hold_fdre_C_D)         0.047     1.874    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.700     1.817    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y229       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y229       FDRE (Prop_fdre_C_Q)         0.100     1.917 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1_reg[14]/Q
                         net (fo=1, routed)           0.055     1.972    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg1[14]
    SLICE_X221Y229       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.903     2.154    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y229       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_reg[14]/C
                         clock pessimism             -0.337     1.817    
    SLICE_X221Y229       FDRE (Hold_fdre_C_D)         0.047     1.864    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/do_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.710     1.827    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y201       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y201       FDRE (Prop_fdre_C_Q)         0.100     1.927 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1_reg[13]/Q
                         net (fo=1, routed)           0.055     1.982    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg1[13]
    SLICE_X217Y201       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.915     2.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y201       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism             -0.339     1.827    
    SLICE_X217Y201       FDRE (Hold_fdre_C_D)         0.047     1.874    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTHE2_COMMON_X1Y4    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
Min Period        n/a     GTHE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTHE2_COMMON_X1Y5    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y19  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y20  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y16  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y21  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y17  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y18  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y23  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y22  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5      vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y239       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y239       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y238       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y239       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y239       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y239       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_reg[5]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X217Y239       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_reg[7]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y263       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[12]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y263       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[13]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y263       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[15]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y261       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y262       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y262       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y263       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y263       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y263       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y263       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y261       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y262       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y261       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        4.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXDETECTRX
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.792ns (26.795%)  route 2.164ns (73.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRCVRDET)
                                                      0.792     4.959 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRCVRDET
                         net (fo=8, routed)           2.164     7.122    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_tx_rcvr_det
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXDETECTRX
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.528    11.983    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_pclk_in
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
                         clock pessimism              0.228    12.211    
                         clock uncertainty           -0.071    12.140    
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDETECTRX)
                                                     -0.489    11.651    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i
  -------------------------------------------------------------------
                         required time                         11.651    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.863ns (26.865%)  route 2.349ns (73.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 11.799 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.349     7.379    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/PIPETXRATE[1]
    SLICE_X214Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.344    11.799    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]/C
                         clock pessimism              0.228    12.027    
                         clock uncertainty           -0.071    11.956    
    SLICE_X214Y223       FDRE (Setup_fdre_C_D)       -0.010    11.946    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX7VALID
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 1.129ns (39.293%)  route 1.744ns (60.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 11.793 - 8.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.665     4.348    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXVALID)
                                                      1.086     5.434 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXVALID
                         net (fo=2, routed)           1.268     6.702    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/gt_rxvalid_7
    SLICE_X211Y232       LUT6 (Prop_lut6_I0_O)        0.043     6.745 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/PCIE_3_0_i_i_24/O
                         net (fo=1, routed)           0.476     7.221    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx7_valid
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX7VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.338    11.793    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.228    12.021    
                         clock uncertainty           -0.071    11.949    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX7VALID)
                                                     -0.151    11.798    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         11.798    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXSLIDE
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.652ns (21.775%)  route 2.342ns (78.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 11.982 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_RECCLK_PLGEN3PCSRXSLIDE[7])
                                                      0.652     4.819 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSLIDE[7]
                         net (fo=1, routed)           2.342     7.161    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/PIPE_RXSLIDE[0]
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXSLIDE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.527    11.982    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                         clock pessimism              0.228    12.210    
                         clock uncertainty           -0.071    12.139    
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL (Setup_gthe2_channel_RXUSRCLK2_RXSLIDE)
                                                     -0.391    11.748    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i
  -------------------------------------------------------------------
                         required time                         11.748    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.223ns (7.547%)  route 2.732ns (92.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 11.791 - 8.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=247, routed)         2.732     7.135    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X203Y224       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.336    11.791    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X203Y224       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[0]/C
                         clock pessimism              0.314    12.105    
                         clock uncertainty           -0.071    12.034    
    SLICE_X203Y224       FDRE (Setup_fdre_C_R)       -0.304    11.730    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.223ns (7.547%)  route 2.732ns (92.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 11.791 - 8.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=247, routed)         2.732     7.135    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X203Y224       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.336    11.791    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X203Y224       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[0]/C
                         clock pessimism              0.314    12.105    
                         clock uncertainty           -0.071    12.034    
    SLICE_X203Y224       FDRE (Setup_fdre_C_R)       -0.304    11.730    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.223ns (7.553%)  route 2.729ns (92.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=247, routed)         2.729     7.132    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.337    11.792    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]/C
                         clock pessimism              0.314    12.106    
                         clock uncertainty           -0.071    12.035    
    SLICE_X202Y223       FDRE (Setup_fdre_C_R)       -0.304    11.731    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.223ns (7.553%)  route 2.729ns (92.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=247, routed)         2.729     7.132    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.337    11.792    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]/C
                         clock pessimism              0.314    12.106    
                         clock uncertainty           -0.071    12.035    
    SLICE_X202Y223       FDRE (Setup_fdre_C_R)       -0.304    11.731    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.223ns (7.553%)  route 2.729ns (92.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=247, routed)         2.729     7.132    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.337    11.792    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/C
                         clock pessimism              0.314    12.106    
                         clock uncertainty           -0.071    12.035    
    SLICE_X202Y223       FDRE (Setup_fdre_C_R)       -0.304    11.731    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.223ns (7.553%)  route 2.729ns (92.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=247, routed)         2.729     7.132    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.337    11.792    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]/C
                         clock pessimism              0.314    12.106    
                         clock uncertainty           -0.071    12.035    
    SLICE_X202Y223       FDRE (Setup_fdre_C_R)       -0.304    11.731    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  4.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.924%)  route 0.177ns (58.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.671     1.788    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X185Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y249       FDRE (Prop_fdre_C_Q)         0.100     1.888 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=6, routed)           0.177     2.065    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg_n_0_[2]
    SLICE_X185Y250       LUT6 (Prop_lut6_I3_O)        0.028     2.093 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_i_1__5/O
                         net (fo=1, routed)           0.000     2.093    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_i_1__5_n_0
    SLICE_X185Y250       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.862     2.113    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X185Y250       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg/C
                         clock pessimism             -0.134     1.979    
    SLICE_X185Y250       FDRE (Hold_fdre_C_D)         0.061     2.040    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.171ns (38.130%)  route 0.277ns (61.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.688     1.805    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y260       FDRE (Prop_fdre_C_Q)         0.107     1.912 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg2_reg/Q
                         net (fo=1, routed)           0.053     1.965    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg2
    SLICE_X212Y260       LUT5 (Prop_lut5_I4_O)        0.064     2.029 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/PCIE_3_0_i_i_8/O
                         net (fo=1, routed)           0.225     2.253    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx2_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX2PHYSTATUS)
                                                      0.348     2.193    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.171ns (35.439%)  route 0.312ns (64.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.681     1.798    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y270       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y270       FDRE (Prop_fdre_C_Q)         0.107     1.905 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2_reg/Q
                         net (fo=1, routed)           0.122     2.027    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2
    SLICE_X212Y270       LUT5 (Prop_lut5_I4_O)        0.064     2.091 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/PCIE_3_0_i_i_2/O
                         net (fo=1, routed)           0.190     2.281    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx0_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX0PHYSTATUS)
                                                      0.356     2.201    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.667%)  route 0.241ns (65.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.653     1.770    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X185Y251       FDSE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y251       FDSE (Prop_fdse_C_Q)         0.100     1.870 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=8, routed)           0.241     2.111    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg_n_0_[1]
    SLICE_X185Y249       LUT3 (Prop_lut3_I2_O)        0.028     2.139 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[2]_i_1__5/O
                         net (fo=1, routed)           0.000     2.139    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[2]_i_1__5_n_0
    SLICE_X185Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.875     2.126    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X185Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism             -0.134     1.992    
    SLICE_X185Y249       FDRE (Hold_fdre_C_D)         0.060     2.052    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.146ns (36.616%)  route 0.253ns (63.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.653     1.770    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X184Y250       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y250       FDRE (Prop_fdre_C_Q)         0.118     1.888 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/Q
                         net (fo=30, routed)          0.253     2.141    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg_n_0_[3]
    SLICE_X184Y248       LUT5 (Prop_lut5_I1_O)        0.028     2.169 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt[9]_i_1__5/O
                         net (fo=1, routed)           0.000     2.169    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_0[9]
    SLICE_X184Y248       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.875     2.126    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X184Y248       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/C
                         clock pessimism             -0.134     1.992    
    SLICE_X184Y248       FDRE (Hold_fdre_C_D)         0.087     2.079    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2EQLPNEWTXCOEFFORPRESET[10]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.157ns (24.406%)  route 0.486ns (75.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.699     1.816    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y231       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y231       FDRE (Prop_fdre_C_Q)         0.091     1.907 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/Q
                         net (fo=1, routed)           0.201     2.108    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[10]
    SLICE_X207Y231       LUT2 (Prop_lut2_I0_O)        0.066     2.174 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_68/O
                         net (fo=1, routed)           0.285     2.459    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PIPERX2EQLPNEWTXCOEFFORPRESET[10]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2EQLPNEWTXCOEFFORPRESET[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.018    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX2EQLPNEWTXCOEFFORPRESET[10])
                                                      0.350     2.368    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/gen3_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[5]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.118ns (19.843%)  route 0.477ns (80.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.706     1.823    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/gen3_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y238       FDRE (Prop_fdre_C_Q)         0.118     1.941 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/gen3_rdy_reg/Q
                         net (fo=1, routed)           0.477     2.418    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PIPE_GEN3_RDY[5]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.134     2.018    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PLGEN3PCSRXSYNCDONE[5])
                                                      0.307     2.325    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.773%)  route 0.064ns (33.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.676     1.793    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y273       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y273       FDRE (Prop_fdre_C_Q)         0.100     1.893 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/Q
                         net (fo=3, routed)           0.064     1.957    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_OUT[3]
    SLICE_X206Y273       LUT4 (Prop_lut4_I0_O)        0.028     1.985 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.985    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[5]_i_1__1_n_0
    SLICE_X206Y273       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.882     2.133    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y273       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                         clock pessimism             -0.329     1.804    
    SLICE_X206Y273       FDRE (Hold_fdre_C_D)         0.087     1.891    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.118ns (24.907%)  route 0.356ns (75.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.684     1.801    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y264       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y264       FDRE (Prop_fdre_C_Q)         0.118     1.919 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_done_reg/Q
                         net (fo=1, routed)           0.356     2.275    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PIPE_TXEQ_DONE[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.329     1.823    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX1EQDONE)
                                                      0.358     2.181    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX5EQLPNEWTXCOEFFORPRESET[10]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.157ns (26.151%)  route 0.443ns (73.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.707     1.824    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X209Y247       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y247       FDRE (Prop_fdre_C_Q)         0.091     1.915 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/Q
                         net (fo=1, routed)           0.187     2.102    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[10]
    SLICE_X208Y247       LUT2 (Prop_lut2_I0_O)        0.066     2.168 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_122/O
                         net (fo=1, routed)           0.257     2.424    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PIPERX5EQLPNEWTXCOEFFORPRESET[10]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX5EQLPNEWTXCOEFFORPRESET[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.018    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX5EQLPNEWTXCOEFFORPRESET[10])
                                                      0.312     2.330    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         8.000       4.000      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         8.000       4.000      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y19  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y19  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y19  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y19  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y16  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y16  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y20  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y20  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X204Y215       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X209Y229       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_user_en_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X195Y258       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X195Y258       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X195Y257       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X189Y230       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X189Y229       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X195Y236       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X195Y236       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X195Y236       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/C
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X217Y242       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txsync_done_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X217Y242       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txsync_done_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X217Y237       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txsync_done_reg2_reg[5]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X217Y237       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txsync_done_reg2_reg[6]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X217Y237       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txsync_done_reg2_reg[7]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X216Y259       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/userrdy_reg/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.717         0.021       0.696      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y1
  To Clock:  clk_250mhz_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.408         4.000       2.591      BUFGCTRL_X0Y16   vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y5  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y5  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXDETECTRX
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.792ns (26.795%)  route 2.164ns (73.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 7.983 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRCVRDET)
                                                      0.792     4.959 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRCVRDET
                         net (fo=8, routed)           2.164     7.122    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_tx_rcvr_det
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXDETECTRX
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.528     7.983    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_pclk_in
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
                         clock pessimism              0.228     8.211    
                         clock uncertainty           -0.065     8.146    
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDETECTRX)
                                                     -0.489     7.657    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i
  -------------------------------------------------------------------
                         required time                          7.657    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.863ns (26.865%)  route 2.349ns (73.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 7.799 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.349     7.379    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/PIPETXRATE[1]
    SLICE_X214Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.344     7.799    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]/C
                         clock pessimism              0.228     8.027    
                         clock uncertainty           -0.065     7.962    
    SLICE_X214Y223       FDRE (Setup_fdre_C_D)       -0.010     7.952    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/rate_in_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX7VALID
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 1.129ns (39.293%)  route 1.744ns (60.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 7.793 - 4.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.665     4.348    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXVALID)
                                                      1.086     5.434 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXVALID
                         net (fo=2, routed)           1.268     6.702    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/gt_rxvalid_7
    SLICE_X211Y232       LUT6 (Prop_lut6_I0_O)        0.043     6.745 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/PCIE_3_0_i_i_24/O
                         net (fo=1, routed)           0.476     7.221    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx7_valid
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX7VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.338     7.793    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.228     8.021    
                         clock uncertainty           -0.065     7.956    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX7VALID)
                                                     -0.151     7.805    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXSLIDE
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.652ns (21.775%)  route 2.342ns (78.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 7.982 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_RECCLK_PLGEN3PCSRXSLIDE[7])
                                                      0.652     4.819 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSLIDE[7]
                         net (fo=1, routed)           2.342     7.161    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/PIPE_RXSLIDE[0]
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXSLIDE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.527     7.982    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                                r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                         clock pessimism              0.228     8.210    
                         clock uncertainty           -0.065     8.145    
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL (Setup_gthe2_channel_RXUSRCLK2_RXSLIDE)
                                                     -0.391     7.754    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.223ns (7.547%)  route 2.732ns (92.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 7.791 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=247, routed)         2.732     7.135    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X203Y224       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.336     7.791    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X203Y224       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[0]/C
                         clock pessimism              0.314     8.105    
                         clock uncertainty           -0.065     8.040    
    SLICE_X203Y224       FDRE (Setup_fdre_C_R)       -0.304     7.736    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.223ns (7.547%)  route 2.732ns (92.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 7.791 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=247, routed)         2.732     7.135    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X203Y224       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.336     7.791    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X203Y224       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[0]/C
                         clock pessimism              0.314     8.105    
                         clock uncertainty           -0.065     8.040    
    SLICE_X203Y224       FDRE (Setup_fdre_C_R)       -0.304     7.736    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.223ns (7.553%)  route 2.729ns (92.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 7.792 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=247, routed)         2.729     7.132    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.337     7.792    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]/C
                         clock pessimism              0.314     8.106    
                         clock uncertainty           -0.065     8.041    
    SLICE_X202Y223       FDRE (Setup_fdre_C_R)       -0.304     7.737    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.223ns (7.553%)  route 2.729ns (92.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 7.792 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=247, routed)         2.729     7.132    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.337     7.792    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]/C
                         clock pessimism              0.314     8.106    
                         clock uncertainty           -0.065     8.041    
    SLICE_X202Y223       FDRE (Setup_fdre_C_R)       -0.304     7.737    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.223ns (7.553%)  route 2.729ns (92.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 7.792 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=247, routed)         2.729     7.132    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.337     7.792    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/C
                         clock pessimism              0.314     8.106    
                         clock uncertainty           -0.065     8.041    
    SLICE_X202Y223       FDRE (Setup_fdre_C_R)       -0.304     7.737    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.223ns (7.553%)  route 2.729ns (92.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 7.792 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=247, routed)         2.729     7.132    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.337     7.792    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X202Y223       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]/C
                         clock pessimism              0.314     8.106    
                         clock uncertainty           -0.065     8.041    
    SLICE_X202Y223       FDRE (Setup_fdre_C_R)       -0.304     7.737    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  0.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.924%)  route 0.177ns (58.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.671     1.788    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X185Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y249       FDRE (Prop_fdre_C_Q)         0.100     1.888 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=6, routed)           0.177     2.065    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg_n_0_[2]
    SLICE_X185Y250       LUT6 (Prop_lut6_I3_O)        0.028     2.093 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_i_1__5/O
                         net (fo=1, routed)           0.000     2.093    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_i_1__5_n_0
    SLICE_X185Y250       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.862     2.113    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X185Y250       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg/C
                         clock pessimism             -0.134     1.979    
    SLICE_X185Y250       FDRE (Hold_fdre_C_D)         0.061     2.040    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.171ns (38.130%)  route 0.277ns (61.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.688     1.805    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y260       FDRE (Prop_fdre_C_Q)         0.107     1.912 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg2_reg/Q
                         net (fo=1, routed)           0.053     1.965    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg2
    SLICE_X212Y260       LUT5 (Prop_lut5_I4_O)        0.064     2.029 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/PCIE_3_0_i_i_8/O
                         net (fo=1, routed)           0.225     2.253    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx2_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX2PHYSTATUS)
                                                      0.348     2.193    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.171ns (35.439%)  route 0.312ns (64.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.681     1.798    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y270       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y270       FDRE (Prop_fdre_C_Q)         0.107     1.905 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2_reg/Q
                         net (fo=1, routed)           0.122     2.027    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2
    SLICE_X212Y270       LUT5 (Prop_lut5_I4_O)        0.064     2.091 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/PCIE_3_0_i_i_2/O
                         net (fo=1, routed)           0.190     2.281    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx0_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX0PHYSTATUS)
                                                      0.356     2.201    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.667%)  route 0.241ns (65.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.653     1.770    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X185Y251       FDSE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y251       FDSE (Prop_fdse_C_Q)         0.100     1.870 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=8, routed)           0.241     2.111    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg_n_0_[1]
    SLICE_X185Y249       LUT3 (Prop_lut3_I2_O)        0.028     2.139 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[2]_i_1__5/O
                         net (fo=1, routed)           0.000     2.139    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[2]_i_1__5_n_0
    SLICE_X185Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.875     2.126    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X185Y249       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism             -0.134     1.992    
    SLICE_X185Y249       FDRE (Hold_fdre_C_D)         0.060     2.052    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.146ns (36.616%)  route 0.253ns (63.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.653     1.770    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X184Y250       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y250       FDRE (Prop_fdre_C_Q)         0.118     1.888 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/Q
                         net (fo=30, routed)          0.253     2.141    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg_n_0_[3]
    SLICE_X184Y248       LUT5 (Prop_lut5_I1_O)        0.028     2.169 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt[9]_i_1__5/O
                         net (fo=1, routed)           0.000     2.169    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_0[9]
    SLICE_X184Y248       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.875     2.126    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X184Y248       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/C
                         clock pessimism             -0.134     1.992    
    SLICE_X184Y248       FDRE (Hold_fdre_C_D)         0.087     2.079    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2EQLPNEWTXCOEFFORPRESET[10]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.157ns (24.406%)  route 0.486ns (75.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.699     1.816    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y231       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y231       FDRE (Prop_fdre_C_Q)         0.091     1.907 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/Q
                         net (fo=1, routed)           0.201     2.108    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[10]
    SLICE_X207Y231       LUT2 (Prop_lut2_I0_O)        0.066     2.174 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_68/O
                         net (fo=1, routed)           0.285     2.459    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PIPERX2EQLPNEWTXCOEFFORPRESET[10]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX2EQLPNEWTXCOEFFORPRESET[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.018    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX2EQLPNEWTXCOEFFORPRESET[10])
                                                      0.350     2.368    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/gen3_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[5]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.118ns (19.843%)  route 0.477ns (80.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.706     1.823    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/gen3_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y238       FDRE (Prop_fdre_C_Q)         0.118     1.941 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/gen3_rdy_reg/Q
                         net (fo=1, routed)           0.477     2.418    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PIPE_GEN3_RDY[5]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.134     2.018    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PLGEN3PCSRXSYNCDONE[5])
                                                      0.307     2.325    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.773%)  route 0.064ns (33.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.676     1.793    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y273       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y273       FDRE (Prop_fdre_C_Q)         0.100     1.893 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/Q
                         net (fo=3, routed)           0.064     1.957    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_OUT[3]
    SLICE_X206Y273       LUT4 (Prop_lut4_I0_O)        0.028     1.985 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.985    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[5]_i_1__1_n_0
    SLICE_X206Y273       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.882     2.133    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y273       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                         clock pessimism             -0.329     1.804    
    SLICE_X206Y273       FDRE (Hold_fdre_C_D)         0.087     1.891    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.118ns (24.907%)  route 0.356ns (75.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.684     1.801    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y264       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y264       FDRE (Prop_fdre_C_Q)         0.118     1.919 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_done_reg/Q
                         net (fo=1, routed)           0.356     2.275    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PIPE_TXEQ_DONE[1]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.329     1.823    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX1EQDONE)
                                                      0.358     2.181    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX5EQLPNEWTXCOEFFORPRESET[10]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.157ns (26.151%)  route 0.443ns (73.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.707     1.824    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X209Y247       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y247       FDRE (Prop_fdre_C_Q)         0.091     1.915 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/Q
                         net (fo=1, routed)           0.187     2.102    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[10]
    SLICE_X208Y247       LUT2 (Prop_lut2_I0_O)        0.066     2.168 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_122/O
                         net (fo=1, routed)           0.257     2.424    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PIPERX5EQLPNEWTXCOEFFORPRESET[10]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX5EQLPNEWTXCOEFFORPRESET[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.018    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX5EQLPNEWTXCOEFFORPRESET[10])
                                                      0.312     2.330    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         4.000       0.000      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         4.000       0.000      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y19  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y19  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y19  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y19  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y16  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y16  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y20  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y20  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X213Y267       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X209Y240       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X208Y240       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X208Y239       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X206Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X206Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X207Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[16]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X207Y243       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X208Y239       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X209Y240       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X217Y242       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/txsync_done_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X219Y247       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X219Y247       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X214Y248       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X216Y247       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X215Y241       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_reg[4]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.717         0.021       0.696      PCIE3_X0Y1           vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.313ns (26.754%)  route 0.857ns (73.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 5.827 - 2.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.489     4.172    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[45])
                                                      0.313     4.485 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[45]
                         net (fo=1, routed)           0.857     5.342    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[45]
    RAMB18_X12Y98        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     4.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.372     5.827    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB18_X12Y98        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo/CLKARDCLK
                         clock pessimism              0.314     6.141    
                         clock uncertainty           -0.059     6.082    
    RAMB18_X12Y98        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.543     5.539    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          5.539    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.368ns (32.006%)  route 0.782ns (67.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 5.827 - 2.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.489     4.172    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[64])
                                                      0.368     4.540 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[64]
                         net (fo=1, routed)           0.782     5.321    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[64]
    RAMB18_X12Y99        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     4.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.372     5.827    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB18_X12Y99        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo/CLKARDCLK
                         clock pessimism              0.314     6.141    
                         clock uncertainty           -0.059     6.082    
    RAMB18_X12Y99        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.543     5.539    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[3].u_fifo
  -------------------------------------------------------------------
                         required time                          5.539    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.276ns (24.069%)  route 0.871ns (75.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 5.823 - 2.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.483     4.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[80])
                                                      0.276     4.442 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[80]
                         net (fo=1, routed)           0.871     5.313    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[80]
    RAMB18_X12Y92        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     4.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.368     5.823    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/pipe_userclk1_in
    RAMB18_X12Y92        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/CLKBWRCLK
                         clock pessimism              0.314     6.137    
                         clock uncertainty           -0.059     6.077    
    RAMB18_X12Y92        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                     -0.543     5.534    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.362ns (31.777%)  route 0.777ns (68.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 5.805 - 2.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.477     4.160    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[62])
                                                      0.362     4.522 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[62]
                         net (fo=1, routed)           0.777     5.299    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[134]
    RAMB18_X12Y103       RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     4.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.350     5.805    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB18_X12Y103       RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo/CLKARDCLK
                         clock pessimism              0.321     6.126    
                         clock uncertainty           -0.059     6.067    
    RAMB18_X12Y103       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543     5.524    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[7].u_fifo
  -------------------------------------------------------------------
                         required time                          5.524    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.309ns (27.075%)  route 0.832ns (72.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 5.827 - 2.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.489     4.172    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[42])
                                                      0.309     4.481 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[42]
                         net (fo=1, routed)           0.832     5.313    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[42]
    RAMB18_X12Y98        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     4.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.372     5.827    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB18_X12Y98        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo/CLKARDCLK
                         clock pessimism              0.314     6.141    
                         clock uncertainty           -0.059     6.082    
    RAMB18_X12Y98        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.543     5.539    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          5.539    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.279ns (24.539%)  route 0.858ns (75.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 5.818 - 2.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.483     4.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[65])
                                                      0.279     4.445 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[65]
                         net (fo=1, routed)           0.858     5.303    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[65]
    RAMB18_X12Y91        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     4.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.363     5.818    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/pipe_userclk1_in
    RAMB18_X12Y91        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo/CLKBWRCLK
                         clock pessimism              0.314     6.132    
                         clock uncertainty           -0.059     6.072    
    RAMB18_X12Y91        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.543     5.529    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.312ns (27.347%)  route 0.829ns (72.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 5.827 - 2.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.489     4.172    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[50])
                                                      0.312     4.484 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[50]
                         net (fo=1, routed)           0.829     5.313    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[50]
    RAMB18_X12Y98        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     4.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.372     5.827    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB18_X12Y98        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo/CLKARDCLK
                         clock pessimism              0.314     6.141    
                         clock uncertainty           -0.059     6.082    
    RAMB18_X12Y98        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.543     5.539    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          5.539    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.341ns (29.956%)  route 0.797ns (70.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 5.827 - 2.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.489     4.172    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[33])
                                                      0.341     4.513 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[33]
                         net (fo=1, routed)           0.797     5.310    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[33]
    RAMB18_X12Y97        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     4.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.372     5.827    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB18_X12Y97        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/CLKARDCLK
                         clock pessimism              0.314     6.141    
                         clock uncertainty           -0.059     6.082    
    RAMB18_X12Y97        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.543     5.539    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                          5.539    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIPADIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.279ns (24.731%)  route 0.849ns (75.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 5.792 - 2.000 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.469     4.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[98])
                                                      0.279     4.431 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[98]
                         net (fo=1, routed)           0.849     5.280    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[98]
    RAMB36_X12Y54        RAMB36E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIPADIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     4.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.337     5.792    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/pipe_userclk1_in
    RAMB36_X12Y54        RAMB36E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKARDCLK
                         clock pessimism              0.321     6.113    
                         clock uncertainty           -0.059     6.054    
    RAMB36_X12Y54        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[2])
                                                     -0.543     5.511    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer
  -------------------------------------------------------------------
                         required time                          5.511    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.280ns (24.644%)  route 0.856ns (75.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 5.823 - 2.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.483     4.166    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[104])
                                                      0.280     4.446 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[104]
                         net (fo=1, routed)           0.856     5.302    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[104]
    RAMB18_X12Y92        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     4.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.368     5.823    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/pipe_userclk1_in
    RAMB18_X12Y92        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/CLKBWRCLK
                         clock pessimism              0.314     6.137    
                         clock uncertainty           -0.059     6.077    
    RAMB18_X12Y92        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.543     5.534    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  0.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.101ns (15.884%)  route 0.535ns (84.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.171ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.326     3.781    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[117])
                                                      0.101     3.882 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[117]
                         net (fo=1, routed)           0.535     4.417    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[117]
    RAMB36_X12Y54        RAMB36E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.488     4.171    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/pipe_userclk1_in
    RAMB36_X12Y54        RAMB36E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKBWRCLK
                         clock pessimism             -0.321     3.850    
    RAMB36_X12Y54        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.527     4.377    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.417    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIPBDIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.098ns (15.309%)  route 0.542ns (84.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.171ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.326     3.781    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[143])
                                                      0.098     3.879 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[143]
                         net (fo=1, routed)           0.542     4.421    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[143]
    RAMB36_X12Y54        RAMB36E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIPBDIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.488     4.171    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/pipe_userclk1_in
    RAMB36_X12Y54        RAMB36E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKBWRCLK
                         clock pessimism             -0.321     3.850    
    RAMB36_X12Y54        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPBDIP[3])
                                                      0.527     4.377    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.421    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.110ns (17.167%)  route 0.531ns (82.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.181ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.347     3.802    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[8])
                                                      0.110     3.912 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[8]
                         net (fo=1, routed)           0.531     4.443    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[8]
    RAMB18_X12Y90        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.498     4.181    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/pipe_userclk1_in
    RAMB18_X12Y90        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/CLKBWRCLK
                         clock pessimism             -0.314     3.867    
    RAMB18_X12Y90        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                      0.527     4.394    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.394    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.046ns (15.533%)  route 0.250ns (84.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          0.703     1.820    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[2])
                                                      0.046     1.866 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[2]
                         net (fo=2, routed)           0.250     2.116    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/mi_cpl_waddr0_i[2]
    RAMB18_X12Y96        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          0.933     2.184    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB18_X12Y96        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/CLKARDCLK
                         clock pessimism             -0.302     1.882    
    RAMB18_X12Y96        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.065    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.046ns (15.533%)  route 0.250ns (84.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          0.703     1.820    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[2])
                                                      0.046     1.866 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[2]
                         net (fo=2, routed)           0.250     2.116    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/mi_cpl_waddr0_i[2]
    RAMB18_X12Y97        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          0.933     2.184    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB18_X12Y97        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/CLKARDCLK
                         clock pessimism             -0.302     1.882    
    RAMB18_X12Y97        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.065    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.096ns (14.863%)  route 0.550ns (85.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.168ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.326     3.781    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[106])
                                                      0.096     3.877 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[106]
                         net (fo=1, routed)           0.550     4.427    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[106]
    RAMB36_X12Y54        RAMB36E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.485     4.168    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/pipe_userclk1_in
    RAMB36_X12Y54        RAMB36E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKARDCLK
                         clock pessimism             -0.321     3.847    
    RAMB36_X12Y54        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.527     4.374    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer
  -------------------------------------------------------------------
                         required time                         -4.374    
                         arrival time                           4.427    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.119ns (18.105%)  route 0.538ns (81.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.184ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.331     3.786    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[46])
                                                      0.119     3.905 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[46]
                         net (fo=1, routed)           0.538     4.443    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[118]
    RAMB18_X12Y102       RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.501     4.184    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB18_X12Y102       RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo/CLKARDCLK
                         clock pessimism             -0.321     3.863    
    RAMB18_X12Y102       RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.527     4.390    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[6].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.390    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.077ns (11.752%)  route 0.578ns (88.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.177ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.326     3.781    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[41])
                                                      0.077     3.858 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[41]
                         net (fo=1, routed)           0.578     4.436    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[41]
    RAMB36_X12Y53        RAMB36E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.494     4.177    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/pipe_userclk1_in
    RAMB36_X12Y53        RAMB36E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/CLKBWRCLK
                         clock pessimism             -0.321     3.856    
    RAMB36_X12Y53        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.527     4.383    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer
  -------------------------------------------------------------------
                         required time                         -4.383    
                         arrival time                           4.436    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.079ns (12.103%)  route 0.574ns (87.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.188ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.347     3.802    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[106])
                                                      0.079     3.881 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[106]
                         net (fo=1, routed)           0.574     4.455    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[106]
    RAMB18_X12Y92        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.505     4.188    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/pipe_userclk1_in
    RAMB18_X12Y92        RAMB18E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo/CLKBWRCLK
                         clock pessimism             -0.314     3.874    
    RAMB18_X12Y92        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.527     4.401    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.401    
                         arrival time                           4.455    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.077ns (11.772%)  route 0.577ns (88.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.175ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.326     3.781    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[28])
                                                      0.077     3.858 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[28]
                         net (fo=1, routed)           0.577     4.435    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[28]
    RAMB36_X12Y53        RAMB36E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.492     4.175    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/pipe_userclk1_in
    RAMB36_X12Y53        RAMB36E1                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/CLKARDCLK
                         clock pessimism             -0.321     3.854    
    RAMB36_X12Y53        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.527     4.381    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer
  -------------------------------------------------------------------
                         required time                         -4.381    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin                           Reference Pin                     Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               2.000         2.000       0.000      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               2.000         2.000       0.000      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               2.000         2.000       0.000      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               2.000         2.000       0.000      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB18E1/CLKARDCLK                n/a                               1.839         2.000       0.161      RAMB18_X12Y96    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK                n/a                               1.839         2.000       0.161      RAMB18_X12Y96    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK                n/a                               1.839         2.000       0.161      RAMB18_X12Y97    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK                n/a                               1.839         2.000       0.161      RAMB18_X12Y97    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.839         2.000       0.161      RAMB36_X12Y54    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK                n/a                               1.839         2.000       0.161      RAMB36_X12Y54    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2                n/a                               213.360       2.000       211.360    MMCME2_ADV_X1Y5  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT2
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         1.000       0.200      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         1.000       0.200      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         1.000       0.200      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         1.000       0.200      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         1.000       0.200      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         1.000       0.200      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         1.000       0.200      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         1.000       0.200      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.463       0.097      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/USERCLK                  0.560         0.463       0.097      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.457       0.103      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/USERCLK                  0.717         0.454       0.263      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.717         0.453       0.264      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.717         0.447       0.270      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREQUESTRAM      0.560         0.195       0.365      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAML  0.560         0.192       0.368      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREPLAYRAM       0.560         0.019       0.541      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAMU  0.560         0.015       0.545      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.984ns (31.643%)  route 2.126ns (68.357%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 7.790 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.477     4.160    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[78])
                                                      0.796     4.956 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[78]
                         net (fo=14, routed)          0.930     5.885    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/m_axis_cq_tdata[78]
    SLICE_X195Y240       LUT4 (Prop_lut4_I3_O)        0.052     5.937 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_compl_i_3/O
                         net (fo=5, routed)           0.359     6.296    vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_mem_lock_reg_0
    SLICE_X194Y240       LUT4 (Prop_lut4_I0_O)        0.136     6.432 r  vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.837     7.269    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_tph_present_reg_0[0]
    SLICE_X207Y254       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.335     7.790    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X207Y254       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[32]/C
                         clock pessimism              0.321     8.111    
                         clock uncertainty           -0.065     8.046    
    SLICE_X207Y254       FDRE (Setup_fdre_C_CE)      -0.201     7.845    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[32]
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.984ns (31.643%)  route 2.126ns (68.357%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 7.790 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.477     4.160    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[78])
                                                      0.796     4.956 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[78]
                         net (fo=14, routed)          0.930     5.885    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/m_axis_cq_tdata[78]
    SLICE_X195Y240       LUT4 (Prop_lut4_I3_O)        0.052     5.937 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_compl_i_3/O
                         net (fo=5, routed)           0.359     6.296    vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_mem_lock_reg_0
    SLICE_X194Y240       LUT4 (Prop_lut4_I0_O)        0.136     6.432 r  vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.837     7.269    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_tph_present_reg_0[0]
    SLICE_X207Y254       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.335     7.790    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X207Y254       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[39]/C
                         clock pessimism              0.321     8.111    
                         clock uncertainty           -0.065     8.046    
    SLICE_X207Y254       FDRE (Setup_fdre_C_CE)      -0.201     7.845    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[39]
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.984ns (31.643%)  route 2.126ns (68.357%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 7.790 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.477     4.160    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[78])
                                                      0.796     4.956 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[78]
                         net (fo=14, routed)          0.930     5.885    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/m_axis_cq_tdata[78]
    SLICE_X195Y240       LUT4 (Prop_lut4_I3_O)        0.052     5.937 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_compl_i_3/O
                         net (fo=5, routed)           0.359     6.296    vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_mem_lock_reg_0
    SLICE_X194Y240       LUT4 (Prop_lut4_I0_O)        0.136     6.432 r  vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.837     7.269    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_tph_present_reg_0[0]
    SLICE_X207Y254       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.335     7.790    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X207Y254       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[40]/C
                         clock pessimism              0.321     8.111    
                         clock uncertainty           -0.065     8.046    
    SLICE_X207Y254       FDRE (Setup_fdre_C_CE)      -0.201     7.845    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[40]
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.984ns (31.643%)  route 2.126ns (68.357%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 7.790 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.477     4.160    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[78])
                                                      0.796     4.956 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[78]
                         net (fo=14, routed)          0.930     5.885    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/m_axis_cq_tdata[78]
    SLICE_X195Y240       LUT4 (Prop_lut4_I3_O)        0.052     5.937 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_compl_i_3/O
                         net (fo=5, routed)           0.359     6.296    vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_mem_lock_reg_0
    SLICE_X194Y240       LUT4 (Prop_lut4_I0_O)        0.136     6.432 r  vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.837     7.269    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_tph_present_reg_0[0]
    SLICE_X207Y254       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.335     7.790    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X207Y254       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[41]/C
                         clock pessimism              0.321     8.111    
                         clock uncertainty           -0.065     8.046    
    SLICE_X207Y254       FDRE (Setup_fdre_C_CE)      -0.201     7.845    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[41]
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.259ns (8.715%)  route 2.713ns (91.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 7.809 - 4.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.486     4.169    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X192Y247       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y247       FDPE (Prop_fdpe_C_Q)         0.259     4.428 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/Q
                         net (fo=661, routed)         2.713     7.141    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_reset
    SLICE_X207Y242       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.354     7.809    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X207Y242       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[2]/C
                         clock pessimism              0.314     8.123    
                         clock uncertainty           -0.065     8.058    
    SLICE_X207Y242       FDRE (Setup_fdre_C_R)       -0.304     7.754    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.259ns (8.715%)  route 2.713ns (91.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 7.809 - 4.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.486     4.169    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X192Y247       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y247       FDPE (Prop_fdpe_C_Q)         0.259     4.428 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/Q
                         net (fo=661, routed)         2.713     7.141    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_reset
    SLICE_X207Y242       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.354     7.809    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X207Y242       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[3]/C
                         clock pessimism              0.314     8.123    
                         clock uncertainty           -0.065     8.058    
    SLICE_X207Y242       FDRE (Setup_fdre_C_R)       -0.304     7.754    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.259ns (8.715%)  route 2.713ns (91.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 7.809 - 4.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.486     4.169    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X192Y247       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y247       FDPE (Prop_fdpe_C_Q)         0.259     4.428 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/Q
                         net (fo=661, routed)         2.713     7.141    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_reset
    SLICE_X207Y242       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.354     7.809    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X207Y242       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[5]/C
                         clock pessimism              0.314     8.123    
                         clock uncertainty           -0.065     8.058    
    SLICE_X207Y242       FDRE (Setup_fdre_C_R)       -0.304     7.754    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.259ns (8.715%)  route 2.713ns (91.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 7.809 - 4.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.486     4.169    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X192Y247       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y247       FDPE (Prop_fdpe_C_Q)         0.259     4.428 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/Q
                         net (fo=661, routed)         2.713     7.141    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_reset
    SLICE_X207Y242       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.354     7.809    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X207Y242       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[6]/C
                         clock pessimism              0.314     8.123    
                         clock uncertainty           -0.065     8.058    
    SLICE_X207Y242       FDRE (Setup_fdre_C_R)       -0.304     7.754    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.wr_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.953ns (32.016%)  route 2.024ns (67.984%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 7.803 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.477     4.160    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[74])
                                                      0.781     4.941 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[74]
                         net (fo=2, routed)           0.647     5.588    vc709_pcie_x8_gen3_support_i/bbstub_m_axis_cq_tdata[127][74]
    SLICE_X206Y254       LUT6 (Prop_lut6_I3_O)        0.043     5.631 f  vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_compl_i_4/O
                         net (fo=2, routed)           0.116     5.747    vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_compl_i_4_n_0
    SLICE_X206Y254       LUT6 (Prop_lut6_I3_O)        0.043     5.790 r  vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_compl_i_2/O
                         net (fo=9, routed)           0.456     6.246    vc709_pcie_x8_gen3_support_i/m_axis_cq_tready12_out
    SLICE_X208Y249       LUT5 (Prop_lut5_I0_O)        0.043     6.289 f  vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_at[1]_i_3/O
                         net (fo=3, routed)           0.270     6.559    vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_at[1]_i_3_n_0
    SLICE_X206Y249       LUT3 (Prop_lut3_I2_O)        0.043     6.602 r  vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.wr_addr[10]_i_1/O
                         net (fo=84, routed)          0.534     7.136    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/E[0]
    SLICE_X195Y248       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.wr_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.348     7.803    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X195Y248       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.wr_data_reg[12]/C
                         clock pessimism              0.228     8.031    
                         clock uncertainty           -0.065     7.966    
    SLICE_X195Y248       FDRE (Setup_fdre_C_CE)      -0.201     7.765    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.wr_data_reg[12]
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.wr_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.953ns (32.016%)  route 2.024ns (67.984%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 7.803 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.477     4.160    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[74])
                                                      0.781     4.941 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[74]
                         net (fo=2, routed)           0.647     5.588    vc709_pcie_x8_gen3_support_i/bbstub_m_axis_cq_tdata[127][74]
    SLICE_X206Y254       LUT6 (Prop_lut6_I3_O)        0.043     5.631 f  vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_compl_i_4/O
                         net (fo=2, routed)           0.116     5.747    vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_compl_i_4_n_0
    SLICE_X206Y254       LUT6 (Prop_lut6_I3_O)        0.043     5.790 r  vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_compl_i_2/O
                         net (fo=9, routed)           0.456     6.246    vc709_pcie_x8_gen3_support_i/m_axis_cq_tready12_out
    SLICE_X208Y249       LUT5 (Prop_lut5_I0_O)        0.043     6.289 f  vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_at[1]_i_3/O
                         net (fo=3, routed)           0.270     6.559    vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.req_at[1]_i_3_n_0
    SLICE_X206Y249       LUT3 (Prop_lut3_I2_O)        0.043     6.602 r  vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.wr_addr[10]_i_1/O
                         net (fo=84, routed)          0.534     7.136    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/E[0]
    SLICE_X195Y248       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.wr_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.348     7.803    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X195Y248       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.wr_data_reg[13]/C
                         clock pessimism              0.228     8.031    
                         clock uncertainty           -0.065     7.966    
    SLICE_X195Y248       FDRE (Setup_fdre_C_CE)      -0.201     7.765    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.wr_data_reg[13]
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  0.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[248]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[248]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.118ns (21.447%)  route 0.432ns (78.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.706     1.823    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X208Y243       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y243       FDRE (Prop_fdre_C_Q)         0.118     1.941 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[248]/Q
                         net (fo=1, routed)           0.432     2.373    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[248]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[248]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.895     2.146    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.134     2.012    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[248])
                                                      0.311     2.323    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.156ns (46.438%)  route 0.180ns (53.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.701     1.818    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X194Y249       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y249       FDRE (Prop_fdre_C_Q)         0.091     1.909 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword1_reg[23]/Q
                         net (fo=1, routed)           0.180     2.089    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[255]_1[23]
    SLICE_X193Y250       LUT2 (Prop_lut2_I1_O)        0.065     2.154 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata[215]_i_1/O
                         net (fo=1, routed)           0.000     2.154    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata1_in[215]
    SLICE_X193Y250       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.891     2.142    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X193Y250       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[215]/C
                         clock pessimism             -0.134     2.008    
    SLICE_X193Y250       FDRE (Hold_fdre_C_D)         0.075     2.083    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[215]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[174]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[174]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.118ns (25.122%)  route 0.352ns (74.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.681     1.798    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X192Y252       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y252       FDRE (Prop_fdre_C_Q)         0.118     1.916 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[174]/Q
                         net (fo=1, routed)           0.352     2.268    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[174]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[174]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.895     2.146    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.307     1.839    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[174])
                                                      0.350     2.189    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[177]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[177]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.091ns (20.701%)  route 0.349ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.682     1.799    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X195Y253       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y253       FDRE (Prop_fdre_C_Q)         0.091     1.890 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[177]/Q
                         net (fo=1, routed)           0.349     2.239    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[177]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[177]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.895     2.146    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.329     1.817    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[177])
                                                      0.341     2.158    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[185]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[185]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.091ns (20.701%)  route 0.349ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.682     1.799    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X194Y255       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y255       FDRE (Prop_fdre_C_Q)         0.091     1.890 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[185]/Q
                         net (fo=1, routed)           0.349     2.239    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[185]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[185]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.895     2.146    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.329     1.817    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[185])
                                                      0.341     2.158    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[18]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.987%)  route 0.567ns (85.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.694     1.811    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X193Y236       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y236       FDRE (Prop_fdre_C_Q)         0.100     1.911 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[18]/Q
                         net (fo=1, routed)           0.567     2.478    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[18]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.895     2.146    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.134     2.012    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[18])
                                                      0.384     2.396    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.023%)  route 0.237ns (64.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.683     1.800    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X194Y250       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y250       FDRE (Prop_fdre_C_Q)         0.100     1.900 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[29]/Q
                         net (fo=1, routed)           0.237     2.137    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[191]_0[29]
    SLICE_X193Y249       LUT5 (Prop_lut5_I0_O)        0.028     2.165 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata[157]_i_1/O
                         net (fo=1, routed)           0.000     2.165    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata1_in[157]
    SLICE_X193Y249       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.904     2.155    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X193Y249       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[157]/C
                         clock pessimism             -0.134     2.021    
    SLICE_X193Y249       FDRE (Hold_fdre_C_D)         0.061     2.082    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[157]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[169]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[169]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.107ns (26.024%)  route 0.304ns (73.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.688     1.805    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X206Y254       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[169]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y254       FDRE (Prop_fdre_C_Q)         0.107     1.912 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[169]/Q
                         net (fo=1, routed)           0.304     2.216    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[169]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[169]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.895     2.146    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.307     1.839    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[169])
                                                      0.294     2.133    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[6]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.100ns (15.760%)  route 0.535ns (84.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.705     1.822    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X207Y242       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y242       FDRE (Prop_fdre_C_Q)         0.100     1.922 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[6]/Q
                         net (fo=1, routed)           0.535     2.457    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[6]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.895     2.146    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.134     2.012    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[6])
                                                      0.361     2.373    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[130]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.100ns (17.239%)  route 0.480ns (82.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.697     1.814    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X193Y241       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y241       FDRE (Prop_fdre_C_Q)         0.100     1.914 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[130]/Q
                         net (fo=1, routed)           0.480     2.394    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[130]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[130]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.895     2.146    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.134     2.012    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[130])
                                                      0.298     2.310    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/USERCLK    n/a            4.000         4.000       0.000      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X11Y49    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X11Y49    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X11Y46    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_io_mem/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X11Y46    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_io_mem/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X11Y48    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem32/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X11Y48    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem32/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X11Y47    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem64/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X11Y47    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem64/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X12Y52    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/u_ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y5  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X207Y252   pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword0_reg[38]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X207Y252   pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword1_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X207Y252   pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword1_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X207Y253   pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[161]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X206Y252   pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[163]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X206Y252   pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[165]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X207Y253   pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[167]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X206Y254   pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[169]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X206Y240   pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword1_reg[60]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X206Y240   pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_des_qword1_reg[61]/C
High Pulse Width  Slow    PCIE_3_0/USERCLK    n/a            1.600         2.000       0.400      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Fast    PCIE_3_0/USERCLK    n/a            1.600         2.000       0.400      PCIE3_X0Y1       vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X194Y248   pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.wr_data_reg[41]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X194Y248   pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.wr_data_reg[46]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X194Y248   pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.wr_data_reg[48]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.000       1.650      SLICE_X192Y247   vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X192Y244   pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/rd_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X192Y244   pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/rd_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X192Y244   pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/rd_addr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X175Y239   pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/rd_data_reg_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        4.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.863ns (29.163%)  route 2.096ns (70.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 11.809 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.096     7.126    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/PIPETXRATE[1]
    SLICE_X217Y211       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.354    11.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y211       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.914    
                         clock uncertainty           -0.071    11.843    
    SLICE_X217Y211       FDRE (Setup_fdre_C_D)       -0.010    11.833    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.789ns (26.533%)  route 2.185ns (73.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 11.810 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     4.956 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.185     7.140    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/PIPETXRATE[0]
    SLICE_X216Y210       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.355    11.810    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y210       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.915    
                         clock uncertainty           -0.071    11.844    
    SLICE_X216Y210       FDRE (Setup_fdre_C_D)        0.021    11.865    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.865    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.789ns (26.855%)  route 2.149ns (73.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 11.812 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     4.956 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.149     7.105    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/PIPETXRATE[0]
    SLICE_X215Y207       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.357    11.812    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y207       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.917    
                         clock uncertainty           -0.071    11.846    
    SLICE_X215Y207       FDRE (Setup_fdre_C_D)       -0.009    11.837    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.863ns (29.908%)  route 2.023ns (70.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 11.812 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.023     7.052    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y207       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.357    11.812    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y207       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.917    
                         clock uncertainty           -0.071    11.846    
    SLICE_X215Y207       FDRE (Setup_fdre_C_D)       -0.010    11.836    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.863ns (29.773%)  route 2.036ns (70.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 11.804 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.036     7.065    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/PIPETXRATE[1]
    SLICE_X220Y229       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.349    11.804    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X220Y229       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.909    
                         clock uncertainty           -0.071    11.838    
    SLICE_X220Y229       FDRE (Setup_fdre_C_D)        0.023    11.861    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.861    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.273ns (9.775%)  route 2.520ns (90.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 11.808 - 8.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.482     4.165    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y258       FDRE (Prop_fdre_C_Q)         0.223     4.388 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           1.922     6.310    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X216Y217       LUT2 (Prop_lut2_I0_O)        0.050     6.360 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__6/O
                         net (fo=1, routed)           0.598     6.958    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y214       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.353    11.808    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y214       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.105    11.913    
                         clock uncertainty           -0.071    11.842    
    SLICE_X216Y214       FDRE (Setup_fdre_C_D)       -0.068    11.774    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.774    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.266ns (9.783%)  route 2.453ns (90.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 11.808 - 8.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.482     4.165    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y258       FDRE (Prop_fdre_C_Q)         0.223     4.388 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           1.922     6.310    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X216Y217       LUT2 (Prop_lut2_I0_O)        0.043     6.353 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__5/O
                         net (fo=1, routed)           0.531     6.884    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y214       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.353    11.808    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y214       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.105    11.913    
                         clock uncertainty           -0.071    11.842    
    SLICE_X216Y214       FDRE (Setup_fdre_C_D)        0.022    11.864    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.336ns (13.039%)  route 2.241ns (86.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 11.808 - 8.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.482     4.165    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y258       FDRE (Prop_fdre_C_Q)         0.204     4.369 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           1.665     6.034    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X216Y216       LUT2 (Prop_lut2_I0_O)        0.132     6.166 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__6/O
                         net (fo=1, routed)           0.576     6.742    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_X16
    SLICE_X216Y214       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.353    11.808    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y214       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.105    11.913    
                         clock uncertainty           -0.071    11.842    
    SLICE_X216Y214       FDRE (Setup_fdre_C_D)       -0.072    11.770    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.770    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.789ns (30.588%)  route 1.790ns (69.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 11.805 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     4.956 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          1.790     6.746    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/PIPETXRATE[0]
    SLICE_X220Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.350    11.805    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X220Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.910    
                         clock uncertainty           -0.071    11.839    
    SLICE_X220Y230       FDRE (Setup_fdre_C_D)        0.023    11.862    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.862    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.863ns (34.016%)  route 1.674ns (65.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 11.809 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          1.674     6.704    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/PIPETXRATE[1]
    SLICE_X218Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.354    11.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.914    
                         clock uncertainty           -0.071    11.843    
    SLICE_X218Y237       FDRE (Setup_fdre_C_D)       -0.009    11.834    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                  5.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.133ns (21.068%)  route 0.498ns (78.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.678     1.795    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y275       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y275       FDRE (Prop_fdre_C_Q)         0.100     1.895 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.498     2.393    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_reg
    SLICE_X214Y277       LUT2 (Prop_lut2_I1_O)        0.033     2.426 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.000     2.426    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_START
    SLICE_X214Y277       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.888     2.139    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y277       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.074    
    SLICE_X214Y277       FDRE (Hold_fdre_C_D)         0.069     2.143    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.118ns (19.664%)  route 0.482ns (80.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.690     1.807    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y257       FDRE (Prop_fdre_C_Q)         0.118     1.925 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.482     2.407    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.900     2.151    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.065     2.086    
    SLICE_X217Y257       FDRE (Hold_fdre_C_D)         0.032     2.118    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.128ns (20.278%)  route 0.503ns (79.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.682     1.799    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X218Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y279       FDRE (Prop_fdre_C_Q)         0.100     1.899 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.230     2.129    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16X20_MODE
    SLICE_X218Y279       LUT2 (Prop_lut2_I1_O)        0.028     2.157 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           0.273     2.430    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X218Y283       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.894     2.145    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y283       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.080    
    SLICE_X218Y283       FDRE (Hold_fdre_C_D)         0.032     2.112    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.128ns (19.711%)  route 0.521ns (80.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.708     1.825    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/pipe_pclk_in
    SLICE_X219Y242       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y242       FDRE (Prop_fdre_C_Q)         0.100     1.925 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.294     2.219    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_reg_2
    SLICE_X219Y236       LUT2 (Prop_lut2_I1_O)        0.028     2.247 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__3/O
                         net (fo=1, routed)           0.227     2.474    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X220Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.910     2.161    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/pipe_dclk_in
    SLICE_X220Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.096    
    SLICE_X220Y237       FDRE (Hold_fdre_C_D)         0.059     2.155    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.157ns (26.339%)  route 0.439ns (73.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.690     1.807    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y258       FDRE (Prop_fdre_C_Q)         0.091     1.898 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           0.191     2.089    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X217Y257       LUT2 (Prop_lut2_I0_O)        0.066     2.155 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__2/O
                         net (fo=1, routed)           0.248     2.403    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16
    SLICE_X217Y251       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.902     2.153    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y251       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.088    
    SLICE_X217Y251       FDRE (Hold_fdre_C_D)        -0.008     2.080    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.128ns (20.259%)  route 0.504ns (79.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.699     1.816    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y228       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y228       FDRE (Prop_fdre_C_Q)         0.100     1.916 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.171     2.087    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_reg_4
    SLICE_X215Y227       LUT2 (Prop_lut2_I1_O)        0.028     2.115 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__6/O
                         net (fo=1, routed)           0.333     2.448    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/DRP_START
    SLICE_X214Y217       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.906     2.157    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y217       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.092    
    SLICE_X214Y217       FDRE (Hold_fdre_C_D)         0.032     2.124    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.157ns (24.659%)  route 0.480ns (75.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.690     1.807    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y258       FDRE (Prop_fdre_C_Q)         0.091     1.898 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=8, routed)           0.234     2.132    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_start
    SLICE_X214Y260       LUT2 (Prop_lut2_I0_O)        0.066     2.198 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__2/O
                         net (fo=1, routed)           0.246     2.444    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_START
    SLICE_X214Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.899     2.150    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.085    
    SLICE_X214Y260       FDRE (Hold_fdre_C_D)         0.032     2.117    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.133ns (22.606%)  route 0.455ns (77.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.705     1.822    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/pipe_pclk_in
    SLICE_X219Y236       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y236       FDRE (Prop_fdre_C_Q)         0.100     1.922 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.180     2.102    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_reg_3
    SLICE_X219Y236       LUT2 (Prop_lut2_I1_O)        0.033     2.135 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__4/O
                         net (fo=1, routed)           0.276     2.410    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X220Y231       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.905     2.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X220Y231       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.091    
    SLICE_X220Y231       FDRE (Hold_fdre_C_D)        -0.009     2.082    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.130ns (20.878%)  route 0.493ns (79.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.680     1.797    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y277       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y277       FDRE (Prop_fdre_C_Q)         0.100     1.897 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.212     2.109    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg
    SLICE_X215Y277       LUT2 (Prop_lut2_I1_O)        0.030     2.139 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.280     2.420    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16
    SLICE_X219Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.890     2.141    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.076    
    SLICE_X219Y279       FDRE (Hold_fdre_C_D)        -0.008     2.068    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.144ns (23.194%)  route 0.477ns (76.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.705     1.822    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y236       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y236       FDRE (Prop_fdre_C_Q)         0.118     1.940 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.229     2.169    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_reg_3
    SLICE_X216Y236       LUT2 (Prop_lut2_I1_O)        0.026     2.195 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__5/O
                         net (fo=1, routed)           0.248     2.443    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/DRP_START
    SLICE_X216Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.904     2.155    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.090    
    SLICE_X216Y230       FDRE (Hold_fdre_C_D)        -0.003     2.087    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.959ns  (logic 0.863ns (29.163%)  route 2.096ns (70.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 11.809 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     8.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.030 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.096    11.126    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/PIPETXRATE[1]
    SLICE_X217Y211       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.354    11.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y211       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.914    
                         clock uncertainty           -0.191    11.723    
    SLICE_X217Y211       FDRE (Setup_fdre_C_D)       -0.010    11.713    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.974ns  (logic 0.789ns (26.533%)  route 2.185ns (73.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 11.810 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     8.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     8.956 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.185    11.140    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/PIPETXRATE[0]
    SLICE_X216Y210       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.355    11.810    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y210       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.915    
                         clock uncertainty           -0.191    11.724    
    SLICE_X216Y210       FDRE (Setup_fdre_C_D)        0.021    11.745    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.938ns  (logic 0.789ns (26.855%)  route 2.149ns (73.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 11.812 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     8.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     8.956 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.149    11.105    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/PIPETXRATE[0]
    SLICE_X215Y207       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.357    11.812    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y207       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.917    
                         clock uncertainty           -0.191    11.726    
    SLICE_X215Y207       FDRE (Setup_fdre_C_D)       -0.009    11.717    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.886ns  (logic 0.863ns (29.908%)  route 2.023ns (70.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 11.812 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     8.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.030 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.023    11.052    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y207       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.357    11.812    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y207       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.917    
                         clock uncertainty           -0.191    11.726    
    SLICE_X215Y207       FDRE (Setup_fdre_C_D)       -0.010    11.716    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.716    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.899ns  (logic 0.863ns (29.773%)  route 2.036ns (70.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 11.804 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     8.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.030 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.036    11.065    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/PIPETXRATE[1]
    SLICE_X220Y229       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.349    11.804    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X220Y229       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.909    
                         clock uncertainty           -0.191    11.718    
    SLICE_X220Y229       FDRE (Setup_fdre_C_D)        0.023    11.741    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.741    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.793ns  (logic 0.273ns (9.775%)  route 2.520ns (90.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 11.808 - 8.000 ) 
    Source Clock Delay      (SCD):    4.165ns = ( 8.165 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.482     8.165    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y258       FDRE (Prop_fdre_C_Q)         0.223     8.388 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           1.922    10.310    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X216Y217       LUT2 (Prop_lut2_I0_O)        0.050    10.360 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__6/O
                         net (fo=1, routed)           0.598    10.958    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y214       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.353    11.808    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y214       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.105    11.913    
                         clock uncertainty           -0.191    11.722    
    SLICE_X216Y214       FDRE (Setup_fdre_C_D)       -0.068    11.654    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.719ns  (logic 0.266ns (9.783%)  route 2.453ns (90.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 11.808 - 8.000 ) 
    Source Clock Delay      (SCD):    4.165ns = ( 8.165 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.482     8.165    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y258       FDRE (Prop_fdre_C_Q)         0.223     8.388 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=8, routed)           1.922    10.310    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X216Y217       LUT2 (Prop_lut2_I0_O)        0.043    10.353 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__5/O
                         net (fo=1, routed)           0.531    10.884    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y214       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.353    11.808    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y214       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.105    11.913    
                         clock uncertainty           -0.191    11.722    
    SLICE_X216Y214       FDRE (Setup_fdre_C_D)        0.022    11.744    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.577ns  (logic 0.336ns (13.039%)  route 2.241ns (86.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 11.808 - 8.000 ) 
    Source Clock Delay      (SCD):    4.165ns = ( 8.165 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.482     8.165    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y258       FDRE (Prop_fdre_C_Q)         0.204     8.369 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           1.665    10.034    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X216Y216       LUT2 (Prop_lut2_I0_O)        0.132    10.166 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__6/O
                         net (fo=1, routed)           0.576    10.742    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/DRP_X16
    SLICE_X216Y214       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.353    11.808    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y214       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.105    11.913    
                         clock uncertainty           -0.191    11.722    
    SLICE_X216Y214       FDRE (Setup_fdre_C_D)       -0.072    11.650    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.579ns  (logic 0.789ns (30.588%)  route 1.790ns (69.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 11.805 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     8.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     8.956 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          1.790    10.746    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/PIPETXRATE[0]
    SLICE_X220Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.350    11.805    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X220Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.910    
                         clock uncertainty           -0.191    11.719    
    SLICE_X220Y230       FDRE (Setup_fdre_C_D)        0.023    11.742    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.537ns  (logic 0.863ns (34.016%)  route 1.674ns (65.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 11.809 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     8.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.030 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          1.674    10.704    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/PIPETXRATE[1]
    SLICE_X218Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.354    11.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.914    
                         clock uncertainty           -0.191    11.723    
    SLICE_X218Y237       FDRE (Setup_fdre_C_D)       -0.009    11.714    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  1.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.133ns (21.068%)  route 0.498ns (78.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.678     1.795    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y275       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y275       FDRE (Prop_fdre_C_Q)         0.100     1.895 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.498     2.393    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_reg
    SLICE_X214Y277       LUT2 (Prop_lut2_I1_O)        0.033     2.426 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.000     2.426    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_START
    SLICE_X214Y277       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.888     2.139    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y277       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.074    
                         clock uncertainty            0.191     2.265    
    SLICE_X214Y277       FDRE (Hold_fdre_C_D)         0.069     2.334    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.118ns (19.664%)  route 0.482ns (80.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.690     1.807    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y257       FDRE (Prop_fdre_C_Q)         0.118     1.925 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.482     2.407    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.900     2.151    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X217Y257       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.065     2.086    
                         clock uncertainty            0.191     2.277    
    SLICE_X217Y257       FDRE (Hold_fdre_C_D)         0.032     2.309    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.128ns (20.278%)  route 0.503ns (79.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.682     1.799    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X218Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y279       FDRE (Prop_fdre_C_Q)         0.100     1.899 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.230     2.129    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16X20_MODE
    SLICE_X218Y279       LUT2 (Prop_lut2_I1_O)        0.028     2.157 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           0.273     2.430    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X218Y283       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.894     2.145    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y283       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.080    
                         clock uncertainty            0.191     2.271    
    SLICE_X218Y283       FDRE (Hold_fdre_C_D)         0.032     2.303    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.128ns (19.711%)  route 0.521ns (80.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.708     1.825    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/pipe_pclk_in
    SLICE_X219Y242       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y242       FDRE (Prop_fdre_C_Q)         0.100     1.925 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.294     2.219    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_reg_2
    SLICE_X219Y236       LUT2 (Prop_lut2_I1_O)        0.028     2.247 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__3/O
                         net (fo=1, routed)           0.227     2.474    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X220Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.910     2.161    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/pipe_dclk_in
    SLICE_X220Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.096    
                         clock uncertainty            0.191     2.287    
    SLICE_X220Y237       FDRE (Hold_fdre_C_D)         0.059     2.346    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.157ns (26.339%)  route 0.439ns (73.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.690     1.807    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y258       FDRE (Prop_fdre_C_Q)         0.091     1.898 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=8, routed)           0.191     2.089    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X217Y257       LUT2 (Prop_lut2_I0_O)        0.066     2.155 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__2/O
                         net (fo=1, routed)           0.248     2.403    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16
    SLICE_X217Y251       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.902     2.153    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y251       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.088    
                         clock uncertainty            0.191     2.279    
    SLICE_X217Y251       FDRE (Hold_fdre_C_D)        -0.008     2.271    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.128ns (20.259%)  route 0.504ns (79.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.699     1.816    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y228       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y228       FDRE (Prop_fdre_C_Q)         0.100     1.916 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.171     2.087    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_reg_4
    SLICE_X215Y227       LUT2 (Prop_lut2_I1_O)        0.028     2.115 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__6/O
                         net (fo=1, routed)           0.333     2.448    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/DRP_START
    SLICE_X214Y217       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.906     2.157    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y217       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.092    
                         clock uncertainty            0.191     2.283    
    SLICE_X214Y217       FDRE (Hold_fdre_C_D)         0.032     2.315    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.157ns (24.659%)  route 0.480ns (75.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.690     1.807    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y258       FDRE (Prop_fdre_C_Q)         0.091     1.898 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=8, routed)           0.234     2.132    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_start
    SLICE_X214Y260       LUT2 (Prop_lut2_I0_O)        0.066     2.198 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__2/O
                         net (fo=1, routed)           0.246     2.444    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_START
    SLICE_X214Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.899     2.150    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X214Y260       FDRE (Hold_fdre_C_D)         0.032     2.308    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.133ns (22.606%)  route 0.455ns (77.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.705     1.822    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/pipe_pclk_in
    SLICE_X219Y236       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y236       FDRE (Prop_fdre_C_Q)         0.100     1.922 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.180     2.102    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_reg_3
    SLICE_X219Y236       LUT2 (Prop_lut2_I1_O)        0.033     2.135 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__4/O
                         net (fo=1, routed)           0.276     2.410    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X220Y231       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.905     2.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X220Y231       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.091    
                         clock uncertainty            0.191     2.282    
    SLICE_X220Y231       FDRE (Hold_fdre_C_D)        -0.009     2.273    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.130ns (20.878%)  route 0.493ns (79.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.680     1.797    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y277       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y277       FDRE (Prop_fdre_C_Q)         0.100     1.897 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.212     2.109    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg
    SLICE_X215Y277       LUT2 (Prop_lut2_I1_O)        0.030     2.139 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.280     2.420    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16
    SLICE_X219Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.890     2.141    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y279       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.076    
                         clock uncertainty            0.191     2.267    
    SLICE_X219Y279       FDRE (Hold_fdre_C_D)        -0.008     2.259    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.144ns (23.194%)  route 0.477ns (76.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.705     1.822    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y236       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y236       FDRE (Prop_fdre_C_Q)         0.118     1.940 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.229     2.169    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_reg_3
    SLICE_X216Y236       LUT2 (Prop_lut2_I1_O)        0.026     2.195 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__5/O
                         net (fo=1, routed)           0.248     2.443    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/DRP_START
    SLICE_X216Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.904     2.155    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.090    
                         clock uncertainty            0.191     2.281    
    SLICE_X216Y230       FDRE (Hold_fdre_C_D)        -0.003     2.278    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        6.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.223ns (13.757%)  route 1.398ns (86.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 11.809 - 8.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y204       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y204       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.398     5.801    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[7]
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.354    11.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/C
                         clock pessimism              0.105    11.914    
                         clock uncertainty           -0.071    11.843    
    SLICE_X215Y238       FDRE (Setup_fdre_C_D)       -0.009    11.834    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.223ns (14.048%)  route 1.364ns (85.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 11.809 - 8.000 ) 
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.492     4.175    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y213       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y213       FDRE (Prop_fdre_C_Q)         0.223     4.398 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.364     5.762    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[6]
    SLICE_X215Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.354    11.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/C
                         clock pessimism              0.105    11.914    
                         clock uncertainty           -0.071    11.843    
    SLICE_X215Y237       FDRE (Setup_fdre_C_D)       -0.008    11.835    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.259ns (17.642%)  route 1.209ns (82.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.482     4.165    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y290       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y290       FDRE (Prop_fdre_C_Q)         0.259     4.424 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.209     5.633    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X214Y261       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.334    11.789    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y261       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105    11.894    
                         clock uncertainty           -0.071    11.823    
    SLICE_X214Y261       FDRE (Setup_fdre_C_D)       -0.009    11.814    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.814    
                         arrival time                          -5.633    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.223ns (15.869%)  route 1.182ns (84.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 11.813 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X217Y220       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y220       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.182     5.572    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]_0[1]
    SLICE_X219Y247       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.358    11.813    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X219Y247       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.105    11.918    
                         clock uncertainty           -0.071    11.847    
    SLICE_X219Y247       FDRE (Setup_fdre_C_D)       -0.005    11.842    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.223ns (16.795%)  route 1.105ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 11.791 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.471     4.154    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X219Y270       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y270       FDRE (Prop_fdre_C_Q)         0.223     4.377 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.105     5.482    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]_0[0]
    SLICE_X220Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.336    11.791    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X220Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105    11.896    
                         clock uncertainty           -0.071    11.825    
    SLICE_X220Y260       FDRE (Setup_fdre_C_D)        0.022    11.847    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.847    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.223ns (17.543%)  route 1.048ns (82.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 11.798 - 8.000 ) 
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.492     4.175    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y213       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y213       FDRE (Prop_fdre_C_Q)         0.223     4.398 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.048     5.446    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/D[0]
    SLICE_X214Y225       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.343    11.798    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y225       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    11.903    
                         clock uncertainty           -0.071    11.832    
    SLICE_X214Y225       FDRE (Setup_fdre_C_D)       -0.009    11.823    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                          -5.446    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.223ns (18.220%)  route 1.001ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 11.793 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y250       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y250       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.001     5.391    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/D[0]
    SLICE_X214Y253       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.338    11.793    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y253       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    11.898    
                         clock uncertainty           -0.071    11.827    
    SLICE_X214Y253       FDRE (Setup_fdre_C_D)       -0.031    11.796    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.223ns (18.273%)  route 0.997ns (81.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 11.812 - 8.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.494     4.177    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y239       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y239       FDRE (Prop_fdre_C_Q)         0.223     4.400 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.997     5.397    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/D[0]
    SLICE_X217Y243       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.357    11.812    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/pipe_pclk_in
    SLICE_X217Y243       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    11.917    
                         clock uncertainty           -0.071    11.846    
    SLICE_X217Y243       FDRE (Setup_fdre_C_D)       -0.022    11.824    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.824    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.223ns (17.969%)  route 1.018ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 11.791 - 8.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.479     4.162    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y263       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y263       FDRE (Prop_fdre_C_Q)         0.223     4.385 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.018     5.403    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X216Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.336    11.791    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism              0.105    11.896    
                         clock uncertainty           -0.071    11.825    
    SLICE_X216Y258       FDRE (Setup_fdre_C_D)        0.022    11.847    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.847    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.259ns (22.382%)  route 0.898ns (77.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 11.809 - 8.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.485     4.168    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y230       FDRE (Prop_fdre_C_Q)         0.259     4.427 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.898     5.325    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[5]
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.354    11.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/C
                         clock pessimism              0.105    11.914    
                         clock uncertainty           -0.071    11.843    
    SLICE_X215Y238       FDRE (Setup_fdre_C_D)       -0.010    11.833    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  6.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.100ns (16.522%)  route 0.505ns (83.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.692     1.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y250       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y250       FDRE (Prop_fdre_C_Q)         0.100     1.909 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.505     2.414    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X214Y254       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y254       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism             -0.065     2.087    
    SLICE_X214Y254       FDRE (Hold_fdre_C_D)         0.039     2.126    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.118ns (18.800%)  route 0.510ns (81.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.701     1.818    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y230       FDRE (Prop_fdre_C_Q)         0.118     1.936 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.510     2.446    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/D[0]
    SLICE_X216Y232       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.906     2.157    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y232       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.092    
    SLICE_X216Y232       FDRE (Hold_fdre_C_D)         0.059     2.151    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.100ns (16.593%)  route 0.503ns (83.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.707     1.824    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y239       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y239       FDRE (Prop_fdre_C_Q)         0.100     1.924 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.503     2.427    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[4]
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.912     2.163    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/C
                         clock pessimism             -0.065     2.098    
    SLICE_X215Y238       FDRE (Hold_fdre_C_D)         0.032     2.130    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.101%)  route 0.521ns (83.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.687     1.804    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y263       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y263       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.521     2.425    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/D[0]
    SLICE_X217Y265       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.895     2.146    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X217Y265       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.081    
    SLICE_X217Y265       FDRE (Hold_fdre_C_D)         0.038     2.119    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.221%)  route 0.496ns (80.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.690     1.807    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y290       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y290       FDRE (Prop_fdre_C_Q)         0.118     1.925 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.496     2.421    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/D[0]
    SLICE_X214Y280       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.891     2.142    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y280       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.077    
    SLICE_X214Y280       FDRE (Hold_fdre_C_D)         0.032     2.109    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.118ns (18.904%)  route 0.506ns (81.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.701     1.818    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y230       FDRE (Prop_fdre_C_Q)         0.118     1.936 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.506     2.442    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[5]
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.912     2.163    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/C
                         clock pessimism             -0.065     2.098    
    SLICE_X215Y238       FDRE (Hold_fdre_C_D)         0.032     2.130    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.100ns (16.188%)  route 0.518ns (83.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.685     1.802    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y282       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.518     2.420    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/D[0]
    SLICE_X213Y273       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.884     2.135    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X213Y273       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.070    
    SLICE_X213Y273       FDRE (Hold_fdre_C_D)         0.032     2.102    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.100ns (15.713%)  route 0.536ns (84.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.685     1.802    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y282       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.536     2.438    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X214Y261       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.899     2.150    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y261       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.085    
    SLICE_X214Y261       FDRE (Hold_fdre_C_D)         0.032     2.117    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.100ns (14.886%)  route 0.572ns (85.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.682     1.799    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X219Y270       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y270       FDRE (Prop_fdre_C_Q)         0.100     1.899 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.572     2.471    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]_0[0]
    SLICE_X220Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.899     2.150    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X220Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.085    
    SLICE_X220Y260       FDRE (Hold_fdre_C_D)         0.059     2.144    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.100ns (15.861%)  route 0.530ns (84.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.709     1.826    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y204       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y204       FDRE (Prop_fdre_C_Q)         0.100     1.926 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.530     2.456    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/D[0]
    SLICE_X216Y218       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.905     2.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y218       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.091    
    SLICE_X216Y218       FDRE (Hold_fdre_C_D)         0.032     2.123    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk2 rise@4.000ns)
  Data Path Delay:        1.302ns  (logic 0.223ns (17.133%)  route 1.079ns (82.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 11.804 - 8.000 ) 
    Source Clock Delay      (SCD):    4.159ns = ( 8.159 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.476     8.159    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X193Y232       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y232       FDRE (Prop_fdre_C_Q)         0.223     8.382 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           1.079     9.461    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.349    11.804    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.105    11.909    
                         clock uncertainty           -0.191    11.718    
    SLICE_X207Y234       FDRE (Setup_fdre_C_D)       -0.022    11.696    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk2 rise@4.000ns)
  Data Path Delay:        1.096ns  (logic 0.223ns (20.348%)  route 0.873ns (79.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 11.804 - 8.000 ) 
    Source Clock Delay      (SCD):    4.162ns = ( 8.162 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.479     8.162    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y234       FDRE (Prop_fdre_C_Q)         0.223     8.385 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.873     9.258    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.349    11.804    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.105    11.909    
                         clock uncertainty           -0.191    11.718    
    SLICE_X207Y234       FDRE (Setup_fdre_C_D)       -0.009    11.709    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         11.709    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  2.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.100ns (16.476%)  route 0.507ns (83.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.696     1.813    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y234       FDRE (Prop_fdre_C_Q)         0.100     1.913 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.507     2.420    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.904     2.155    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.065     2.090    
                         clock uncertainty            0.191     2.281    
    SLICE_X207Y234       FDRE (Hold_fdre_C_D)         0.033     2.314    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.100ns (14.152%)  route 0.607ns (85.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.692     1.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X193Y232       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y232       FDRE (Prop_fdre_C_Q)         0.100     1.909 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.607     2.516    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.904     2.155    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.065     2.090    
                         clock uncertainty            0.191     2.281    
    SLICE_X207Y234       FDRE (Hold_fdre_C_D)         0.040     2.321    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        1.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.223ns (13.757%)  route 1.398ns (86.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 7.809 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.497     4.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y204       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y204       FDRE (Prop_fdre_C_Q)         0.223     4.403 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.398     5.801    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[7]
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.354     7.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]/C
                         clock pessimism              0.105     7.914    
                         clock uncertainty           -0.191     7.723    
    SLICE_X215Y238       FDRE (Setup_fdre_C_D)       -0.009     7.714    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.223ns (14.048%)  route 1.364ns (85.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 7.809 - 4.000 ) 
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.492     4.175    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y213       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y213       FDRE (Prop_fdre_C_Q)         0.223     4.398 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.364     5.762    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[6]
    SLICE_X215Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.354     7.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]/C
                         clock pessimism              0.105     7.914    
                         clock uncertainty           -0.191     7.723    
    SLICE_X215Y237       FDRE (Setup_fdre_C_D)       -0.008     7.715    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.259ns (17.642%)  route 1.209ns (82.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 7.789 - 4.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.482     4.165    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y290       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y290       FDRE (Prop_fdre_C_Q)         0.259     4.424 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.209     5.633    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X214Y261       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.334     7.789    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y261       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105     7.894    
                         clock uncertainty           -0.191     7.703    
    SLICE_X214Y261       FDRE (Setup_fdre_C_D)       -0.009     7.694    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -5.633    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.223ns (15.869%)  route 1.182ns (84.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 7.813 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X217Y220       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y220       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.182     5.572    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]_0[1]
    SLICE_X219Y247       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.358     7.813    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X219Y247       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.105     7.918    
                         clock uncertainty           -0.191     7.727    
    SLICE_X219Y247       FDRE (Setup_fdre_C_D)       -0.005     7.722    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.223ns (16.795%)  route 1.105ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 7.791 - 4.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.471     4.154    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X219Y270       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y270       FDRE (Prop_fdre_C_Q)         0.223     4.377 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.105     5.482    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]_0[0]
    SLICE_X220Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.336     7.791    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X220Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105     7.896    
                         clock uncertainty           -0.191     7.705    
    SLICE_X220Y260       FDRE (Setup_fdre_C_D)        0.022     7.727    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.223ns (17.543%)  route 1.048ns (82.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 7.798 - 4.000 ) 
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.492     4.175    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y213       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y213       FDRE (Prop_fdre_C_Q)         0.223     4.398 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.048     5.446    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/D[0]
    SLICE_X214Y225       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.343     7.798    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y225       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     7.903    
                         clock uncertainty           -0.191     7.712    
    SLICE_X214Y225       FDRE (Setup_fdre_C_D)       -0.009     7.703    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -5.446    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.223ns (18.220%)  route 1.001ns (81.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 7.793 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y250       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y250       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.001     5.391    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/D[0]
    SLICE_X214Y253       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.338     7.793    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y253       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     7.898    
                         clock uncertainty           -0.191     7.707    
    SLICE_X214Y253       FDRE (Setup_fdre_C_D)       -0.031     7.676    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.223ns (18.273%)  route 0.997ns (81.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 7.812 - 4.000 ) 
    Source Clock Delay      (SCD):    4.177ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.494     4.177    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y239       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y239       FDRE (Prop_fdre_C_Q)         0.223     4.400 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.997     5.397    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/D[0]
    SLICE_X217Y243       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.357     7.812    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/pipe_pclk_in
    SLICE_X217Y243       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     7.917    
                         clock uncertainty           -0.191     7.726    
    SLICE_X217Y243       FDRE (Setup_fdre_C_D)       -0.022     7.704    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.223ns (17.969%)  route 1.018ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 7.791 - 4.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.479     4.162    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y263       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y263       FDRE (Prop_fdre_C_Q)         0.223     4.385 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.018     5.403    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X216Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.336     7.791    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y258       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism              0.105     7.896    
                         clock uncertainty           -0.191     7.705    
    SLICE_X216Y258       FDRE (Setup_fdre_C_D)        0.022     7.727    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.259ns (22.382%)  route 0.898ns (77.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 7.809 - 4.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         1.485     4.168    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y230       FDRE (Prop_fdre_C_Q)         0.259     4.427 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.898     5.325    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[5]
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.354     7.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/C
                         clock pessimism              0.105     7.914    
                         clock uncertainty           -0.191     7.723    
    SLICE_X215Y238       FDRE (Setup_fdre_C_D)       -0.010     7.713    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.713    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  2.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.100ns (16.522%)  route 0.505ns (83.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.692     1.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y250       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y250       FDRE (Prop_fdre_C_Q)         0.100     1.909 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.505     2.414    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X214Y254       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.901     2.152    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y254       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism             -0.065     2.087    
                         clock uncertainty            0.191     2.278    
    SLICE_X214Y254       FDRE (Hold_fdre_C_D)         0.039     2.317    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.118ns (18.800%)  route 0.510ns (81.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.701     1.818    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y230       FDRE (Prop_fdre_C_Q)         0.118     1.936 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.510     2.446    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/D[0]
    SLICE_X216Y232       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.906     2.157    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y232       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.092    
                         clock uncertainty            0.191     2.283    
    SLICE_X216Y232       FDRE (Hold_fdre_C_D)         0.059     2.342    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.100ns (16.593%)  route 0.503ns (83.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.707     1.824    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y239       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y239       FDRE (Prop_fdre_C_Q)         0.100     1.924 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.503     2.427    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[4]
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.912     2.163    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]/C
                         clock pessimism             -0.065     2.098    
                         clock uncertainty            0.191     2.289    
    SLICE_X215Y238       FDRE (Hold_fdre_C_D)         0.032     2.321    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.101%)  route 0.521ns (83.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.687     1.804    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y263       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y263       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.521     2.425    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/D[0]
    SLICE_X217Y265       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.895     2.146    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X217Y265       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.081    
                         clock uncertainty            0.191     2.272    
    SLICE_X217Y265       FDRE (Hold_fdre_C_D)         0.038     2.310    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.221%)  route 0.496ns (80.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.690     1.807    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y290       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y290       FDRE (Prop_fdre_C_Q)         0.118     1.925 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.496     2.421    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/D[0]
    SLICE_X214Y280       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.891     2.142    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y280       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.077    
                         clock uncertainty            0.191     2.268    
    SLICE_X214Y280       FDRE (Hold_fdre_C_D)         0.032     2.300    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.118ns (18.904%)  route 0.506ns (81.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.701     1.818    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y230       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y230       FDRE (Prop_fdre_C_Q)         0.118     1.936 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.506     2.442    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[5]
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.912     2.163    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y238       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/C
                         clock pessimism             -0.065     2.098    
                         clock uncertainty            0.191     2.289    
    SLICE_X215Y238       FDRE (Hold_fdre_C_D)         0.032     2.321    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.100ns (16.188%)  route 0.518ns (83.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.685     1.802    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y282       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.518     2.420    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/D[0]
    SLICE_X213Y273       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.884     2.135    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X213Y273       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.070    
                         clock uncertainty            0.191     2.261    
    SLICE_X213Y273       FDRE (Hold_fdre_C_D)         0.032     2.293    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.100ns (15.713%)  route 0.536ns (84.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.685     1.802    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y282       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.536     2.438    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X214Y261       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.899     2.150    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X214Y261       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X214Y261       FDRE (Hold_fdre_C_D)         0.032     2.308    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.100ns (14.886%)  route 0.572ns (85.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.682     1.799    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X219Y270       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y270       FDRE (Prop_fdre_C_Q)         0.100     1.899 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.572     2.471    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]_0[0]
    SLICE_X220Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.899     2.150    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X220Y260       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X220Y260       FDRE (Hold_fdre_C_D)         0.059     2.335    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.100ns (15.861%)  route 0.530ns (84.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=824, routed)         0.709     1.826    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y204       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y204       FDRE (Prop_fdre_C_Q)         0.100     1.926 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.530     2.456    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/D[0]
    SLICE_X216Y218       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.905     2.156    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y218       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.091    
                         clock uncertainty            0.191     2.282    
    SLICE_X216Y218       FDRE (Hold_fdre_C_D)         0.032     2.314    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.223ns (17.133%)  route 1.079ns (82.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 7.804 - 4.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.476     4.159    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X193Y232       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y232       FDRE (Prop_fdre_C_Q)         0.223     4.382 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           1.079     5.461    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.349     7.804    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.105     7.909    
                         clock uncertainty           -0.185     7.724    
    SLICE_X207Y234       FDRE (Setup_fdre_C_D)       -0.022     7.702    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.223ns (20.348%)  route 0.873ns (79.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 7.804 - 4.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.479     4.162    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y234       FDRE (Prop_fdre_C_Q)         0.223     4.385 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.873     5.258    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.349     7.804    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.105     7.909    
                         clock uncertainty           -0.185     7.724    
    SLICE_X207Y234       FDRE (Setup_fdre_C_D)       -0.009     7.715    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  2.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.100ns (16.476%)  route 0.507ns (83.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.696     1.813    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y234       FDRE (Prop_fdre_C_Q)         0.100     1.913 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.507     2.420    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.904     2.155    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.065     2.090    
                         clock uncertainty            0.185     2.275    
    SLICE_X207Y234       FDRE (Hold_fdre_C_D)         0.033     2.308    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.100ns (14.152%)  route 0.607ns (85.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.692     1.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X193Y232       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y232       FDRE (Prop_fdre_C_Q)         0.100     1.909 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.607     2.516    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.904     2.155    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X207Y234       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.065     2.090    
                         clock uncertainty            0.185     2.275    
    SLICE_X207Y234       FDRE (Hold_fdre_C_D)         0.040     2.315    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.875ns (40.065%)  route 1.309ns (59.935%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 7.797 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.789     4.956 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           1.128     6.083    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X193Y234       LUT6 (Prop_lut6_I3_O)        0.043     6.126 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.181     6.308    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X193Y235       LUT6 (Prop_lut6_I0_O)        0.043     6.351 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     6.351    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X193Y235       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.342     7.797    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X193Y235       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.105     7.902    
                         clock uncertainty           -0.191     7.711    
    SLICE_X193Y235       FDRE (Setup_fdre_C_D)        0.034     7.745    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  1.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.336ns (30.770%)  route 0.756ns (69.230%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.692     1.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     2.089 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.666     2.754    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X193Y234       LUT6 (Prop_lut6_I3_O)        0.028     2.782 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.090     2.873    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X193Y235       LUT6 (Prop_lut6_I0_O)        0.028     2.901 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     2.901    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X193Y235       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.898     2.149    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X193Y235       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.065     2.084    
                         clock uncertainty            0.191     2.275    
    SLICE_X193Y235       FDRE (Hold_fdre_C_D)         0.061     2.336    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.875ns (40.065%)  route 1.309ns (59.935%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 7.797 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.484     4.167    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.789     4.956 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           1.128     6.083    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X193Y234       LUT6 (Prop_lut6_I3_O)        0.043     6.126 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.181     6.308    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X193Y235       LUT6 (Prop_lut6_I0_O)        0.043     6.351 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     6.351    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X193Y235       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.342     7.797    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X193Y235       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.105     7.902    
                         clock uncertainty           -0.185     7.717    
    SLICE_X193Y235       FDRE (Setup_fdre_C_D)        0.034     7.751    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                          7.751    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  1.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.336ns (30.770%)  route 0.756ns (69.230%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.692     1.809    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     2.089 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.666     2.754    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X193Y234       LUT6 (Prop_lut6_I3_O)        0.028     2.782 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.090     2.873    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X193Y235       LUT6 (Prop_lut6_I0_O)        0.028     2.901 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     2.901    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X193Y235       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.898     2.149    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X193Y235       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.065     2.084    
                         clock uncertainty            0.185     2.269    
    SLICE_X193Y235       FDRE (Hold_fdre_C_D)         0.061     2.330    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.571    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.371ns (15.436%)  route 2.033ns (84.564%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.730ns = ( 7.730 - 4.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.493     4.176    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/pipe_rxusrclk_in
    SLICE_X214Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y237       FDRE (Prop_fdre_C_Q)         0.204     4.380 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.549     4.929    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i_n_338
    SLICE_X214Y241       LUT4 (Prop_lut4_I0_O)        0.124     5.053 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.737     5.790    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy_reg[1]_1
    SLICE_X212Y258       LUT5 (Prop_lut5_I4_O)        0.043     5.833 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.747     6.580    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i_n_341
    SLICE_X188Y258       FDPE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.275     7.730    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X188Y258       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.105     7.835    
                         clock uncertainty           -0.191     7.644    
    SLICE_X188Y258       FDPE (Recov_fdpe_C_PRE)     -0.187     7.457    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.371ns (15.436%)  route 2.033ns (84.564%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.730ns = ( 7.730 - 4.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.493     4.176    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/pipe_rxusrclk_in
    SLICE_X214Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y237       FDRE (Prop_fdre_C_Q)         0.204     4.380 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.549     4.929    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i_n_338
    SLICE_X214Y241       LUT4 (Prop_lut4_I0_O)        0.124     5.053 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.737     5.790    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy_reg[1]_1
    SLICE_X212Y258       LUT5 (Prop_lut5_I4_O)        0.043     5.833 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.747     6.580    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i_n_341
    SLICE_X188Y258       FDPE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.275     7.730    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X188Y258       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.105     7.835    
                         clock uncertainty           -0.191     7.644    
    SLICE_X188Y258       FDPE (Recov_fdpe_C_PRE)     -0.187     7.457    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  0.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.173ns (20.980%)  route 0.652ns (79.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.688     1.805    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y261       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y261       FDRE (Prop_fdre_C_Q)         0.107     1.912 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.183     2.095    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy_reg[1]_0
    SLICE_X212Y258       LUT5 (Prop_lut5_I3_O)        0.066     2.161 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.469     2.630    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i_n_341
    SLICE_X188Y258       FDPE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.861     2.112    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X188Y258       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.065     2.047    
                         clock uncertainty            0.191     2.238    
    SLICE_X188Y258       FDPE (Remov_fdpe_C_PRE)     -0.052     2.186    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.173ns (20.980%)  route 0.652ns (79.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.688     1.805    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y261       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y261       FDRE (Prop_fdre_C_Q)         0.107     1.912 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.183     2.095    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy_reg[1]_0
    SLICE_X212Y258       LUT5 (Prop_lut5_I3_O)        0.066     2.161 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.469     2.630    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i_n_341
    SLICE_X188Y258       FDPE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.861     2.112    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X188Y258       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.065     2.047    
                         clock uncertainty            0.191     2.238    
    SLICE_X188Y258       FDPE (Remov_fdpe_C_PRE)     -0.052     2.186    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.443    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.371ns (15.436%)  route 2.033ns (84.564%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.730ns = ( 7.730 - 4.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.493     4.176    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/pipe_rxusrclk_in
    SLICE_X214Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y237       FDRE (Prop_fdre_C_Q)         0.204     4.380 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.549     4.929    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i_n_338
    SLICE_X214Y241       LUT4 (Prop_lut4_I0_O)        0.124     5.053 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.737     5.790    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy_reg[1]_1
    SLICE_X212Y258       LUT5 (Prop_lut5_I4_O)        0.043     5.833 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.747     6.580    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i_n_341
    SLICE_X188Y258       FDPE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.275     7.730    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X188Y258       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.105     7.835    
                         clock uncertainty           -0.185     7.650    
    SLICE_X188Y258       FDPE (Recov_fdpe_C_PRE)     -0.187     7.463    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.371ns (15.436%)  route 2.033ns (84.564%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.730ns = ( 7.730 - 4.000 ) 
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        1.493     4.176    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/pipe_rxusrclk_in
    SLICE_X214Y237       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y237       FDRE (Prop_fdre_C_Q)         0.204     4.380 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.549     4.929    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i_n_338
    SLICE_X214Y241       LUT4 (Prop_lut4_I0_O)        0.124     5.053 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/phy_rdy_int/i_/O
                         net (fo=1, routed)           0.737     5.790    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy_reg[1]_1
    SLICE_X212Y258       LUT5 (Prop_lut5_I4_O)        0.043     5.833 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.747     6.580    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i_n_341
    SLICE_X188Y258       FDPE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.275     7.730    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X188Y258       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.105     7.835    
                         clock uncertainty           -0.185     7.650    
    SLICE_X188Y258       FDPE (Recov_fdpe_C_PRE)     -0.187     7.463    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  0.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.173ns (20.980%)  route 0.652ns (79.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.688     1.805    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y261       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y261       FDRE (Prop_fdre_C_Q)         0.107     1.912 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.183     2.095    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy_reg[1]_0
    SLICE_X212Y258       LUT5 (Prop_lut5_I3_O)        0.066     2.161 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.469     2.630    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i_n_341
    SLICE_X188Y258       FDPE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.861     2.112    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X188Y258       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.065     2.047    
                         clock uncertainty            0.185     2.232    
    SLICE_X188Y258       FDPE (Remov_fdpe_C_PRE)     -0.052     2.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.173ns (20.980%)  route 0.652ns (79.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2695, routed)        0.688     1.805    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y261       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y261       FDRE (Prop_fdre_C_Q)         0.107     1.912 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.183     2.095    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy_reg[1]_0
    SLICE_X212Y258       LUT5 (Prop_lut5_I3_O)        0.066     2.161 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.469     2.630    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i_n_341
    SLICE_X188Y258       FDPE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.861     2.112    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X188Y258       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.065     2.047    
                         clock uncertainty            0.185     2.232    
    SLICE_X188Y258       FDPE (Remov_fdpe_C_PRE)     -0.052     2.180    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.815ns (38.777%)  route 1.287ns (61.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 7.752 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.477     4.160    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_CFGHOTRESETOUT)
                                                      0.772     4.932 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGHOTRESETOUT
                         net (fo=1, routed)           0.786     5.718    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/cfg_hot_reset_out
    SLICE_X192Y253       LUT2 (Prop_lut2_I1_O)        0.043     5.761 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1/O
                         net (fo=2, routed)           0.501     6.261    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i_n_1548
    SLICE_X191Y248       FDPE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.297     7.752    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X191Y248       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_int_reg/C
                         clock pessimism              0.228     7.980    
                         clock uncertainty           -0.065     7.915    
    SLICE_X191Y248       FDPE (Recov_fdpe_C_PRE)     -0.178     7.737    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.815ns (43.485%)  route 1.059ns (56.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 7.802 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.477     4.160    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_CFGHOTRESETOUT)
                                                      0.772     4.932 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGHOTRESETOUT
                         net (fo=1, routed)           0.786     5.718    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/cfg_hot_reset_out
    SLICE_X192Y253       LUT2 (Prop_lut2_I1_O)        0.043     5.761 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1/O
                         net (fo=2, routed)           0.273     6.034    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i_n_1548
    SLICE_X192Y247       FDPE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.347     7.802    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X192Y247       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg/C
                         clock pessimism              0.228     8.030    
                         clock uncertainty           -0.065     7.965    
    SLICE_X192Y247       FDPE (Recov_fdpe_C_PRE)     -0.187     7.778    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset_reg
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.278ns (22.231%)  route 0.972ns (77.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 7.732 - 4.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.420     4.103    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X191Y256       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y256       FDRE (Prop_fdre_C_Q)         0.223     4.326 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.443     4.769    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X191Y258       LUT1 (Prop_lut1_I0_O)        0.055     4.824 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=2, routed)           0.530     5.353    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg_0
    SLICE_X191Y254       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.277     7.732    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/pipe_userclk2_in
    SLICE_X191Y254       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.347     8.079    
                         clock uncertainty           -0.065     8.014    
    SLICE_X191Y254       FDCE (Recov_fdce_C_CLR)     -0.306     7.708    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                          7.708    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.278ns (22.231%)  route 0.972ns (77.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 7.732 - 4.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.420     4.103    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X191Y256       FDRE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y256       FDRE (Prop_fdre_C_Q)         0.223     4.326 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.443     4.769    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X191Y258       LUT1 (Prop_lut1_I0_O)        0.055     4.824 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=2, routed)           0.530     5.353    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg_0
    SLICE_X191Y254       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.277     7.732    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/pipe_userclk2_in
    SLICE_X191Y254       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism              0.347     8.079    
                         clock uncertainty           -0.065     8.014    
    SLICE_X191Y254       FDCE (Recov_fdce_C_CLR)     -0.306     7.708    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                          7.708    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.223ns (35.702%)  route 0.402ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 7.732 - 4.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.420     4.103    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.223     4.326 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.402     4.728    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X188Y255       FDPE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.277     7.732    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X188Y255       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/C
                         clock pessimism              0.347     8.079    
                         clock uncertainty           -0.065     8.014    
    SLICE_X188Y255       FDPE (Recov_fdpe_C_PRE)     -0.187     7.827    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.223ns (35.702%)  route 0.402ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 7.732 - 4.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.420     4.103    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.223     4.326 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.402     4.728    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X188Y255       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.277     7.732    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X188Y255       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/C
                         clock pessimism              0.347     8.079    
                         clock uncertainty           -0.065     8.014    
    SLICE_X188Y255       FDCE (Recov_fdce_C_CLR)     -0.187     7.827    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.223ns (35.702%)  route 0.402ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 7.732 - 4.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.420     4.103    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.223     4.326 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.402     4.728    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X188Y255       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.277     7.732    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X188Y255       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/C
                         clock pessimism              0.347     8.079    
                         clock uncertainty           -0.065     8.014    
    SLICE_X188Y255       FDCE (Recov_fdce_C_CLR)     -0.154     7.860    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.223ns (35.702%)  route 0.402ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 7.732 - 4.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.420     4.103    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.223     4.326 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.402     4.728    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X188Y255       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.277     7.732    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X188Y255       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/C
                         clock pessimism              0.347     8.079    
                         clock uncertainty           -0.065     8.014    
    SLICE_X188Y255       FDCE (Recov_fdce_C_CLR)     -0.154     7.860    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.223ns (35.702%)  route 0.402ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 7.732 - 4.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.420     4.103    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.223     4.326 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.402     4.728    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X188Y255       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.277     7.732    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X188Y255       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/C
                         clock pessimism              0.347     8.079    
                         clock uncertainty           -0.065     8.014    
    SLICE_X188Y255       FDCE (Recov_fdce_C_CLR)     -0.154     7.860    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.223ns (49.975%)  route 0.223ns (50.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.731ns = ( 7.731 - 4.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.420     4.103    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.223     4.326 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.223     4.549    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X189Y256       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         1.276     7.731    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y256       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]/C
                         clock pessimism              0.347     8.078    
                         clock uncertainty           -0.065     8.013    
    SLICE_X189Y256       FDCE (Recov_fdce_C_CLR)     -0.212     7.801    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                  3.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.118ns (56.189%)  route 0.092ns (43.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.652     1.769    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X188Y258       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y258       FDPE (Prop_fdpe_C_Q)         0.118     1.887 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/Q
                         net (fo=2, routed)           0.092     1.979    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]_0[0]
    SLICE_X188Y257       FDPE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.861     2.112    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X188Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.329     1.783    
    SLICE_X188Y257       FDPE (Remov_fdpe_C_PRE)     -0.052     1.731    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.118ns (56.189%)  route 0.092ns (43.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.652     1.769    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X188Y258       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y258       FDPE (Prop_fdpe_C_Q)         0.118     1.887 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/reg_phy_rdy_reg[1]/Q
                         net (fo=2, routed)           0.092     1.979    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]_0[0]
    SLICE_X188Y257       FDPE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.861     2.112    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X188Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.329     1.783    
    SLICE_X188Y257       FDPE (Remov_fdpe_C_PRE)     -0.052     1.731    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.727%)  route 0.105ns (51.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.652     1.769    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.100     1.869 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.105     1.974    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X189Y256       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.862     2.113    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y256       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]/C
                         clock pessimism             -0.329     1.784    
    SLICE_X189Y256       FDCE (Remov_fdce_C_CLR)     -0.069     1.715    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.727%)  route 0.105ns (51.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.652     1.769    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.100     1.869 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.105     1.974    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X189Y256       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.862     2.113    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y256       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/C
                         clock pessimism             -0.329     1.784    
    SLICE_X189Y256       FDCE (Remov_fdce_C_CLR)     -0.069     1.715    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.727%)  route 0.105ns (51.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.652     1.769    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.100     1.869 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.105     1.974    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X189Y256       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.862     2.113    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y256       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/C
                         clock pessimism             -0.329     1.784    
    SLICE_X189Y256       FDCE (Remov_fdce_C_CLR)     -0.069     1.715    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.727%)  route 0.105ns (51.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.652     1.769    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.100     1.869 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.105     1.974    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X189Y256       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.862     2.113    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y256       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/C
                         clock pessimism             -0.329     1.784    
    SLICE_X189Y256       FDCE (Remov_fdce_C_CLR)     -0.069     1.715    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.714%)  route 0.197ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.652     1.769    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.100     1.869 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.197     2.066    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X188Y255       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.862     2.113    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X188Y255       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/C
                         clock pessimism             -0.329     1.784    
    SLICE_X188Y255       FDCE (Remov_fdce_C_CLR)     -0.050     1.734    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.714%)  route 0.197ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.652     1.769    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.100     1.869 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.197     2.066    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X188Y255       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.862     2.113    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X188Y255       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/C
                         clock pessimism             -0.329     1.784    
    SLICE_X188Y255       FDCE (Remov_fdce_C_CLR)     -0.050     1.734    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.714%)  route 0.197ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.652     1.769    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.100     1.869 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.197     2.066    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X188Y255       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.862     2.113    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X188Y255       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/C
                         clock pessimism             -0.329     1.784    
    SLICE_X188Y255       FDCE (Remov_fdce_C_CLR)     -0.050     1.734    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.714%)  route 0.197ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.652     1.769    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X189Y257       FDPE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y257       FDPE (Prop_fdpe_C_Q)         0.100     1.869 f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.197     2.066    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X188Y255       FDCE                                         f  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=809, routed)         0.862     2.113    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X188Y255       FDCE                                         r  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/C
                         clock pessimism             -0.329     1.784    
    SLICE_X188Y255       FDCE (Remov_fdce_C_CLR)     -0.050     1.734    vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.332    





