I 000047 55 598           1755991930807 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1755991930808 2025.08.23 20:32:10)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 97909d9899c0978097c7d4cdc39094919e91c39097)
	(_ent
		(_time 1755991930805)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 598           1755991942203 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1755991942204 2025.08.23 20:32:22)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 16121311194116011646554c421115101f10421116)
	(_ent
		(_time 1755991930804)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 976           1755992472006 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1755992472007 2025.08.23 20:41:12)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 9b98ca94c0cc9b8c9a99d8c1cf9c989d929dcf9c9b)
	(_ent
		(_time 1755992472003)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 976           1755992483803 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1755992483804 2025.08.23 20:41:23)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b0b0bae4b9e7b0a7b1b2f3eae4b7b3b6b9b6e4b7b0)
	(_ent
		(_time 1755992472002)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 976           1755992500274 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1755992500275 2025.08.23 20:41:40)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 05505703095205120407465f510206030c03510205)
	(_ent
		(_time 1755992472002)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 610           1755992940911 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1755992940912 2025.08.23 20:49:00)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 45454547491245524515061f114246434c43114245)
	(_ent
		(_time 1755992940909)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1755992947959 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1755992947960 2025.08.23 20:49:07)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code ccc39a99969bccdbcdce8f9698cbcfcac5ca98cbcc)
	(_ent
		(_time 1755992947957)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 610           1755992994431 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1755992994432 2025.08.23 20:49:54)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 51525652590651465101120b055652575857055651)
	(_ent
		(_time 1755992994429)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 610           1755993000550 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1755993000551 2025.08.23 20:50:00)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 3e3c6e3b62693e293e6e7d646a393d3837386a393e)
	(_ent
		(_time 1755992994428)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1755993036709 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1755993036710 2025.08.23 20:50:36)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 7a28707b222d7a6d7b7839202e7d797c737c2e7d7a)
	(_ent
		(_time 1755993036707)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 610           1755993043733 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1755993043734 2025.08.23 20:50:43)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code f1f6f6a1f9a6f1e6f1a1b2aba5f6f2f7f8f7a5f6f1)
	(_ent
		(_time 1755993043731)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1755993049992 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1755993049993 2025.08.23 20:50:49)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 5b5d0c58000c5b4c5a5918010f5c585d525d0f5c5b)
	(_ent
		(_time 1755993049990)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 610           1755993052723 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1755993052724 2025.08.23 20:50:52)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 0a0f010c525d0a1d0a5a49505e0d090c030c5e0d0a)
	(_ent
		(_time 1755993052721)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1755993052743 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1755993052744 2025.08.23 20:50:52)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 191c121e194e190e181b5a434d1e1a1f101f4d1e19)
	(_ent
		(_time 1755993052741)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1755993061361 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1755993061362 2025.08.23 20:51:01)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code cac9c09f929dcaddcbc889909ecdc9ccc3cc9ecdca)
	(_ent
		(_time 1755993052740)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1755993193943 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1755993193944 2025.08.23 20:53:13)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code acaff9fbf6fbacbbadaeeff6f8abafaaa5aaf8abac)
	(_ent
		(_time 1755993052740)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757602251445 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757602251446 2025.09.11 11:50:51)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 70232671762722667577662a277674767676767674)
	(_ent
		(_time 1757602251433)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000053 55 1448          1757602275919 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757602275920 2025.09.11 11:51:15)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 04065202065356120103125e530200020202020200)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1216          1757602275925 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757602275926 2025.09.11 11:51:15)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 04075202055253130154425e510202020203000201)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 610           1757602395338 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757602395339 2025.09.11 11:53:15)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 8284d58c89d5829582d2c1d8d68581848b84d68582)
	(_ent
		(_time 1757602395336)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757602395376 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757602395377 2025.09.11 11:53:15)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code a2a4f5f5a9f5a2b5a3a0e1f8f6a5a1a4aba4f6a5a2)
	(_ent
		(_time 1757602395374)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757602395403 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757602395404 2025.09.11 11:53:15)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code c1c69194c69693d7c4c6d79b96c7c5c7c7c7c7c7c5)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1216          1757602395409 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757602395410 2025.09.11 11:53:15)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code c1c79194c59796d6c491879b94c7c7c7c7c6c5c7c4)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 610           1757612893563 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757612893564 2025.09.11 14:48:13)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 2d2e7b29707a2d3a2d7d6e77792a2e2b242b792a2d)
	(_ent
		(_time 1757612893561)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757612893582 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757612893583 2025.09.11 14:48:13)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 3d3e6b38606a3d2a3c3f7e67693a3e3b343b693a3d)
	(_ent
		(_time 1757612893580)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757612893592 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757612893593 2025.09.11 14:48:13)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 4c4e1d4e191b1e5a494b5a161b4a484a4a4a4a4a48)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000053 55 1448          1757612917590 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757612917591 2025.09.11 14:48:37)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 0c5b5b0a595b5e1a090b1a565b0a080a0a0a0a0a08)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000053 55 1448          1757612959410 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757612959411 2025.09.11 14:49:19)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 61633361663633776466773b366765676767676765)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1433          1757612959416 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757612959417 2025.09.11 14:49:19)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 70732271752627677771362a257676767677747675)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 48(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 610           1757612969717 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757612969718 2025.09.11 14:49:29)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code a9a9adfea9fea9bea9f9eaf3fdaeaaafa0affdaea9)
	(_ent
		(_time 1757612969715)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757612969737 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757612969738 2025.09.11 14:49:29)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code b9b9bdedb9eeb9aeb8bbfae3edbebabfb0bfedbeb9)
	(_ent
		(_time 1757612969735)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757612969745 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757612969746 2025.09.11 14:49:29)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code c9c8ca9cc69e9bdfcccedf939ecfcdcfcfcfcfcfcd)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1433          1757612969751 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757612969752 2025.09.11 14:49:29)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code c9c9ca9cc59f9edecec98f939ccfcfcfcfcecdcfcc)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 48(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 610           1757612987952 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757612987953 2025.09.11 14:49:47)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code e4b1b2b7e9b3e4f3e4b4a7beb0e3e7e2ede2b0e3e4)
	(_ent
		(_time 1757612987950)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757612987973 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757612987974 2025.09.11 14:49:47)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code f3a6a5a3f9a4f3e4f2f1b0a9a7f4f0f5faf5a7f4f3)
	(_ent
		(_time 1757612987971)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757612987983 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757612987984 2025.09.11 14:49:47)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 035751050654511506041559540507050505050507)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1433          1757612987989 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757612987990 2025.09.11 14:49:47)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 035651050555541404034559560505050504070506)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 48(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000053 55 1448          1757613009621 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757613009622 2025.09.11 14:50:09)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 8c8b8b82d9dbde9a898b9ad6db8a888a8a8a8a8a88)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1433          1757613009627 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757613009628 2025.09.11 14:50:09)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 8c8a8b82dadadb9b8b8ccad6d98a8a8a8a8b888a89)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 48(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000053 55 1448          1757613158248 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757613158249 2025.09.11 14:52:38)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 1d1e111a4f4a4f0b181a0b474a1b191b1b1b1b1b19)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757613158254 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757613158255 2025.09.11 14:52:38)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 1d1f111a4c4b4a0a1a105b47481b1b1b1b1a191b18)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757613796036 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757613796037 2025.09.11 15:03:16)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 727472737925726572223128267571747b74267572)
	(_ent
		(_time 1757613796034)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757613796058 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757613796059 2025.09.11 15:03:16)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 9197919e99c691869093d2cbc59692979897c59691)
	(_ent
		(_time 1757613796056)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757613796068 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757613796069 2025.09.11 15:03:16)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 9196969e96c6c387949687cbc69795979797979795)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757613796074 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757613796075 2025.09.11 15:03:16)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code a1a7a6f6a5f7f6b6a6ace7fbf4a7a7a7a7a6a5a7a4)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757613874461 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757613874462 2025.09.11 15:04:34)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code d7d4d185d980d7c0d787948d83d0d4d1ded183d0d7)
	(_ent
		(_time 1757613874459)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757613874480 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757613874481 2025.09.11 15:04:34)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code e7e4e1b4e9b0e7f0e6e5a4bdb3e0e4e1eee1b3e0e7)
	(_ent
		(_time 1757613874478)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757613874490 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757613874491 2025.09.11 15:04:34)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code e7e5e6b4e6b0b5f1e2e0f1bdb0e1e3e1e1e1e1e1e3)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757613874496 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757613874497 2025.09.11 15:04:34)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code e7e4e6b4e5b1b0f0e0eaa1bdb2e1e1e1e1e0e3e1e2)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4626322717216342016)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757613878207 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757613878208 2025.09.11 15:04:38)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 6e6c696e32396e796e3e2d343a696d6867683a696e)
	(_ent
		(_time 1757613878205)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757613878225 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757613878226 2025.09.11 15:04:38)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 7d7f7a7c202a7d6a7c7f3e27297a7e7b747b297a7d)
	(_ent
		(_time 1757613878223)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757613878233 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757613878234 2025.09.11 15:04:38)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 8d8e8d83dfdadf9b888a9bd7da8b898b8b8b8b8b89)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757613878239 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757613878240 2025.09.11 15:04:38)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 8d8f8d83dcdbda9a8a80cbd7d88b8b8b8b8a898b88)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4626322717216342016)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757614064684 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757614064685 2025.09.11 15:07:44)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code e2e7b2b1e9b5e2f5e2b2a1b8b6e5e1e4ebe4b6e5e2)
	(_ent
		(_time 1757614064682)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757614064704 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757614064705 2025.09.11 15:07:44)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code f2f7a2a2f9a5f2e5f3f0b1a8a6f5f1f4fbf4a6f5f2)
	(_ent
		(_time 1757614064702)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757614064720 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757614064721 2025.09.11 15:07:44)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 01055107065653170406175b560705070707070705)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757614064726 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757614064727 2025.09.11 15:07:44)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 0104510705575616060c475b540707070706050704)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4624633867356078080)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757614071615 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757614071616 2025.09.11 15:07:51)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code ecefe8bfb6bbecfbecbcafb6b8ebefeae5eab8ebec)
	(_ent
		(_time 1757614071613)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757614071634 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757614071635 2025.09.11 15:07:51)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 0b08000d505c0b1c0a0948515f0c080d020d5f0c0b)
	(_ent
		(_time 1757614071632)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757614071643 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757614071644 2025.09.11 15:07:51)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 0b09070d5f5c591d0e0c1d515c0d0f0d0d0d0d0d0f)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757614071649 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757614071650 2025.09.11 15:07:51)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 0b08070d5c5d5c1c0c064d515e0d0d0d0d0c0f0d0e)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4624633867356078080)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757614138218 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757614138219 2025.09.11 15:08:58)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 1d1e4d1a404a1d0a1d4d5e47491a1e1b141b491a1d)
	(_ent
		(_time 1757614138216)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757614138239 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757614138240 2025.09.11 15:08:58)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 2d2e7d29707a2d3a2c2f6e77792a2e2b242b792a2d)
	(_ent
		(_time 1757614138237)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757614138249 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757614138250 2025.09.11 15:08:58)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 3d3f6a386f6a6f2b383a2b676a3b393b3b3b3b3b39)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757614138255 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757614138256 2025.09.11 15:08:58)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 3d3e6a386c6b6a2a3a307b67683b3b3b3b3a393b38)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757614148240 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757614148241 2025.09.11 15:09:08)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 3d3d3d38606a3d2a3d6d7e67693a3e3b343b693a3d)
	(_ent
		(_time 1757614148238)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757614148258 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757614148259 2025.09.11 15:09:08)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 4d4d4d4f101a4d5a4c4f0e17194a4e4b444b194a4d)
	(_ent
		(_time 1757614148256)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757614148267 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757614148268 2025.09.11 15:09:08)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 5c5d5b5f090b0e4a595b4a060b5a585a5a5a5a5a58)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757614148273 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757614148274 2025.09.11 15:09:08)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 5c5c5b5f0a0a0b4b5b511a06095a5a5a5a5b585a59)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757614264513 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757614264514 2025.09.11 15:11:04)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 76727c77792176617626352c227175707f70227176)
	(_ent
		(_time 1757614264511)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757614264534 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757614264535 2025.09.11 15:11:04)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 86828c8889d186918784c5dcd28185808f80d28186)
	(_ent
		(_time 1757614264532)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757614264543 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757614264544 2025.09.11 15:11:04)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 9590989a96c2c783909283cfc29391939393939391)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757614264549 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757614264550 2025.09.11 15:11:04)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 9591989a95c3c2829298d3cfc09393939392919390)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4623507967449235456)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757614822715 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757614822716 2025.09.11 15:20:22)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code f1a4a6a1f9a6f1e6f1a1b2aba5f6f2f7f8f7a5f6f1)
	(_ent
		(_time 1757614822713)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757614822736 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757614822737 2025.09.11 15:20:22)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 01545707095601160003425b550602070807550601)
	(_ent
		(_time 1757614822734)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757614822747 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757614822748 2025.09.11 15:20:22)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 11454016164643071416074b461715171717171715)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757614822753 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757614822754 2025.09.11 15:20:22)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 1144401615474606161c574b441717171716151714)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4626322717216342016)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757614867312 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757614867313 2025.09.11 15:21:07)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 232273272974233423736079772420252a25772423)
	(_ent
		(_time 1757614867310)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757614867332 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757614867333 2025.09.11 15:21:07)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 333263363964332432317069673430353a35673433)
	(_ent
		(_time 1757614867330)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757614867353 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757614867354 2025.09.11 15:21:07)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 525205515605004457554408055456545454545456)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757614867359 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757614867360 2025.09.11 15:21:07)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 5253055155040545555f1408075454545455565457)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4625759767262920704)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757614898519 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757614898520 2025.09.11 15:21:38)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 06540300095106110656455c520105000f00520106)
	(_ent
		(_time 1757614898517)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757614898538 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757614898539 2025.09.11 15:21:38)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 16441311194116011714554c421115101f10421116)
	(_ent
		(_time 1757614898536)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757614898547 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757614898548 2025.09.11 15:21:38)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 25762721267277332022337f722321232323232321)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757614898553 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757614898554 2025.09.11 15:21:38)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 25772721257372322228637f702323232322212320)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4624633867356078080)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757615116412 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757615116413 2025.09.11 15:25:16)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 292d232d297e293e29796a737d2e2a2f202f7d2e29)
	(_ent
		(_time 1757615116410)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757615116435 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757615116436 2025.09.11 15:25:16)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 484c424a491f485f494a0b121c4f4b4e414e1c4f48)
	(_ent
		(_time 1757615116433)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757615116446 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757615116447 2025.09.11 15:25:16)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 585d555b560f0a4e5d5f4e020f5e5c5e5e5e5e5e5c)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757615116452 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757615116453 2025.09.11 15:25:16)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 585c555b550e0f4f5f551e020d5e5e5e5e5f5c5e5d)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4624633867356078080)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757615933173 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757615933174 2025.09.11 15:38:53)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code a6f0f3f1a9f1a6b1a6f6e5fcf2a1a5a0afa0f2a1a6)
	(_ent
		(_time 1757615933171)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757615933212 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757615933213 2025.09.11 15:38:53)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code c6909393c991c6d1c7c4859c92c1c5c0cfc092c1c6)
	(_ent
		(_time 1757615933210)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757615933223 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757615933224 2025.09.11 15:38:53)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code d5828787d68287c3d0d2c38f82d3d1d3d3d3d3d3d1)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757615933229 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757615933230 2025.09.11 15:38:53)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code e5b3b7b6e5b3b2f2e2e8a3bfb0e3e3e3e3e2e1e3e0)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4624070917402656768)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757615975135 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757615975136 2025.09.11 15:39:35)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 9795979899c0978097c7d4cdc39094919e91c39097)
	(_ent
		(_time 1757615975133)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757615975158 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757615975159 2025.09.11 15:39:35)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code a7a5a7f0a9f0a7b0a6a5e4fdf3a0a4a1aea1f3a0a7)
	(_ent
		(_time 1757615975156)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757615975169 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757615975170 2025.09.11 15:39:35)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code b6b5b1e2b6e1e4a0b3b1a0ece1b0b2b0b0b0b0b0b2)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757615975175 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757615975176 2025.09.11 15:39:35)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code b6b4b1e2b5e0e1a1b1bbf0ece3b0b0b0b0b1b2b0b3)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4624070917402656768)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757616063678 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757616063679 2025.09.11 15:41:03)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 6a3c3d6a323d6a7d6a3a29303e6d696c636c3e6d6a)
	(_ent
		(_time 1757616063676)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757616063704 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757616063705 2025.09.11 15:41:03)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 8adcdd84d2dd8a9d8b88c9d0de8d898c838cde8d8a)
	(_ent
		(_time 1757616063702)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757616063715 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757616063716 2025.09.11 15:41:03)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 99cec99696cecb8f9c9e8fc3ce9f9d9f9f9f9f9f9d)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757616063721 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757616063722 2025.09.11 15:41:03)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 99cfc99695cfce8e9e94dfc3cc9f9f9f9f9e9d9f9c)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4623507967449235456)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757616102032 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757616102033 2025.09.11 15:41:42)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 424142404915425542120118164541444b44164542)
	(_ent
		(_time 1757616102030)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757616102059 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757616102060 2025.09.11 15:41:42)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 61626161693661766063223b356662676867356661)
	(_ent
		(_time 1757616102057)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757616102072 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757616102073 2025.09.11 15:41:42)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 71737670762623677476672b267775777777777775)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757616102078 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757616102079 2025.09.11 15:41:42)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 7172767075272666767c372b247777777776757774)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757616154866 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757616154867 2025.09.11 15:42:34)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 9e989c91c2c99e899eceddc4ca999d989798ca999e)
	(_ent
		(_time 1757616154864)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757616154894 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757616154895 2025.09.11 15:42:34)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code bdbbbfe9e0eabdaabcbffee7e9babebbb4bbe9babd)
	(_ent
		(_time 1757616154892)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757616154905 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757616154906 2025.09.11 15:42:34)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code cdcac8989f9a9fdbc8cadb979acbc9cbcbcbcbcbc9)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757616154911 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757616154912 2025.09.11 15:42:34)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code cdcbc8989c9b9adacac08b9798cbcbcbcbcac9cbc8)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622382067542392832)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757616191523 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757616191524 2025.09.11 15:43:11)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code ce98cd9b9299ced9ce9e8d949ac9cdc8c7c89ac9ce)
	(_ent
		(_time 1757616191521)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757616191550 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757616191551 2025.09.11 15:43:11)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code edbbeebeb0baedfaecefaeb7b9eaeeebe4ebb9eaed)
	(_ent
		(_time 1757616191548)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757616191562 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757616191563 2025.09.11 15:43:11)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code fdaaf9adafaaafebf8faeba7aafbf9fbfbfbfbfbf9)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757616191568 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757616191569 2025.09.11 15:43:11)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code fdabf9adacabaaeafaf0bba7a8fbfbfbfbfaf9fbf8)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757616384679 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757616384680 2025.09.11 15:46:24)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 525c52515905524552021108065551545b54065552)
	(_ent
		(_time 1757616384677)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757616384702 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757616384703 2025.09.11 15:46:24)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 727c72737925726573703128267571747b74267572)
	(_ent
		(_time 1757616384700)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757616384714 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757616384715 2025.09.11 15:46:24)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 818e868f86d6d397848697dbd68785878787878785)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757616384720 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757616384721 2025.09.11 15:46:24)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 818f868f85d7d696868cc7dbd48787878786858784)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757616390703 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757616390704 2025.09.11 15:46:30)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code e2b4b0b1e9b5e2f5e2b2a1b8b6e5e1e4ebe4b6e5e2)
	(_ent
		(_time 1757616390701)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757616390725 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757616390726 2025.09.11 15:46:30)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code f1a7a3a1f9a6f1e6f0f3b2aba5f6f2f7f8f7a5f6f1)
	(_ent
		(_time 1757616390723)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757616390735 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757616390736 2025.09.11 15:46:30)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 01565707065653170406175b560705070707070705)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757616390741 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757616390742 2025.09.11 15:46:30)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 0157570705575616060c475b540707070706050704)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757616539260 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757616539261 2025.09.11 15:48:59)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 34666131396334233464776e603337323d32603334)
	(_ent
		(_time 1757616539258)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757616539284 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757616539285 2025.09.11 15:48:59)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 44161146491344534546071e104347424d42104344)
	(_ent
		(_time 1757616539282)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757616539296 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757616539297 2025.09.11 15:48:59)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 530001505604014556544509045557555555555557)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757616539302 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757616539303 2025.09.11 15:48:59)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 5301015055050444545f1509065555555554575556)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757616622463 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757616622464 2025.09.11 15:50:22)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 37333032396037203767746d633034313e31633037)
	(_ent
		(_time 1757616622461)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757616622486 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757616622487 2025.09.11 15:50:22)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 47434045491047504645041d134044414e41134047)
	(_ent
		(_time 1757616622484)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757616622497 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757616622498 2025.09.11 15:50:22)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 57525754560005415250410d005153515151515153)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757616622503 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757616622504 2025.09.11 15:50:22)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 5753575455010040505b110d025151515150535152)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757616655245 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757616655246 2025.09.11 15:50:55)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 45104247491245524515061f114246434c43114245)
	(_ent
		(_time 1757616655243)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757616655267 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757616655268 2025.09.11 15:50:55)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 54015357590354435556170e005357525d52005354)
	(_ent
		(_time 1757616655265)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757616655279 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757616655280 2025.09.11 15:50:55)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 64306464663336726163723e336260626262626260)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757616655285 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757616655286 2025.09.11 15:50:55)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 64316464653233736368223e316262626263606261)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757616896787 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757616896788 2025.09.11 15:54:56)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code c0c1c095c997c0d7c090839a94c7c3c6c9c694c7c0)
	(_ent
		(_time 1757616896785)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757616896810 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757616896811 2025.09.11 15:54:56)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code dfdedf8d8088dfc8dedd9c858bd8dcd9d6d98bd8df)
	(_ent
		(_time 1757616896808)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757616896821 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757616896822 2025.09.11 15:54:56)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code efefe8bcbfb8bdf9eae8f9b5b8e9ebe9e9e9e9e9eb)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757616896827 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757616896828 2025.09.11 15:54:56)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code efeee8bcbcb9b8f8e8e3a9b5bae9e9e9e9e8ebe9ea)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757617216526 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757617216527 2025.09.11 16:00:16)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code c6c5c193c991c6d1c696859c92c1c5c0cfc092c1c6)
	(_ent
		(_time 1757617216524)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757617216550 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617216551 2025.09.11 16:00:16)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code d5d6d287d982d5c2d4d7968f81d2d6d3dcd381d2d5)
	(_ent
		(_time 1757617216548)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757617216561 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757617216562 2025.09.11 16:00:16)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code e5e7e5b6e6b2b7f3e0e2f3bfb2e3e1e3e3e3e3e3e1)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757617216567 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757617216568 2025.09.11 16:00:16)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code e5e6e5b6e5b3b2f2e2e9a3bfb0e3e3e3e3e2e1e3e0)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757617254965 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757617254966 2025.09.11 16:00:54)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code ebb8b9b8b0bcebfcebbba8b1bfece8ede2edbfeceb)
	(_ent
		(_time 1757617254963)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757617254992 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617254993 2025.09.11 16:00:54)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code fba8a9aba0acfbecfaf9b8a1affcf8fdf2fdaffcfb)
	(_ent
		(_time 1757617254990)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757617255004 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757617255005 2025.09.11 16:00:55)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 0b595d0d5f5c591d0e0c1d515c0d0f0d0d0d0d0d0f)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757617255010 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757617255011 2025.09.11 16:00:55)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 0b585d0d5c5d5c1c0c074d515e0d0d0d0d0c0f0d0e)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757617278437 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757617278438 2025.09.11 16:01:18)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 989c9d9799cf988f98c8dbc2cc9f9b9e919ecc9f98)
	(_ent
		(_time 1757617278435)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757617278459 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617278460 2025.09.11 16:01:18)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code a8acadffa9ffa8bfa9aaebf2fcafabaea1aefcafa8)
	(_ent
		(_time 1757617278457)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757617278470 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757617278471 2025.09.11 16:01:18)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code b7b2b5e3b6e0e5a1b2b0a1ede0b1b3b1b1b1b1b1b3)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757617278476 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757617278477 2025.09.11 16:01:18)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code b7b3b5e3b5e1e0a0b0bbf1ede2b1b1b1b1b0b3b1b2)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757617329290 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757617329291 2025.09.11 16:02:09)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 431214414914435443130019174440454a45174443)
	(_ent
		(_time 1757617329288)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757617329313 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617329314 2025.09.11 16:02:09)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 530204505904534452511009075450555a55075453)
	(_ent
		(_time 1757617329311)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757617329325 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757617329326 2025.09.11 16:02:09)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 633333636634317566647539346567656565656567)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757617329331 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757617329332 2025.09.11 16:02:09)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 6332336365353474646f2539366565656564676566)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757617436445 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757617436446 2025.09.11 16:03:56)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code c8c69d9dc99fc8dfc8988b929ccfcbcec1ce9ccfc8)
	(_ent
		(_time 1757617436443)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757617436464 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617436465 2025.09.11 16:03:56)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code e7e9b2b4e9b0e7f0e6e5a4bdb3e0e4e1eee1b3e0e7)
	(_ent
		(_time 1757617436462)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757617436473 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757617436474 2025.09.11 16:03:56)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code e7e8b5b4e6b0b5f1e2e0f1bdb0e1e3e1e1e1e1e1e3)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757617436479 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757617436480 2025.09.11 16:03:56)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code e7e9b5b4e5b1b0f0e0eba1bdb2e1e1e1e1e0e3e1e2)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757617583314 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757617583315 2025.09.11 16:06:23)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 83d0d48d89d4839483d3c0d9d78480858a85d78483)
	(_ent
		(_time 1757617583312)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757617583333 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617583334 2025.09.11 16:06:23)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 93c0c49c99c493849291d0c9c79490959a95c79493)
	(_ent
		(_time 1757617583331)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757617583342 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757617583343 2025.09.11 16:06:23)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code a2f0f2f5a6f5f0b4a7a5b4f8f5a4a6a4a4a4a4a4a6)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757617583348 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757617583349 2025.09.11 16:06:23)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code a2f1f2f5a5f4f5b5a5aee4f8f7a4a4a4a4a5a6a4a7)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757617617760 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757617617761 2025.09.11 16:06:57)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 18191f1f194f180f18485b424c1f1b1e111e4c1f18)
	(_ent
		(_time 1757617617758)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757617617782 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617617783 2025.09.11 16:06:57)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 28292f2c297f283f292a6b727c2f2b2e212e7c2f28)
	(_ent
		(_time 1757617617780)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757617617792 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757617617793 2025.09.11 16:06:57)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 37373732366065213230216d603133313131313133)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757617617798 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757617617799 2025.09.11 16:06:57)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 3736373235616020303b716d623131313130333132)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757617969955 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757617969956 2025.09.11 16:12:49)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code d480d486d983d4c3d484978e80d3d7d2ddd280d3d4)
	(_ent
		(_time 1757617969953)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757617969974 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617969975 2025.09.11 16:12:49)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code e3b7e3b0e9b4e3f4e2e1a0b9b7e4e0e5eae5b7e4e3)
	(_ent
		(_time 1757617969972)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757617969983 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757617969984 2025.09.11 16:12:49)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code f3a6f4a3f6a4a1e5f6f4e5a9a4f5f7f5f5f5f5f5f7)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757617969989 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757617969990 2025.09.11 16:12:49)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code f3a7f4a3f5a5a4e4f4a4b5a9a6f5f5f5f5f4f7f5f6)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757618052699 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757618052700 2025.09.11 16:14:12)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 121516151945120512425148461511141b14461512)
	(_ent
		(_time 1757618052697)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757618052720 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757618052721 2025.09.11 16:14:12)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 21262525297621362023627b752622272827752621)
	(_ent
		(_time 1757618052718)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757618052729 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757618052730 2025.09.11 16:14:12)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 31373234366663273436276b663735373737373735)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757618052735 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757618052736 2025.09.11 16:14:12)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 31363234356766263666776b643737373736353734)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757618495070 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757618495071 2025.09.11 16:21:35)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 095d0d0f095e091e09594a535d0e0a0f000f5d0e09)
	(_ent
		(_time 1757618495068)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757618495090 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757618495091 2025.09.11 16:21:35)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 287c2c2c297f283f292a6b727c2f2b2e212e7c2f28)
	(_ent
		(_time 1757618495088)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757618495099 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757618495100 2025.09.11 16:21:35)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 287d2b2c267f7a3e2d2f3e727f2e2c2e2e2e2e2e2c)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757618495105 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757618495106 2025.09.11 16:21:35)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 386c3b3d356e6f2f3f357e626d3e3e3e3e3f3c3e3d)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757618544579 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757618544580 2025.09.11 16:22:24)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 757a7e74792275627525362f217276737c73217275)
	(_ent
		(_time 1757618544577)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757618544599 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757618544600 2025.09.11 16:22:24)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 848b8f8a89d384938586c7ded08387828d82d08384)
	(_ent
		(_time 1757618544597)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757618544609 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757618544610 2025.09.11 16:22:24)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 949a989b96c3c682919382cec39290929292929290)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 610           1757618559531 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757618559532 2025.09.11 16:22:39)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code de8adf8c8289dec9de8e9d848ad9ddd8d7d88ad9de)
	(_ent
		(_time 1757618559529)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757618559551 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757618559552 2025.09.11 16:22:39)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code edb9ecbeb0baedfaecefaeb7b9eaeeebe4ebb9eaed)
	(_ent
		(_time 1757618559549)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757618559561 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757618559562 2025.09.11 16:22:39)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code fda8fbadafaaafebf8faeba7aafbf9fbfbfbfbfbf9)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757618559567 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757618559568 2025.09.11 16:22:39)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code fda9fbadacabaaeafaf1bba7a8fbfbfbfbfaf9fbf8)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757618682115 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757618682116 2025.09.11 16:24:42)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code b0e6b2e4b9e7b0a7b0e0f3eae4b7b3b6b9b6e4b7b0)
	(_ent
		(_time 1757618682113)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757618682134 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757618682135 2025.09.11 16:24:42)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code cf99cd9a9098cfd8cecd8c959bc8ccc9c6c99bc8cf)
	(_ent
		(_time 1757618682132)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757618682144 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757618682145 2025.09.11 16:24:42)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code cf98ca9a9f989dd9cac8d99598c9cbc9c9c9c9c9cb)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757618682150 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757618682151 2025.09.11 16:24:42)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code cf99ca9a9c9998d8c8c389959ac9c9c9c9c8cbc9ca)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4620693217682128896)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757618719446 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757618719447 2025.09.11 16:25:19)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 9094909f99c7908790c0d3cac49793969996c49790)
	(_ent
		(_time 1757618719444)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757618719467 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757618719468 2025.09.11 16:25:19)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 9f9b9f90c0c89f889e9ddcc5cb989c999699cb989f)
	(_ent
		(_time 1757618719465)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757618719476 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757618719477 2025.09.11 16:25:19)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 9f9a9890cfc8cd899a9889c5c8999b99999999999b)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757618719482 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757618719483 2025.09.11 16:25:19)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code afaba8f8fcf9f8b8a8a3e9f5faa9a9a9a9a8aba9aa)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4618441417868443648)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757618741229 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757618741230 2025.09.11 16:25:41)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code a5aaaef2a9f2a5b2a5f5e6fff1a2a6a3aca3f1a2a5)
	(_ent
		(_time 1757618741227)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757618741248 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757618741249 2025.09.11 16:25:41)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code b5babee1b9e2b5a2b4b7f6efe1b2b6b3bcb3e1b2b5)
	(_ent
		(_time 1757618741246)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757618741257 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757618741258 2025.09.11 16:25:41)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code b5bbb9e1b6e2e7a3b0b2a3efe2b3b1b3b3b3b3b3b1)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757618741263 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757618741264 2025.09.11 16:25:41)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code c4cbc891c59293d3c3c8829e91c2c2c2c2c3c0c2c1)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4616189618054758400)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757618921957 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757618921958 2025.09.11 16:28:41)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 9497c69b99c3948394c4d7cec09397929d92c09394)
	(_ent
		(_time 1757618921955)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757618921976 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757618921977 2025.09.11 16:28:41)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code a3a0f1f4a9f4a3b4a2a1e0f9f7a4a0a5aaa5f7a4a3)
	(_ent
		(_time 1757618921974)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757618921986 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757618921987 2025.09.11 16:28:41)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code b3b1e6e7b6e4e1a5b6b4a5e9e4b5b7b5b5b5b5b5b7)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757618921992 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757618921993 2025.09.11 16:28:41)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code b3b0e6e7b5e5e4a4b4bff5e9e6b5b5b5b5b4b7b5b6)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4611686018427387904)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757618940141 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757618940142 2025.09.11 16:29:00)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 9f919d90c0c89f889fcfdcc5cb989c999699cb989f)
	(_ent
		(_time 1757618940139)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757618940161 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757618940162 2025.09.11 16:29:00)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code afa1adf8f0f8afb8aeadecf5fba8aca9a6a9fba8af)
	(_ent
		(_time 1757618940159)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757618940170 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757618940171 2025.09.11 16:29:00)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code beb1bbeaede9eca8bbb9a8e4e9b8bab8b8b8b8b8ba)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757618940176 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757618940177 2025.09.11 16:29:00)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code beb0bbeaeee8e9a9b9b2f8e4ebb8b8b8b8b9bab8bb)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757623900295 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757623900296 2025.09.11 17:51:40)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 3b39693e686d6b2d393f2364623d683d3a3c3f3d38)
	(_ent
		(_time 1757623900293)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757623900301 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757623900302 2025.09.11 17:51:40)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 3b383e3e6c6d6c2c3d3f7d61393d3a3c3f3d383d33)
	(_ent
		(_time 1757623900299)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757623909177 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757623909178 2025.09.11 17:51:49)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code e6e7e6b5e9b1e6f1e6b6a5bcb2e1e5e0efe0b2e1e6)
	(_ent
		(_time 1757623909175)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757623909201 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757623909202 2025.09.11 17:51:49)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 06070100095106110704455c520105000f00520106)
	(_ent
		(_time 1757623909199)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757623909212 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757623909213 2025.09.11 17:51:49)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 15151512164247031012034f421311131313131311)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757623909218 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757623909219 2025.09.11 17:51:49)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 15141512154342021218534f401313131312111310)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757623909263 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757623909264 2025.09.11 17:51:49)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 444413464112145246405c1b1d4217424543404247)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757623909269 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757623909270 2025.09.11 17:51:49)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 44454446451213534240021e46424543404247424c)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757624080576 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757624080577 2025.09.11 17:54:40)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 75727774792275627525362f217276737c73217275)
	(_ent
		(_time 1757624080574)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757624080608 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757624080609 2025.09.11 17:54:40)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 9493969b99c394839596d7cec09397929d92c09394)
	(_ent
		(_time 1757624080606)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757624080619 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757624080620 2025.09.11 17:54:40)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code a4a2a1f3a6f3f6b2a1a3b2fef3a2a0a2a2a2a2a2a0)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757624080625 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757624080626 2025.09.11 17:54:40)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code a4a3a1f3a5f2f3b3a3a9e2fef1a2a2a2a2a3a0a2a1)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757624080657 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624080658 2025.09.11 17:54:40)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code c3c59196c19593d5c1c7db9c9ac590c5c2c4c7c5c0)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624080663 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624080664 2025.09.11 17:54:40)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code c3c4c696c59594d4c5c78599c1c5c2c4c7c5c0c5cb)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000051 55 2534          1757624335771 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624335772 2025.09.11 17:58:55)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 481b1d4a411e185e4a4c5017114e1b4e494f4c4e4b)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624335777 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624335778 2025.09.11 17:58:55)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 481a4a4a451e1f5f4e4c0e124a4e494f4c4e4b4e40)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757624341476 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757624341477 2025.09.11 17:59:01)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 9fcecf90c0c89f889fcfdcc5cb989c999699cb989f)
	(_ent
		(_time 1757624341474)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757624341509 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757624341510 2025.09.11 17:59:01)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code affefff8f0f8afb8aeadecf5fba8aca9a6a9fba8af)
	(_ent
		(_time 1757624341507)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757624341518 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757624341519 2025.09.11 17:59:01)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code beeee9eaede9eca8bbb9a8e4e9b8bab8b8b8b8b8ba)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757624341524 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757624341525 2025.09.11 17:59:01)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code beefe9eaeee8e9a9b9b3f8e4ebb8b8b8b8b9bab8bb)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757624341547 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624341548 2025.09.11 17:59:01)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code dd8ddd8f888b8dcbdfd9c58284db8edbdcdad9dbde)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624341553 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624341554 2025.09.11 17:59:01)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code dd8c8a8f8c8b8acadbd99b87dfdbdcdad9dbdedbd5)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757624422805 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757624422806 2025.09.11 18:00:22)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 4f4b1d4d10184f584f1f0c151b484c4946491b484f)
	(_ent
		(_time 1757624422803)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757624422834 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757624422835 2025.09.11 18:00:22)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 5f5b0d5c00085f485e5d1c050b585c5956590b585f)
	(_ent
		(_time 1757624422832)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757624422847 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757624422848 2025.09.11 18:00:22)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 6e6b3b6e3d393c786b69783439686a68686868686a)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757624422853 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757624422854 2025.09.11 18:00:22)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 6e6a3b6e3e383979696328343b68686868696a686b)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757624422883 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624422884 2025.09.11 18:00:22)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 8e8b8c80dad8de988c8a96d1d788dd888f898a888d)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624422889 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624422890 2025.09.11 18:00:22)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 9d99c892cccbca8a9b99dbc79f9b9c9a999b9e9b95)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757624457225 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757624457226 2025.09.11 18:00:57)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code b5e1b6e1b9e2b5a2b5e5f6efe1b2b6b3bcb3e1b2b5)
	(_ent
		(_time 1757624457223)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757624457252 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757624457253 2025.09.11 18:00:57)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code d581d687d982d5c2d4d7968f81d2d6d3dcd381d2d5)
	(_ent
		(_time 1757624457250)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757624457264 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757624457265 2025.09.11 18:00:57)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code e4b1e0b7e6b3b6f2e1e3f2beb3e2e0e2e2e2e2e2e0)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757624457270 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757624457271 2025.09.11 18:00:57)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code e4b0e0b7e5b2b3f3e3e9a2beb1e2e2e2e2e3e0e2e1)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757624457297 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624457298 2025.09.11 18:00:57)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 035651050155531501071b5c5a0550050204070500)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624457303 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624457304 2025.09.11 18:00:57)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 03570605055554140507455901050204070500050b)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757624491280 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757624491281 2025.09.11 18:01:31)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code c4c7c291c993c4d3c494879e90c3c7c2cdc290c3c4)
	(_ent
		(_time 1757624491278)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757624491308 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757624491309 2025.09.11 18:01:31)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code e3e0e5b0e9b4e3f4e2e1a0b9b7e4e0e5eae5b7e4e3)
	(_ent
		(_time 1757624491306)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757624491319 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757624491320 2025.09.11 18:01:31)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code e3e1e2b0e6b4b1f5e6e4f5b9b4e5e7e5e5e5e5e5e7)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757624491325 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757624491326 2025.09.11 18:01:31)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code f3f0f2a3f5a5a4e4f4feb5a9a6f5f5f5f5f4f7f5f6)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757624491352 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624491353 2025.09.11 18:01:31)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 020057040154521400061a5d5b0451040305060401)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624491358 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624491359 2025.09.11 18:01:31)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 12111015154445051416544810141315161411141a)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757624608120 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757624608121 2025.09.11 18:03:28)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 30376635396730273060736a643733363936643730)
	(_ent
		(_time 1757624608118)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757624608148 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757624608149 2025.09.11 18:03:28)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 3f38693a60683f283e3d7c656b383c3936396b383f)
	(_ent
		(_time 1757624608146)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757624608159 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757624608160 2025.09.11 18:03:28)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 4f491e4d1f181d594a48591518494b49494949494b)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757624608165 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757624608166 2025.09.11 18:03:28)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 4f481e4d1c191858484209151a49494949484b494a)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757624608192 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624608193 2025.09.11 18:03:28)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 6e68686e3a383e786c6a763137683d686f696a686d)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624608198 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624608199 2025.09.11 18:03:28)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 6e693f6e3e383979686a28346c686f696a686d6866)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757624703975 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757624703976 2025.09.11 18:05:03)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 939c949c99c4938493c3d0c9c79490959a95c79493)
	(_ent
		(_time 1757624703973)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757624704009 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757624704010 2025.09.11 18:05:04)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code c2cdc597c995c2d5c3c0819896c5c1c4cbc496c5c2)
	(_ent
		(_time 1757624704007)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757624704024 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757624704025 2025.09.11 18:05:04)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code d2dcd280d68580c4d7d5c48885d4d6d4d4d4d4d4d6)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757624704030 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757624704031 2025.09.11 18:05:04)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code d2ddd280d58485c5d5df948887d4d4d4d4d5d6d4d7)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757624704060 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624704061 2025.09.11 18:05:04)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code f1ffa6a1f1a7a1e7f3f5e9aea8f7a2f7f0f6f5f7f2)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624704066 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624704067 2025.09.11 18:05:04)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code f1fef1a1f5a7a6e6f7f5b7abf3f7f0f6f5f7f2f7f9)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000051 55 2534          1757624915625 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624915626 2025.09.11 18:08:35)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 5c08595f0e0a0c4a5e584403055a0f5a5d5b585a5f)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624915631 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624915632 2025.09.11 18:08:35)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 5c090e5f0a0a0b4b5a5a1a065e5a5d5b585a5f5a54)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757624916531 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757624916532 2025.09.11 18:08:36)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code e6b2e7b5e9b1e6f1e6b6a5bcb2e1e5e0efe0b2e1e6)
	(_ent
		(_time 1757624916529)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757624916554 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757624916555 2025.09.11 18:08:36)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code f5a1f4a5f9a2f5e2f4f7b6afa1f2f6f3fcf3a1f2f5)
	(_ent
		(_time 1757624916552)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757624916563 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757624916564 2025.09.11 18:08:36)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 05500203065257130002135f520301030303030301)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757624916569 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757624916570 2025.09.11 18:08:36)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 05510203055352120208435f500303030302010300)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757624916589 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624916590 2025.09.11 18:08:36)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 247174202172743226203c7b7d2277222523202227)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624916595 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624916596 2025.09.11 18:08:36)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 24702320257273332222627e26222523202227222c)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000051 55 2534          1757624939851 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624939852 2025.09.11 18:08:59)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 060100000150561004021e595f0055000701020005)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624939857 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624939858 2025.09.11 18:08:59)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 06005700055051110000405c04000701020005000e)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757624940816 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757624940817 2025.09.11 18:09:00)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code bfbabdebe0e8bfa8bfeffce5ebb8bcb9b6b9ebb8bf)
	(_ent
		(_time 1757624940814)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757624940850 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757624940851 2025.09.11 18:09:00)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code dedbdc8c8289dec9dfdc9d848ad9ddd8d7d88ad9de)
	(_ent
		(_time 1757624940848)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757624940858 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757624940859 2025.09.11 18:09:00)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code eeeaebbdbdb9bcf8ebe9f8b4b9e8eae8e8e8e8e8ea)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757624940864 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757624940865 2025.09.11 18:09:00)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code eeebebbdbeb8b9f9e9e3a8b4bbe8e8e8e8e9eae8eb)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757624940886 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624940887 2025.09.11 18:09:00)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 0d095c0b585b5d1b0f091552540b5e0b0c0a090b0e)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624940892 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624940893 2025.09.11 18:09:00)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 0d080b0b5c5b5a1a0b0b4b570f0b0c0a090b0e0b05)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000051 55 2534          1757624968756 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624968757 2025.09.11 18:09:28)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code e1efe7b2e1b7b1f7e3e5f9beb8e7b2e7e0e6e5e7e2)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624968762 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624968763 2025.09.11 18:09:28)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code e1eeb0b2e5b7b6f6e7e7a7bbe3e7e0e6e5e7e2e7e9)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757624969378 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757624969379 2025.09.11 18:09:29)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 525c50515905524552021108065551545b54065552)
	(_ent
		(_time 1757624969376)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757624969399 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757624969400 2025.09.11 18:09:29)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 717f7370792671667073322b257672777877257671)
	(_ent
		(_time 1757624969397)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757624969410 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757624969411 2025.09.11 18:09:29)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 717e7470762623677476672b267775777777777775)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757624969416 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757624969417 2025.09.11 18:09:29)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 717f747075272666767c372b247777777776757774)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757624969434 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624969435 2025.09.11 18:09:29)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 909fc29f91c6c086929488cfc996c3969197949693)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624969440 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624969441 2025.09.11 18:09:29)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 909e959f95c6c7879696d6ca929691979496939698)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000051 55 2534          1757624976608 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624976609 2025.09.11 18:09:36)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 94c3939b91c2c48296908ccbcd92c7929593909297)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624976614 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624976615 2025.09.11 18:09:36)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 94c2c49b95c2c3839292d2ce96929593909297929c)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757624977922 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757624977923 2025.09.11 18:09:37)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code b4e1b5e0b9e3b4a3b4e4f7eee0b3b7b2bdb2e0b3b4)
	(_ent
		(_time 1757624977920)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757624977946 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757624977947 2025.09.11 18:09:37)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code d481d586d983d4c3d5d6978e80d3d7d2ddd280d3d4)
	(_ent
		(_time 1757624977944)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757624977956 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757624977957 2025.09.11 18:09:37)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code d480d286d68386c2d1d3c28e83d2d0d2d2d2d2d2d0)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757624977962 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757624977963 2025.09.11 18:09:37)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code d481d286d58283c3d3d9928e81d2d2d2d2d3d0d2d1)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757624977983 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624977984 2025.09.11 18:09:37)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code f3a7a2a3f1a5a3e5f1f7ebacaaf5a0f5f2f4f7f5f0)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624977989 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624977990 2025.09.11 18:09:37)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code f3a6f5a3f5a5a4e4f5f5b5a9f1f5f2f4f7f5f0f5fb)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000051 55 2534          1757624986254 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624986255 2025.09.11 18:09:46)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 3d6f6d38686b6d2b3f392562643b6e3b3c3a393b3e)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624986260 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624986261 2025.09.11 18:09:46)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 3d6e3a386c6b6a2a3b3b7b673f3b3c3a393b3e3b35)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757624987491 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757624987492 2025.09.11 18:09:47)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 0f5c040950580f180f5f4c555b080c0906095b080f)
	(_ent
		(_time 1757624987489)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757624987513 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757624987514 2025.09.11 18:09:47)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 2e7d252a72792e392f2c6d747a292d2827287a292e)
	(_ent
		(_time 1757624987511)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757624987524 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757624987525 2025.09.11 18:09:47)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 2e7c222a7d797c382b29387479282a28282828282a)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757624987530 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757624987531 2025.09.11 18:09:47)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 3e6d323b6e686929393378646b38383838393a383b)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757624987549 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757624987550 2025.09.11 18:09:47)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 4d1f164f181b1d5b4f495512144b1e4b4c4a494b4e)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757624987555 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757624987556 2025.09.11 18:09:47)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 4d1e414f1c1b1a5a4b4b0b174f4b4c4a494b4e4b45)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757625067742 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757625067743 2025.09.11 18:11:07)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 999f9b9699ce998e99c9dac3cd9e9a9f909fcd9e99)
	(_ent
		(_time 1757625067740)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757625067779 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757625067780 2025.09.11 18:11:07)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code b8bebaecb9efb8afb9bafbe2ecbfbbbeb1beecbfb8)
	(_ent
		(_time 1757625067777)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757625067792 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757625067793 2025.09.11 18:11:07)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code c7c0c292c69095d1c2c0d19d90c1c3c1c1c1c1c1c3)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757625067798 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757625067799 2025.09.11 18:11:07)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code c7c1c292c59190d0c0ca819d92c1c1c1c1c0c3c1c2)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 31(_arch((ns 4613937818241073152)))))
		(_cnst(_int SimTime -2 0 32(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 38(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757625067830 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757625067831 2025.09.11 18:11:07)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code e7e0b5b4e1b1b7f1e5e3ffb8bee1b4e1e6e0e3e1e4)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757625067836 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757625067837 2025.09.11 18:11:07)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code e7e1e2b4e5b1b0f0e1e1a1bde5e1e6e0e3e1e4e1ef)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1448          1757694894641 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757694894642 2025.09.12 13:34:54)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code bdb3bae9efeaefabb8baabe7eabbb9bbbbbbbbbbb9)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1216          1757694894653 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757694894654 2025.09.12 13:34:54)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code ccc3cb999a9a9bdbc99c8a9699cacacacacbc8cac9)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 610           1757694895683 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757694895684 2025.09.12 13:34:55)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code d3dcd781d984d3c4d383908987d4d0d5dad587d4d3)
	(_ent
		(_time 1757694895681)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757694895717 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757694895718 2025.09.12 13:34:55)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code f3fcf7a3f9a4f3e4f2f1b0a9a7f4f0f5faf5a7f4f3)
	(_ent
		(_time 1757694895715)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757694895742 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757694895743 2025.09.12 13:34:55)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 020c0e040655501407051458550406040404040406)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1216          1757694895748 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757694895749 2025.09.12 13:34:55)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 020d0e040554551507524458570404040405060407)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2534          1757694895763 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757694895764 2025.09.12 13:34:55)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 222c79262174723420263a7d7b2471242325262421)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757694895769 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757694895770 2025.09.12 13:34:55)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 222d2e26257475352424647820242325262421242a)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1448          1757694997283 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757694997284 2025.09.12 13:36:37)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code adaaadfafffaffbba8aabbf7faaba9abababababa9)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1216          1757694997289 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757694997290 2025.09.12 13:36:37)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code adabadfafcfbfabaa8fdebf7f8ababababaaa9aba8)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 610           1757694998663 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757694998664 2025.09.12 13:36:38)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 0c0a5e0a565b0c1b0c5c4f56580b0f0a050a580b0c)
	(_ent
		(_time 1757694998661)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757694998682 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757694998683 2025.09.12 13:36:38)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 1c1a4e1b464b1c0b1d1e5f46481b1f1a151a481b1c)
	(_ent
		(_time 1757694998680)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757694998692 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757694998693 2025.09.12 13:36:38)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 2b2c7e2f7f7c793d2e2c3d717c2d2f2d2d2d2d2d2f)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1216          1757694998698 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757694998699 2025.09.12 13:36:38)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 2b2d7e2f7c7d7c3c2e7b6d717e2d2d2d2d2c2f2d2e)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2534          1757694998720 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757694998721 2025.09.12 13:36:38)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 4b4c4949181d1b5d494f5314124d184d4a4c4f4d48)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757694998726 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757694998727 2025.09.12 13:36:38)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 4b4d1e491c1d1c5c4d4d0d11494d4a4c4f4d484d43)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1448          1757695078444 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757695078445 2025.09.12 13:37:58)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code b1b2b4e5b6e6e3a7b4b6a7ebe6b7b5b7b7b7b7b7b5)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1216          1757695078450 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757695078451 2025.09.12 13:37:58)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code b1b3b4e5b5e7e6a6b4e1f7ebe4b7b7b7b7b6b5b7b4)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 610           1757695079256 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757695079257 2025.09.12 13:37:59)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code dedcd98c8289dec9de8e9d848ad9ddd8d7d88ad9de)
	(_ent
		(_time 1757695079254)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757695079274 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757695079275 2025.09.12 13:37:59)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code eeece9bdb2b9eef9efecadb4bae9ede8e7e8bae9ee)
	(_ent
		(_time 1757695079272)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757695079283 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757695079284 2025.09.12 13:37:59)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code fdfefdadafaaafebf8faeba7aafbf9fbfbfbfbfbf9)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1216          1757695079289 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757695079290 2025.09.12 13:37:59)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code fdfffdadacabaaeaf8adbba7a8fbfbfbfbfaf9fbf8)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2534          1757695079305 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757695079306 2025.09.12 13:37:59)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 0d0e5b0b585b5d1b0f091552540b5e0b0c0a090b0e)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757695079311 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757695079312 2025.09.12 13:37:59)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 0d0f0c0b5c5b5a1a0b0b4b570f0b0c0a090b0e0b05)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757695137490 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757695137491 2025.09.12 13:38:57)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 585c535b590f584f58081b020c5f5b5e515e0c5f58)
	(_ent
		(_time 1757695137488)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757695137511 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757695137512 2025.09.12 13:38:57)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 787c7379792f786f797a3b222c7f7b7e717e2c7f78)
	(_ent
		(_time 1757695137509)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757695137520 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757695137521 2025.09.12 13:38:57)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 787d7479762f2a6e7d7f6e222f7e7c7e7e7e7e7e7c)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1216          1757695137526 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757695137527 2025.09.12 13:38:57)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 787c7479752e2f6f7d283e222d7e7e7e7e7f7c7e7d)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2534          1757695137568 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757695137569 2025.09.12 13:38:57)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code a6a3fdf1a1f0f6b0a4a2bef9ffa0f5a0a7a1a2a0a5)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757695137574 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757695137575 2025.09.12 13:38:57)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code a6a2aaf1a5f0f1b1a0a0e0fca4a0a7a1a2a0a5a0ae)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757695179722 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757695179723 2025.09.12 13:39:39)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 530004505904534453031009075450555a55075453)
	(_ent
		(_time 1757695179720)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757695179740 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757695179741 2025.09.12 13:39:39)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 623135626935627563602138366561646b64366562)
	(_ent
		(_time 1757695179738)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757695179748 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757695179749 2025.09.12 13:39:39)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 722022737625206477756428257476747474747476)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1216          1757695179754 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757695179755 2025.09.12 13:39:39)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 722122737524256577223428277474747475767477)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2534          1757695179786 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757695179787 2025.09.12 13:39:39)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 91c3969e91c7c187939589cec897c2979096959792)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757695179792 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757695179793 2025.09.12 13:39:39)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 91c2c19e95c7c6869797d7cb939790969597929799)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757695399572 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757695399573 2025.09.12 13:43:19)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 16121d11194116011646554c421115101f10421116)
	(_ent
		(_time 1757695399570)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757695399591 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757695399592 2025.09.12 13:43:19)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 36323d33396136213734756c623135303f30623136)
	(_ent
		(_time 1757695399589)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1450          1757695399601 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 8))
	(_version vf5)
	(_time 1757695399602 2025.09.12 13:43:19)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 36333a33366164203331206c613032303030303032)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 9(_arch(_uni))))
		(_sig(_int B -1 0 9(_arch(_uni))))
		(_sig(_int C -1 0 9(_arch(_uni))))
		(_sig(_int D -1 0 9(_arch(_uni))))
		(_sig(_int Qint -1 0 10(_arch(_uni))))
		(_sig(_int QbarInt -1 0 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__13(_arch 1 0 13(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__14(_arch 2 0 14(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__15(_arch 3 0 15(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__16(_arch 4 0 16(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__17(_arch 5 0 17(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__18(_arch 6 0 18(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__19(_arch 7 0 19(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757695399612 Driver
(_unit VHDL(test_dff 0 22(driver 0 26))
	(_version vf5)
	(_time 1757695399613 2025.09.12 13:43:19)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 45414947451312524248031f104343434342414340)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 28(_ent (_in))))
				(_port(_int Clear -1 0 28(_ent (_in))))
				(_port(_int Clock -1 0 28(_ent (_in))))
				(_port(_int Data -1 0 28(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int Qbar -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 30(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 30(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 31(_arch(_uni))))
		(_sig(_int Data -1 0 31(_arch(_uni))))
		(_sig(_int Q -1 0 31(_arch(_uni))))
		(_sig(_int QBar -1 0 31(_arch(_uni))))
		(_cnst(_int Tclk -2 0 34(_arch((ns 4611686018427387904)))))
		(_cnst(_int SimTime -2 0 35(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 41(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757695399647 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757695399648 2025.09.12 13:43:19)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 65603e656133357367617d3a3c6336636462616366)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757695399653 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757695399654 2025.09.12 13:43:19)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 65616965653332726363233f67636462616366636d)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757695500229 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757695500230 2025.09.12 13:45:00)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 47134545491047504717041d134044414e41134047)
	(_ent
		(_time 1757695500227)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757695500248 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757695500249 2025.09.12 13:45:00)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 66326466693166716764253c326165606f60326166)
	(_ent
		(_time 1757695500246)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1450          1757695500256 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 8))
	(_version vf5)
	(_time 1757695500257 2025.09.12 13:45:00)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 66336366663134706361703c316062606060606062)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 9(_arch(_uni))))
		(_sig(_int B -1 0 9(_arch(_uni))))
		(_sig(_int C -1 0 9(_arch(_uni))))
		(_sig(_int D -1 0 9(_arch(_uni))))
		(_sig(_int Qint -1 0 10(_arch(_uni))))
		(_sig(_int QbarInt -1 0 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__13(_arch 1 0 13(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__14(_arch 2 0 14(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__15(_arch 3 0 15(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__16(_arch 4 0 16(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__17(_arch 5 0 17(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__18(_arch 6 0 18(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__19(_arch 7 0 19(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757695500262 Driver
(_unit VHDL(test_dff 0 22(driver 0 26))
	(_version vf5)
	(_time 1757695500263 2025.09.12 13:45:00)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 6632636665303171616b203c336060606061626063)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 28(_ent (_in))))
				(_port(_int Clear -1 0 28(_ent (_in))))
				(_port(_int Clock -1 0 28(_ent (_in))))
				(_port(_int Data -1 0 28(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int Qbar -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 30(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 30(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 31(_arch(_uni))))
		(_sig(_int Data -1 0 31(_arch(_uni))))
		(_sig(_int Q -1 0 31(_arch(_uni))))
		(_sig(_int QBar -1 0 31(_arch(_uni))))
		(_cnst(_int Tclk -2 0 34(_arch((ps 4656519704561582080)))))
		(_cnst(_int SimTime -2 0 35(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 41(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757695500295 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757695500296 2025.09.12 13:45:00)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 95c0c79a91c3c58397918dcacc93c6939492919396)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757695500301 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757695500302 2025.09.12 13:45:00)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 95c1909a95c3c2829393d3cf97939492919396939d)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1450          1757695648380 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 8))
	(_version vf5)
	(_time 1757695648381 2025.09.12 13:47:28)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 030503050654511506041559540507050505050507)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 9(_arch(_uni))))
		(_sig(_int B -1 0 9(_arch(_uni))))
		(_sig(_int C -1 0 9(_arch(_uni))))
		(_sig(_int D -1 0 9(_arch(_uni))))
		(_sig(_int Qint -1 0 10(_arch(_uni))))
		(_sig(_int QbarInt -1 0 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__13(_arch 1 0 13(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__14(_arch 2 0 14(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__15(_arch 3 0 15(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__16(_arch 4 0 16(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__17(_arch 5 0 17(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__18(_arch 6 0 18(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__19(_arch 7 0 19(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757695648386 Driver
(_unit VHDL(test_dff 0 22(driver 0 26))
	(_version vf5)
	(_time 1757695648387 2025.09.12 13:47:28)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 0304030505555414040e4559560505050504070506)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 28(_ent (_in))))
				(_port(_int Clear -1 0 28(_ent (_in))))
				(_port(_int Clock -1 0 28(_ent (_in))))
				(_port(_int Data -1 0 28(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int Qbar -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 30(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 30(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 31(_arch(_uni))))
		(_sig(_int Data -1 0 31(_arch(_uni))))
		(_sig(_int Q -1 0 31(_arch(_uni))))
		(_sig(_int QBar -1 0 31(_arch(_uni))))
		(_cnst(_int Tclk -2 0 34(_arch((ps 4656519704561582080)))))
		(_cnst(_int SimTime -2 0 35(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 41(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000047 55 610           1757695649219 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757695649220 2025.09.12 13:47:29)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 4f484b4d10184f584f1f0c151b484c4946491b484f)
	(_ent
		(_time 1757695649217)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757695649236 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757695649237 2025.09.12 13:47:29)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 5e595a5d02095e495f5c1d040a595d5857580a595e)
	(_ent
		(_time 1757695649234)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1450          1757695649245 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 8))
	(_version vf5)
	(_time 1757695649246 2025.09.12 13:47:29)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 5e585d5d0d090c485b59480409585a58585858585a)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 9(_arch(_uni))))
		(_sig(_int B -1 0 9(_arch(_uni))))
		(_sig(_int C -1 0 9(_arch(_uni))))
		(_sig(_int D -1 0 9(_arch(_uni))))
		(_sig(_int Qint -1 0 10(_arch(_uni))))
		(_sig(_int QbarInt -1 0 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__13(_arch 1 0 13(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__14(_arch 2 0 14(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__15(_arch 3 0 15(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__16(_arch 4 0 16(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__17(_arch 5 0 17(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__18(_arch 6 0 18(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__19(_arch 7 0 19(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757695649251 Driver
(_unit VHDL(test_dff 0 22(driver 0 26))
	(_version vf5)
	(_time 1757695649252 2025.09.12 13:47:29)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 6e696d6e3e383979696328343b68686868696a686b)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 28(_ent (_in))))
				(_port(_int Clear -1 0 28(_ent (_in))))
				(_port(_int Clock -1 0 28(_ent (_in))))
				(_port(_int Data -1 0 28(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int Qbar -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 30(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 30(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 31(_arch(_uni))))
		(_sig(_int Data -1 0 31(_arch(_uni))))
		(_sig(_int Q -1 0 31(_arch(_uni))))
		(_sig(_int QBar -1 0 31(_arch(_uni))))
		(_cnst(_int Tclk -2 0 34(_arch((ps 4656519704561582080)))))
		(_cnst(_int SimTime -2 0 35(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 41(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 53(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757695649267 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757695649268 2025.09.12 13:47:29)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 7e782a7f2a282e687c7a662127782d787f797a787d)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757695649273 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757695649274 2025.09.12 13:47:29)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 7e797d7f2e282969787838247c787f797a787d7876)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757695767085 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757695767086 2025.09.12 13:49:27)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code b2e1b2e6b9e5b2a5b2e2f1e8e6b5b1b4bbb4e6b5b2)
	(_ent
		(_time 1757695767083)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757695767105 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757695767106 2025.09.12 13:49:27)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code d182d183d986d1c6d0d3928b85d6d2d7d8d785d6d1)
	(_ent
		(_time 1757695767103)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1450          1757695767114 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 8))
	(_version vf5)
	(_time 1757695767115 2025.09.12 13:49:27)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code d183d683d68683c7d4d6c78b86d7d5d7d7d7d7d7d5)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 9(_arch(_uni))))
		(_sig(_int B -1 0 9(_arch(_uni))))
		(_sig(_int C -1 0 9(_arch(_uni))))
		(_sig(_int D -1 0 9(_arch(_uni))))
		(_sig(_int Qint -1 0 10(_arch(_uni))))
		(_sig(_int QbarInt -1 0 10(_arch(_uni))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__13(_arch 1 0 13(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__14(_arch 2 0 14(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__15(_arch 3 0 15(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__16(_arch 4 0 16(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__17(_arch 5 0 17(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__18(_arch 6 0 18(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__19(_arch 7 0 19(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1599          1757695767120 Driver
(_unit VHDL(test_dff 0 22(driver 0 26))
	(_version vf5)
	(_time 1757695767121 2025.09.12 13:49:27)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code d182d683d58786c6d786978b84d7d7d7d7d6d5d7d4)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 28(_ent (_in))))
				(_port(_int Clear -1 0 28(_ent (_in))))
				(_port(_int Clock -1 0 28(_ent (_in))))
				(_port(_int Data -1 0 28(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int Qbar -1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 30(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 30(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 31(_arch(_uni))))
		(_sig(_int Data -1 0 31(_arch(_uni))))
		(_sig(_int Q -1 0 31(_arch(_uni))))
		(_sig(_int QBar -1 0 31(_arch(_uni))))
		(_cnst(_int Tclk -2 0 34(_arch((ps 4656519704561582080)))))
		(_cnst(_int SimTime -2 0 35(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 41(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 53(_prcs(_wait_for)(_trgt(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757695767150 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757695767151 2025.09.12 13:49:27)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code f1a3a1a1f1a7a1e7f3f5e9aea8f7a2f7f0f6f5f7f2)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757695767156 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757695767157 2025.09.12 13:49:27)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code f1a2f6a1f5a7a6e6f7f7b7abf3f7f0f6f5f7f2f7f9)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 610           1757696235584 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1757696235585 2025.09.12 13:57:15)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code c697cc93c991c6d1c696859c92c1c5c0cfc092c1c6)
	(_ent
		(_time 1757696235582)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1757696235603 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757696235604 2025.09.12 13:57:15)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code d687dc84d981d6c1d7d4958c82d1d5d0dfd082d1d6)
	(_ent
		(_time 1757696235601)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1757696235612 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1757696235613 2025.09.12 13:57:15)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code e5b5e8b6e6b2b7f3e0e2f3bfb2e3e1e3e3e3e3e3e1)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1757696235618 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1757696235619 2025.09.12 13:57:15)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code e5b4e8b6e5b3b2f2e2e8a3bfb0e3e3e3e3e2e1e3e0)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1757696235649 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1757696235650 2025.09.12 13:57:15)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 055507030153551307011d5a5c0356030402010306)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1757696235655 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1757696235656 2025.09.12 13:57:15)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 05545003055352120303435f07030402010306030d)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 723           1758845022061 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758845022062 2025.09.25 21:03:42)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 1a4d141c4e4d1d0c49140b404f1c1e1c1f1d181c1c)
	(_ent
		(_time 1758845022053)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1572          1758845022076 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758845022077 2025.09.25 21:03:42)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 297f252d257f7e3e2f2a6f727b2e2c2f7d2f282f2d)
	(_ent
		(_time 1758845022073)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni))))
		(_sig(_int Y -1 0 25(_arch(_uni))))
		(_sig(_int Cin -1 0 25(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_sig(_int Sum -1 0 25(_arch(_uni))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 610           1758845023003 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1758845023004 2025.09.25 21:03:43)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code c3959296c994c3d4c393809997c4c0c5cac597c4c3)
	(_ent
		(_time 1758845023001)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1758845023040 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1758845023041 2025.09.25 21:03:43)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code e2b4b3b1e9b5e2f5e3e0a1b8b6e5e1e4ebe4b6e5e2)
	(_ent
		(_time 1758845023038)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1758845023070 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1758845023071 2025.09.25 21:03:43)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 025555040655501407051458550406040404040406)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1758845023081 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1758845023082 2025.09.25 21:03:43)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 1147461615474606161c574b441717171716151714)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1758845023125 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1758845023126 2025.09.25 21:03:43)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 40174042411610564244581f194613464147444643)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1758845023131 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1758845023132 2025.09.25 21:03:43)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 40161742451617574646061a424641474446434648)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 723           1758845023166 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758845023167 2025.09.25 21:03:43)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 5f080a5d0c0858490c514e050a595b595a585d5959)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1572          1758845023172 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758845023173 2025.09.25 21:03:43)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 5f09085c0c090848595c19040d585a590b595e595b)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni))))
		(_sig(_int Y -1 0 25(_arch(_uni))))
		(_sig(_int Cin -1 0 25(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_sig(_int Sum -1 0 25(_arch(_uni))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1794          1758845023186 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1758845023187 2025.09.25 21:03:43)
	(_source(\../src/Practica04/test_block_atributos_PB.vhd\))
	(_parameters tan)
	(_code 7f29287e2c292868797239202f7c79787b797a787c)
	(_ent
		(_time 1758845023184)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000047 55 610           1758849818101 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1758849818102 2025.09.25 22:23:38)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 99ca9c9699ce998e99c9dac3cd9e9a9f909fcd9e99)
	(_ent
		(_time 1758849818099)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1758849818122 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1758849818123 2025.09.25 22:23:38)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code a9faacfea9fea9bea8abeaf3fdaeaaafa0affdaea9)
	(_ent
		(_time 1758849818120)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1758849818131 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1758849818132 2025.09.25 22:23:38)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code b8eabaecb6efeaaebdbfaee2efbebcbebebebebebc)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1758849818142 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1758849818143 2025.09.25 22:23:38)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code c89bca9dc59e9fdfcfc58e929dcececececfcccecd)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1758849818162 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1758849818163 2025.09.25 22:23:38)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code d7858285d18187c1d5d3cf888ed184d1d6d0d3d1d4)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1758849818168 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1758849818169 2025.09.25 22:23:38)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code d784d585d58180c0d1d1918dd5d1d6d0d3d1d4d1df)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 723           1758849818180 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758849818181 2025.09.25 22:23:38)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code e7b5e7b5e5b0e0f1b4e9f6bdb2e1e3e1e2e0e5e1e1)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1572          1758849818186 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758849818187 2025.09.25 22:23:38)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code e7b4e5b4e5b1b0f0e1e4a1bcb5e0e2e1b3e1e6e1e3)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni))))
		(_sig(_int Y -1 0 25(_arch(_uni))))
		(_sig(_int Cin -1 0 25(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_sig(_int Sum -1 0 25(_arch(_uni))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1794          1758849818200 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1758849818201 2025.09.25 22:23:38)
	(_source(\../src/Practica04/test_block_atributos_PB.vhd\))
	(_parameters tan)
	(_code f7a4f5a7f5a1a0e0f1fab1a8a7f4f1f0f3f1f2f0f4)
	(_ent
		(_time 1758845023183)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000047 55 610           1758849829339 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1758849829340 2025.09.25 22:23:49)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 7b7c7a7a202c7b6c7b2b38212f7c787d727d2f7c7b)
	(_ent
		(_time 1758849829337)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1758849829358 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1758849829359 2025.09.25 22:23:49)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 9b9c9a94c0cc9b8c9a99d8c1cf9c989d929dcf9c9b)
	(_ent
		(_time 1758849829356)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1758849829366 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1758849829367 2025.09.25 22:23:49)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 9b9d9d94cfccc98d9e9c8dc1cc9d9f9d9d9d9d9d9f)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1758849829372 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1758849829373 2025.09.25 22:23:49)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 9b9c9d94cccdcc8c9c96ddc1ce9d9d9d9d9c9f9d9e)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1758849829389 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1758849829390 2025.09.25 22:23:49)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code babcebeeeaeceaacb8bea2e5e3bce9bcbbbdbebcb9)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1758849829395 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1758849829396 2025.09.25 22:23:49)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code babdbceeeeecedadbcbcfce0b8bcbbbdbebcb9bcb2)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 723           1758849829406 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758849829407 2025.09.25 22:23:49)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code c9cfcd9dc59ecedf9ac7d8939ccfcdcfcccecbcfcf)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1572          1758849829412 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758849829413 2025.09.25 22:23:49)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code c9cecf9cc59f9edecfca8f929bcecccf9dcfc8cfcd)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni))))
		(_sig(_int Y -1 0 25(_arch(_uni))))
		(_sig(_int Cin -1 0 25(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_sig(_int Sum -1 0 25(_arch(_uni))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1794          1758849829426 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1758849829427 2025.09.25 22:23:49)
	(_source(\../src/Practica04/test_block_atributos_PB.vhd\))
	(_parameters tan)
	(_code d9dedf8bd58f8ecedfd49f8689dadfdedddfdcdeda)
	(_ent
		(_time 1758845023183)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000049 55 723           1758850068120 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850068121 2025.09.25 22:27:48)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 396e383d356e3e2f6a3728636c3f3d3f3c3e3b3f3f)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1607          1758850068126 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758850068127 2025.09.25 22:27:48)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 481e4b4a451e1f5f4e4b0e131a4f4d4e1c4e494e4c)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 610           1758850071316 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1758850071317 2025.09.25 22:27:51)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code bce9bce8e6ebbcabbcecffe6e8bbbfbab5bae8bbbc)
	(_ent
		(_time 1758850071314)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1758850071336 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1758850071337 2025.09.25 22:27:51)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code cb9ecb9e909ccbdccac988919fccc8cdc2cd9fcccb)
	(_ent
		(_time 1758850071334)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1758850071345 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1758850071346 2025.09.25 22:27:51)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code db8fdc898f8c89cddedccd818cdddfdddddddddddf)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1758850071351 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1758850071352 2025.09.25 22:27:51)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code db8edc898c8d8cccdcd69d818edddddddddcdfddde)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1758850071367 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1758850071368 2025.09.25 22:27:51)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code ebbfbbb8b8bdbbfde9eff3b4b2edb8edeaecefede8)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1758850071373 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1758850071374 2025.09.25 22:27:51)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code ebbeecb8bcbdbcfcededadb1e9edeaecefede8ede3)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 723           1758850071383 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850071384 2025.09.25 22:27:51)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code faaeffabaeadfdeca9f4eba0affcfefcfffdf8fcfc)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1607          1758850071389 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758850071390 2025.09.25 22:27:51)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code faaffdaaaeacadedfcf9bca1a8fdfffcaefcfbfcfe)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1794          1758850071404 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1758850071405 2025.09.25 22:27:51)
	(_source(\../src/Practica04/test_block_atributos_PB.vhd\))
	(_parameters tan)
	(_code 194c191e154f4e0e1f145f46491a1f1e1d1f1c1e1a)
	(_ent
		(_time 1758845023183)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000049 55 723           1758850134627 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850134628 2025.09.25 22:28:54)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 0c5b580b5a5b0b1a5f021d56590a080a090b0e0a0a)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1607          1758850134633 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758850134634 2025.09.25 22:28:54)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 0c5a5a0a5a5a5b1b0a0f4a575e0b090a580a0d0a08)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 723           1758850146782 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850146783 2025.09.25 22:29:06)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 88dadf8785df8f9edb8699d2dd8e8c8e8d8f8a8e8e)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1607          1758850146788 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758850146789 2025.09.25 22:29:06)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 88dbdd8685dedf9f8e8bced3da8f8d8edc8e898e8c)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 610           1758850147761 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1758850147762 2025.09.25 22:29:07)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 51020752590651465101120b055652575857055651)
	(_ent
		(_time 1758850147759)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1758850147794 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1758850147795 2025.09.25 22:29:07)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 80d3d68e89d780978182c3dad48783868986d48780)
	(_ent
		(_time 1758850147792)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1758850147808 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1758850147809 2025.09.25 22:29:07)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 80d2d18e86d7d296858796dad78684868686868684)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1758850147814 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1758850147815 2025.09.25 22:29:07)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 90c3c19f95c6c787979dd6cac59696969697949695)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1758850147840 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1758850147841 2025.09.25 22:29:07)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 9fcd9990c8c9cf899d9b87c0c699cc999e989b999c)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1758850147846 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1758850147847 2025.09.25 22:29:07)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code affcfef8fcf9f8b8a9a9e9f5ada9aea8aba9aca9a7)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 723           1758850147864 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850147865 2025.09.25 22:29:07)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code bfedeceaece8b8a9ecb1aee5eab9bbb9bab8bdb9b9)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1607          1758850147870 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758850147871 2025.09.25 22:29:07)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code bfeceeebece9e8a8b9bcf9e4edb8bab9ebb9beb9bb)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1794          1758850147892 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1758850147893 2025.09.25 22:29:07)
	(_source(\../src/Practica04/test_block_atributos_PB.vhd\))
	(_parameters tan)
	(_code de8d8f8c8e8889c9d8d398818eddd8d9dad8dbd9dd)
	(_ent
		(_time 1758845023183)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000049 55 723           1758850424508 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850424509 2025.09.25 22:33:44)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 5f585e5d0c0858490c514e050a595b595a585d5959)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 723           1758850437666 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850437667 2025.09.25 22:33:57)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code c3c19497c594c4d590cdd29996c5c7c5c6c4c1c5c5)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 723           1758850451090 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850451091 2025.09.25 22:34:11)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 3130613535663627623f206b643735373436333737)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 723           1758850515949 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850515950 2025.09.25 22:35:15)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 8d8cd882dcda8a9bde839cd7d88b898b888a8f8b8b)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 723           1758850520998 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850520999 2025.09.25 22:35:20)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 535c555155045445005d4209065557555654515555)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 723           1758850532421 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850532422 2025.09.25 22:35:32)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code f1a5a4a0f5a6f6e7a2ffe0aba4f7f5f7f4f6f3f7f7)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 723           1758850552393 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850552394 2025.09.25 22:35:52)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code f2f4a5a3f5a5f5e4a1fce3a8a7f4f6f4f7f5f0f4f4)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1596          1758850552399 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758850552400 2025.09.25 22:35:52)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code f2f5a7a2f5a4a5e5f4f4b4a9a0f5f7f4a6f4f3f4f6)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 723           1758850554072 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850554073 2025.09.25 22:35:54)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 7a7d7d7a2e2d7d6c29746b202f7c7e7c7f7d787c7c)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1596          1758850554078 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758850554079 2025.09.25 22:35:54)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 7a7c7f7b2e2c2d6d7c7c3c21287d7f7c2e7c7b7c7e)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000047 55 610           1758850556799 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1758850556800 2025.09.25 22:35:56)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 282e782c297f283f28786b727c2f2b2e212e7c2f28)
	(_ent
		(_time 1758850556797)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1758850556819 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1758850556820 2025.09.25 22:35:56)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 383e683d396f382f393a7b626c3f3b3e313e6c3f38)
	(_ent
		(_time 1758850556817)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1758850556828 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1758850556829 2025.09.25 22:35:56)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 47401045461015514240511d104143414141414143)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1758850556834 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1758850556835 2025.09.25 22:35:56)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 4741104545111050404a011d124141414140434142)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1758850556851 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1758850556852 2025.09.25 22:35:56)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 575057545101074155534f080e5104515650535154)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1758850556857 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1758850556858 2025.09.25 22:35:56)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 57510054550100405151110d55515650535154515f)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 723           1758850556868 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758850556869 2025.09.25 22:35:56)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 67603266653060713469763d326163616260656161)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1596          1758850556874 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758850556875 2025.09.25 22:35:56)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 67613067653130706161213c356062613361666163)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1794          1758850556889 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1758850556890 2025.09.25 22:35:56)
	(_source(\../src/Practica04/test_block_atributos_PB.vhd\))
	(_parameters tan)
	(_code 8680d18885d0d191808bc0d9d68580818280838185)
	(_ent
		(_time 1758845023183)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000049 55 723           1758852665468 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758852665469 2025.09.25 23:11:05)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 282a272d257f2f3e7b2639727d2e2c2e2d2f2a2e2e)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1678          1758852665474 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758852665475 2025.09.25 23:11:05)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 282b252c257e7f3f2e286e737a2f2d2e7c2e292e2c)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1869771333 1852121202 543255584 1886351984 1667327841 7271273)
	)
	(_model . driver 1 -1)
)
I 000047 55 610           1758852666018 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1758852666019 2025.09.25 23:11:06)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 4b481a49101c4b5c4b1b08111f4c484d424d1f4c4b)
	(_ent
		(_time 1758852666016)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1758852666038 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1758852666039 2025.09.25 23:11:06)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 5a590b59020d5a4d5b5819000e5d595c535c0e5d5a)
	(_ent
		(_time 1758852666036)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1758852666047 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1758852666048 2025.09.25 23:11:06)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 6a683c6a3d3d387c6f6d7c303d6c6e6c6c6c6c6c6e)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1758852666053 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1758852666054 2025.09.25 23:11:06)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 6a693c6a3e3c3d7d6d672c303f6c6c6c6c6d6e6c6f)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1758852666072 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1758852666073 2025.09.25 23:11:06)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 7a787b7b2a2c2a6c787e6225237c297c7b7d7e7c79)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1758852666078 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1758852666079 2025.09.25 23:11:06)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 7a792c7b2e2c2d6d7c7c3c20787c7b7d7e7c797c72)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 723           1758852666089 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758852666090 2025.09.25 23:11:06)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 898bdd8685de8e9fda8798d3dc8f8d8f8c8e8b8f8f)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1678          1758852666095 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758852666096 2025.09.25 23:11:06)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 999acf9695cfce8e9f99dfc2cb9e9c9fcd9f989f9d)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1869771333 1852121202 543255584 1886351984 1667327841 7271273)
	)
	(_model . driver 1 -1)
)
I 000049 55 1794          1758852666114 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1758852666115 2025.09.25 23:11:06)
	(_source(\../src/Practica04/test_block_atributos_PB.vhd\))
	(_parameters tan)
	(_code a9aafffea5fffebeafa4eff6f9aaafaeadafacaeaa)
	(_ent
		(_time 1758845023183)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000049 55 723           1758852755460 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758852755461 2025.09.25 23:12:35)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code a8ffa6fea5ffafbefba6b9f2fdaeacaeadafaaaeae)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1727          1758852755466 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758852755467 2025.09.25 23:12:35)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code a8fea4ffa5feffbfaea8eef3faafadaefcaea9aeac)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_static
		(1869771333 1852121202 543255584 1886351984 1667327841 7271273)
	)
	(_model . driver 1 -1)
)
I 000047 55 610           1758852756827 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1758852756828 2025.09.25 23:12:36)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 07515101095007100757445d530004010e01530007)
	(_ent
		(_time 1758852756825)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1758852756846 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1758852756847 2025.09.25 23:12:36)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 17414110194017001615544d431014111e11431017)
	(_ent
		(_time 1758852756844)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1758852756854 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1758852756855 2025.09.25 23:12:36)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 17404610164045011210014d401113111111111113)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1758852756860 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1758852756861 2025.09.25 23:12:36)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 2771762325717030202a617d722121212120232122)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1758852756885 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1758852756886 2025.09.25 23:12:36)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 366130333160662034322e696f3065303731323035)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1758852756891 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1758852756892 2025.09.25 23:12:36)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 36606733356061213030706c34303731323035303e)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 723           1758852756902 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758852756903 2025.09.25 23:12:36)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 46111545451141501548571c134042404341444040)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1727          1758852756908 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758852756909 2025.09.25 23:12:36)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 55030456550302425355130e075250530153545351)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_static
		(1869771333 1852121202 543255584 1886351984 1667327841 7271273)
	)
	(_model . driver 1 -1)
)
I 000049 55 1794          1758852756924 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1758852756925 2025.09.25 23:12:36)
	(_source(\../src/Practica04/test_block_atributos_PB.vhd\))
	(_parameters tan)
	(_code 65333465653332726368233a356663626163606266)
	(_ent
		(_time 1758845023183)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000049 55 723           1758852821747 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758852821748 2025.09.25 23:13:41)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 92c5c69c95c59584c19c83c8c79496949795909494)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1729          1758852821753 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758852821754 2025.09.25 23:13:41)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code a1f7f7f6a5f7f6b6a7a1e7faf3a6a4a7f5a7a0a7a5)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(Cin -1)(Y -1)(X -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_static
		(1869771333 1852121202 543255584 1886351984 1667327841 544142185)
	)
	(_model . driver 1 -1)
)
I 000047 55 610           1758852823845 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1758852823846 2025.09.25 23:13:43)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code cf9acf9a9098cfd8cf9f8c959bc8ccc9c6c99bc8cf)
	(_ent
		(_time 1758852823843)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1758852823864 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1758852823865 2025.09.25 23:13:43)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code df8adf8d8088dfc8dedd9c858bd8dcd9d6d98bd8df)
	(_ent
		(_time 1758852823862)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1758852823874 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1758852823875 2025.09.25 23:13:43)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code eebae9bdbdb9bcf8ebe9f8b4b9e8eae8e8e8e8e8ea)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1758852823880 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1758852823881 2025.09.25 23:13:43)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code eebbe9bdbeb8b9f9e9e3a8b4bbe8e8e8e8e9eae8eb)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1758852823906 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1758852823907 2025.09.25 23:13:43)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 0d595a0b585b5d1b0f091552540b5e0b0c0a090b0e)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1758852823912 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1758852823913 2025.09.25 23:13:43)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code 0d580d0b5c5b5a1a0b0b4b570f0b0c0a090b0e0b05)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 723           1758852823923 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758852823924 2025.09.25 23:13:43)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 1d491f1b4c4a1a0b4e130c47481b191b181a1f1b1b)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1729          1758852823929 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758852823930 2025.09.25 23:13:43)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 1d481d1a4c4b4a0a1b1d5b464f1a181b491b1c1b19)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(Cin -1)(Y -1)(X -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_static
		(1869771333 1852121202 543255584 1886351984 1667327841 544142185)
	)
	(_model . driver 1 -1)
)
I 000049 55 1794          1758852823946 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1758852823947 2025.09.25 23:13:43)
	(_source(\../src/Practica04/test_block_atributos_PB.vhd\))
	(_parameters tan)
	(_code 2d782d297c7b7a3a2b206b727d2e2b2a292b282a2e)
	(_ent
		(_time 1758845023183)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000049 55 1794          1758898575742 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1758898575743 2025.09.26 11:56:15)
	(_source(\../src/Practica04/test_block_atributos_PB.vhd\))
	(_parameters tan)
	(_code c8c69a9dc59e9fdfcec58e9798cbcecfcccecdcfcb)
	(_ent
		(_time 1758845023183)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000047 55 610           1758898587539 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1758898587540 2025.09.26 11:56:27)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code dd898a8f808addcadd8d9e8789dadedbd4db89dadd)
	(_ent
		(_time 1758898587537)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 988           1758898587596 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1758898587597 2025.09.26 11:56:27)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 0c585a0a565b0c1b0d0e4f56580b0f0a050a580b0c)
	(_ent
		(_time 1758898587594)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1448          1758898587645 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1758898587646 2025.09.26 11:56:27)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 4a1f1b481d1d185c4f4d5c101d4c4e4c4c4c4c4c4e)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1605          1758898587669 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1758898587670 2025.09.26 11:56:27)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 5a0e0b590e0c0d4d5d571c000f5c5c5c5c5d5e5c5f)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
I 000051 55 2534          1758898587760 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1758898587761 2025.09.26 11:56:27)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code b7e2b1e3b1e1e7a1b5b3afe8eeb1e4b1b6b0b3b1b4)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1444          1758898587766 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1758898587767 2025.09.26 11:56:27)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code b7e3e6e3b5e1e0a0b1b1f1edb5b1b6b0b3b1b4b1bf)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 723           1758898587835 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1758898587836 2025.09.26 11:56:27)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 06535601055101105508175c530002000301040000)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1729          1758898587866 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1758898587867 2025.09.26 11:56:27)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 25717721257372322325637e772220237123242321)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(Cin -1)(Y -1)(X -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_static
		(1869771333 1852121202 543255584 1886351984 1667327841 544142185)
	)
	(_model . driver 1 -1)
)
I 000049 55 1794          1758898587954 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1758898587955 2025.09.26 11:56:27)
	(_source(\../src/Practica04/test_block_atributos_PB.vhd\))
	(_parameters tan)
	(_code 7327217275252464757e352c237075747775767470)
	(_ent
		(_time 1758845023183)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000049 55 1794          1758899729519 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1758899729520 2025.09.26 12:15:29)
	(_source(\../src/Practica04/test_block_atributos_PB.vhd\))
	(_parameters tan)
	(_code ada9f8fafcfbfabaaba0ebf2fdaeabaaa9aba8aaae)
	(_ent
		(_time 1758845023183)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1891          1761880952757 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1761880952758 2025.10.31 00:22:32)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code b1b5e6e5b4e6e1a7b5bea3eee8b7b0b7b5b7b5b7b4)
	(_ent
		(_time 1761880952749)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1395          1761880952775 Driver
(_unit VHDL(test_adder8 0 34(driver 0 36))
	(_version vf5)
	(_time 1761880952776 2025.10.31 00:22:32)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code c0c59295c59697d7c5cc869a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1761880952773)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 38(_ent (_in))))
				(_port(_int B 0 0 38(_ent (_in))))
				(_port(_int Cin -1 0 38(_ent (_in))))
				(_port(_int Cout -1 0 38(_ent (_out))))
				(_port(_int Sum 0 0 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 40(_arch(_uni))))
		(_sig(_int B 1 0 40(_arch(_uni))))
		(_sig(_int Sum 1 0 40(_arch(_uni))))
		(_sig(_int Cin -1 0 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1891          1761881179497 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1761881179498 2025.10.31 00:26:19)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 5f085b5c0d080f495b504d0006595e595b595b595a)
	(_ent
		(_time 1761880952748)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1395          1761881179505 Driver
(_unit VHDL(test_adder8 0 34(driver 0 36))
	(_version vf5)
	(_time 1761881179506 2025.10.31 00:26:19)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 5f095e5c0c0908485a5319050f595b595b595a585d)
	(_ent
		(_time 1761880952772)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 38(_ent (_in))))
				(_port(_int B 0 0 38(_ent (_in))))
				(_port(_int Cin -1 0 38(_ent (_in))))
				(_port(_int Cout -1 0 38(_ent (_out))))
				(_port(_int Sum 0 0 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 40(_arch(_uni))))
		(_sig(_int B 1 0 40(_arch(_uni))))
		(_sig(_int Sum 1 0 40(_arch(_uni))))
		(_sig(_int Cin -1 0 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1891          1761881238160 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1761881238161 2025.10.31 00:27:18)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 7f712f7e2d282f697b706d2026797e797b797b797a)
	(_ent
		(_time 1761880952748)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 1891          1761881271522 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1761881271523 2025.10.31 00:27:51)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code cfc99d9a9d989fd9cbc0dd9096c9cec9cbc9cbc9ca)
	(_ent
		(_time 1761880952748)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 1891          1761881285142 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1761881285143 2025.10.31 00:28:05)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 080a0b0e045f581e0c071a57510e090e0c0e0c0e0d)
	(_ent
		(_time 1761880952748)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 1891          1761881297605 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1761881297606 2025.10.31 00:28:17)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code bcbdbfe8ebebecaab8b3aee3e5babdbab8bab8bab9)
	(_ent
		(_time 1761880952748)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1398          1761881297611 Driver
(_unit VHDL(test_adder8 0 34(driver 0 36))
	(_version vf5)
	(_time 1761881297612 2025.10.31 00:28:17)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code bcbcbae8eaeaebabb9e8fae6ecbab8bab8bab9bbbe)
	(_ent
		(_time 1761880952772)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 38(_ent (_in))))
				(_port(_int B 0 0 38(_ent (_in))))
				(_port(_int Cin -1 0 38(_ent (_in))))
				(_port(_int Cout -1 0 38(_ent (_out))))
				(_port(_int Sum 0 0 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 40(_arch(_uni))))
		(_sig(_int B 1 0 40(_arch(_uni))))
		(_sig(_int Sum 1 0 40(_arch(_uni))))
		(_sig(_int Cin -1 0 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(3))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1891          1761881299407 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1761881299408 2025.10.31 00:28:19)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code c1c0c994c49691d7c5ced39e98c7c0c7c5c7c5c7c4)
	(_ent
		(_time 1761880952748)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1398          1761881299413 Driver
(_unit VHDL(test_adder8 0 34(driver 0 36))
	(_version vf5)
	(_time 1761881299414 2025.10.31 00:28:19)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code c1c1cc94c59796d6c495879b91c7c5c7c5c7c4c6c3)
	(_ent
		(_time 1761880952772)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 38(_ent (_in))))
				(_port(_int B 0 0 38(_ent (_in))))
				(_port(_int Cin -1 0 38(_ent (_in))))
				(_port(_int Cout -1 0 38(_ent (_out))))
				(_port(_int Sum 0 0 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 40(_arch(_uni))))
		(_sig(_int B 1 0 40(_arch(_uni))))
		(_sig(_int Sum 1 0 40(_arch(_uni))))
		(_sig(_int Cin -1 0 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(3))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1891          1761881334851 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1761881334852 2025.10.31 00:28:54)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 2f292a2b7d787f392b203d7076292e292b292b292a)
	(_ent
		(_time 1761880952748)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 1891          1761881539000 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1761881539001 2025.10.31 00:32:18)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code abafabfcfdfcfbbdafa4b9f4f2adaaadafadafadae)
	(_ent
		(_time 1761880952748)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1398          1761881539006 Driver
(_unit VHDL(test_adder8 0 34(driver 0 36))
	(_version vf5)
	(_time 1761881539007 2025.10.31 00:32:19)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code abaeaefcfcfdfcbcaeffedf1fbadafadafadaeaca9)
	(_ent
		(_time 1761880952772)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 38(_ent (_in))))
				(_port(_int B 0 0 38(_ent (_in))))
				(_port(_int Cin -1 0 38(_ent (_in))))
				(_port(_int Cout -1 0 38(_ent (_out))))
				(_port(_int Sum 0 0 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 40(_arch(_uni))))
		(_sig(_int B 1 0 40(_arch(_uni))))
		(_sig(_int Sum 1 0 40(_arch(_uni))))
		(_sig(_int Cin -1 0 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(3))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1891          1761881541653 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1761881541654 2025.10.31 00:32:21)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 0b0f590d5d5c5b1d0f041954520d0a0d0f0d0f0d0e)
	(_ent
		(_time 1761880952748)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1398          1761881541659 Driver
(_unit VHDL(test_adder8 0 34(driver 0 36))
	(_version vf5)
	(_time 1761881541660 2025.10.31 00:32:21)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 0b0e5c0d5c5d5c1c0e5f4d515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1761880952772)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 38(_ent (_in))))
				(_port(_int B 0 0 38(_ent (_in))))
				(_port(_int Cin -1 0 38(_ent (_in))))
				(_port(_int Cout -1 0 38(_ent (_out))))
				(_port(_int Sum 0 0 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 40(_arch(_uni))))
		(_sig(_int B 1 0 40(_arch(_uni))))
		(_sig(_int Sum 1 0 40(_arch(_uni))))
		(_sig(_int Cin -1 0 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(3))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1891          1761881744166 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1761881744167 2025.10.31 00:35:44)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 0f0d0d095d585f190b001d5056090e090b090b090a)
	(_ent
		(_time 1761880952748)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1398          1761881744172 Driver
(_unit VHDL(test_adder8 0 34(driver 0 36))
	(_version vf5)
	(_time 1761881744173 2025.10.31 00:35:44)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 1f1c18184c4948081a4b59454f191b191b191a181d)
	(_ent
		(_time 1761880952772)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 38(_ent (_in))))
				(_port(_int B 0 0 38(_ent (_in))))
				(_port(_int Cin -1 0 38(_ent (_in))))
				(_port(_int Cout -1 0 38(_ent (_out))))
				(_port(_int Sum 0 0 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 40(_arch(_uni))))
		(_sig(_int B 1 0 40(_arch(_uni))))
		(_sig(_int Sum 1 0 40(_arch(_uni))))
		(_sig(_int Cin -1 0 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(3))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1891          1761881785257 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1761881785258 2025.10.31 00:36:25)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 95c6979a94c2c583919a87cacc9394939193919390)
	(_ent
		(_time 1761880952748)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1395          1761881785263 Driver
(_unit VHDL(test_adder8 0 34(driver 0 36))
	(_version vf5)
	(_time 1761881785264 2025.10.31 00:36:25)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code a5f7a2f2a5f3f2b2a0a9e3fff5a3a1a3a1a3a0a2a7)
	(_ent
		(_time 1761880952772)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 38(_ent (_in))))
				(_port(_int B 0 0 38(_ent (_in))))
				(_port(_int Cin -1 0 38(_ent (_in))))
				(_port(_int Cout -1 0 38(_ent (_out))))
				(_port(_int Sum 0 0 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 40(_arch(_uni))))
		(_sig(_int B 1 0 40(_arch(_uni))))
		(_sig(_int Sum 1 0 40(_arch(_uni))))
		(_sig(_int Cin -1 0 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1707          1761883306636 Driver
(_unit VHDL(test_shiftn 0 50(driver 0 52))
	(_version vf5)
	(_time 1761883306637 2025.10.31 01:01:46)
	(_source(\../src/test_shiftN.vhd\))
	(_parameters tan)
	(_code 8482d18a85d2d3938283c2dfd6828c828d82828380)
	(_ent
		(_time 1761883306634)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 54(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 56(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 56(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 56(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_sig(_int CLK -1 0 58(_arch(_uni))))
		(_sig(_int CLR -1 0 58(_arch(_uni))))
		(_sig(_int LD -1 0 58(_arch(_uni))))
		(_sig(_int SH -1 0 58(_arch(_uni))))
		(_sig(_int DIR -1 0 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 59(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 59(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 60(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 60(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1707          1761883347548 Driver
(_unit VHDL(test_shiftn 0 50(driver 0 52))
	(_version vf5)
	(_time 1761883347549 2025.10.31 01:02:27)
	(_source(\../src/test_shiftN.vhd\))
	(_parameters tan)
	(_code 4e1b1b4c1e181959484908151c484648474848494a)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 54(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 56(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 56(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 56(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_sig(_int CLK -1 0 58(_arch(_uni))))
		(_sig(_int CLR -1 0 58(_arch(_uni))))
		(_sig(_int LD -1 0 58(_arch(_uni))))
		(_sig(_int SH -1 0 58(_arch(_uni))))
		(_sig(_int DIR -1 0 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 59(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 59(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 60(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 60(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1707          1761883637202 Driver
(_unit VHDL(test_shiftn 0 50(driver 0 52))
	(_version vf5)
	(_time 1761883637203 2025.10.31 01:07:17)
	(_source(\../src/test_shiftN.vhd\))
	(_parameters tan)
	(_code c6c3c793c59091d1c0c1809d94c0cec0cfc0c0c1c2)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 54(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 56(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 56(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 56(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_sig(_int CLK -1 0 58(_arch(_uni))))
		(_sig(_int CLR -1 0 58(_arch(_uni))))
		(_sig(_int LD -1 0 58(_arch(_uni))))
		(_sig(_int SH -1 0 58(_arch(_uni))))
		(_sig(_int DIR -1 0 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 59(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 59(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 60(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 60(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1316          1761883680902 Behavior
(_unit VHDL(shiftn 0 8(behavior 0 22))
	(_version vf5)
	(_time 1761883680903 2025.10.31 01:08:00)
	(_source(\../src/test_shiftN.vhd\))
	(_parameters tan)
	(_code 7d2e7e7c212a206b797c6927797a7e7b757b747b7b)
	(_ent
		(_time 1761883680900)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 0 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 0 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1580          1761883680917 Driver
(_unit VHDL(test_shiftn 0 50(driver 0 51))
	(_version vf5)
	(_time 1761883680918 2025.10.31 01:08:00)
	(_source(\../src/test_shiftN.vhd\))
	(_parameters tan)
	(_code 8dde8983dcdbda9a8b8acbd6df8b858b848b8b8a89)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 53(_ent (_in))))
				(_port(_int SH -1 0 54(_ent (_in))))
				(_port(_int DIR -1 0 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 57(_arch(_uni))))
		(_sig(_int CLR -1 0 57(_arch(_uni))))
		(_sig(_int LD -1 0 57(_arch(_uni))))
		(_sig(_int SH -1 0 57(_arch(_uni))))
		(_sig(_int DIR -1 0 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1316          1761883706757 Behavior
(_unit VHDL(shiftn 0 8(behavior 0 23))
	(_version vf5)
	(_time 1761883706758 2025.10.31 01:08:26)
	(_source(\../src/test_shiftN.vhd\))
	(_parameters tan)
	(_code 7175777078262c677570652b757672777977787777)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 0 26(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 27(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 28(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 28(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 0 25(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1580          1761883706773 Driver
(_unit VHDL(test_shiftn 0 50(driver 0 52))
	(_version vf5)
	(_time 1761883706774 2025.10.31 01:08:26)
	(_source(\../src/test_shiftN.vhd\))
	(_parameters tan)
	(_code 8185808f85d7d6968786c7dad38789878887878685)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 54(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 56(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 56(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 56(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 62(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 58(_arch(_uni))))
		(_sig(_int CLR -1 0 58(_arch(_uni))))
		(_sig(_int LD -1 0 58(_arch(_uni))))
		(_sig(_int SH -1 0 58(_arch(_uni))))
		(_sig(_int DIR -1 0 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 59(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 59(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 60(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 60(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1316          1761883716730 Behavior
(_unit VHDL(shiftn 0 8(behavior 0 21))
	(_version vf5)
	(_time 1761883716731 2025.10.31 01:08:36)
	(_source(\../src/test_shiftN.vhd\))
	(_parameters tan)
	(_code 7173217078262c677570652b757672777977787777)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 0 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1580          1761883716744 Driver
(_unit VHDL(test_shiftn 0 50(driver 0 50))
	(_version vf5)
	(_time 1761883716745 2025.10.31 01:08:36)
	(_source(\../src/test_shiftN.vhd\))
	(_parameters tan)
	(_code 71732670752726667776372a237779777877777675)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 52(_ent (_in))))
				(_port(_int LD -1 0 52(_ent (_in))))
				(_port(_int SH -1 0 53(_ent (_in))))
				(_port(_int DIR -1 0 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 56(_arch(_uni))))
		(_sig(_int CLR -1 0 56(_arch(_uni))))
		(_sig(_int LD -1 0 56(_arch(_uni))))
		(_sig(_int SH -1 0 56(_arch(_uni))))
		(_sig(_int DIR -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1316          1761883723155 Behavior
(_unit VHDL(shiftn 0 8(behavior 0 21))
	(_version vf5)
	(_time 1761883723156 2025.10.31 01:08:43)
	(_source(\../src/test_shiftN.vhd\))
	(_parameters tan)
	(_code 8787818988d0da91838693dd838084818f818e8181)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 0 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1580          1761883723169 Driver
(_unit VHDL(test_shiftn 0 50(driver 0 50))
	(_version vf5)
	(_time 1761883723170 2025.10.31 01:08:43)
	(_source(\../src/test_shiftN.vhd\))
	(_parameters tan)
	(_code 9797969895c1c0809190d1ccc5919f919e91919093)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 52(_ent (_in))))
				(_port(_int LD -1 0 52(_ent (_in))))
				(_port(_int SH -1 0 53(_ent (_in))))
				(_port(_int DIR -1 0 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 56(_arch(_uni))))
		(_sig(_int CLR -1 0 56(_arch(_uni))))
		(_sig(_int LD -1 0 56(_arch(_uni))))
		(_sig(_int SH -1 0 56(_arch(_uni))))
		(_sig(_int DIR -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1316          1761883771921 Behavior
(_unit VHDL(shiftn 0 8(behavior 0 21))
	(_version vf5)
	(_time 1761883771922 2025.10.31 01:09:31)
	(_source(\../src/test_shiftN.vhd\))
	(_parameters tan)
	(_code 05010203085258130104115f010206030d030c0303)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 0 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 0 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1580          1761883771934 Driver
(_unit VHDL(test_shiftn 0 50(driver 0 50))
	(_version vf5)
	(_time 1761883771935 2025.10.31 01:09:31)
	(_source(\../src/test_shiftN.vhd\))
	(_parameters tan)
	(_code 14101413154243031213524f46121c121d12121310)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 52(_ent (_in))))
				(_port(_int LD -1 0 52(_ent (_in))))
				(_port(_int SH -1 0 53(_ent (_in))))
				(_port(_int DIR -1 0 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 56(_arch(_uni))))
		(_sig(_int CLR -1 0 56(_arch(_uni))))
		(_sig(_int LD -1 0 56(_arch(_uni))))
		(_sig(_int SH -1 0 56(_arch(_uni))))
		(_sig(_int DIR -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761883783913 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761883783914 2025.10.31 01:09:43)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code d5d4d487d88288c3d1d4c18fd1d2d6d3ddd3dcd3d3)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761883783927 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761883783928 2025.10.31 01:09:43)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code e5e4e3b6e5b3b2f2e3e2a3beb7e3ede3ece3e3e2e1)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761883995586 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761883995587 2025.10.31 01:13:15)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code ada3fafaf1faf0bba9acb9f7a9aaaeaba5aba4abab)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761883995605 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761883995606 2025.10.31 01:13:15)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code ccc29c999a9a9bdbcacb8a979ecac4cac5cacacbc8)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884117374 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884117375 2025.10.31 01:15:17)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 7272787378252f6476736628767571747a747b7474)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884117389 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884117390 2025.10.31 01:15:17)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 82828f8c85d4d5958485c4d9d0848a848b84848586)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884166377 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884166378 2025.10.31 01:16:06)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code daded188838d87ccdedbce80deddd9dcd2dcd3dcdc)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884166392 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884166393 2025.10.31 01:16:06)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code eaeee6b9bebcbdfdecedacb1b8ece2ece3ececedee)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884323029 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884323030 2025.10.31 01:18:43)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code cac49a9f939d97dccecbde90cecdc9ccc2ccc3cccc)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884323044 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884323045 2025.10.31 01:18:43)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code dad48d888e8c8dcddcdd9c8188dcd2dcd3dcdcddde)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884419096 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884419097 2025.10.31 01:20:19)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 090f0e0f085e541f0d081d530d0e0a0f010f000f0f)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884419113 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884419114 2025.10.31 01:20:19)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 181e181f154e4f0f1e1f5e434a1e101e111e1e1f1c)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884501638 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884501639 2025.10.31 01:21:41)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 7c7e797d272b216a787d6826787b7f7a747a757a7a)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884501652 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884501653 2025.10.31 01:21:41)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 8b898985dcdddc9c8d8ccdd0d98d838d828d8d8c8f)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884546250 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884546251 2025.10.31 01:22:26)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code bdbabae9e1eae0abb9bca9e7b9babebbb5bbb4bbbb)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884546264 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884546265 2025.10.31 01:22:26)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code cdcacd989c9b9adacbca8b969fcbc5cbc4cbcbcac9)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884570723 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884570724 2025.10.31 01:22:50)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 5253555158050f4456534608565551545a545b5454)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884570741 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884570742 2025.10.31 01:22:50)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 61606161653736766766273a336769676867676665)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884611426 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884611427 2025.10.31 01:23:31)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 5156515258060c475550450b555652575957585757)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884611444 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884611445 2025.10.31 01:23:31)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 60676760653637776667263b326668666966666764)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884635745 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884635746 2025.10.31 01:23:55)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 5958585a580e044f5d584d035d5e5a5f515f505f5f)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884635764 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884635765 2025.10.31 01:23:55)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 69686f69653f3e7e6f6e2f323b6f616f606f6f6e6d)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884706207 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884706208 2025.10.31 01:25:06)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 8e8e8880d3d9d3988a8f9ad48a898d888688878888)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884706225 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884706226 2025.10.31 01:25:06)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 9e9e9f91cec8c9899899d8c5cc989698979898999a)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884791432 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884791433 2025.10.31 01:26:31)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 80d4818e88d7dd96848194da848783868886898686)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884791450 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884791451 2025.10.31 01:26:31)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 90c4969f95c6c7879697d6cbc29698969996969794)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884835019 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884835020 2025.10.31 01:27:15)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code bbbaebefe1ece6adbfbaafe1bfbcb8bdb3bdb2bdbd)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884835037 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884835038 2025.10.31 01:27:15)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code cacb9d9f9e9c9dddcccd8c9198ccc2ccc3cccccdce)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884855695 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884855696 2025.10.31 01:27:35)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 7a2f2d7b232d276c7e7b6e207e7d797c727c737c7c)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884855711 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884855712 2025.10.31 01:27:35)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 8adfda84dedcdd9d8c8dccd1d88c828c838c8c8d8e)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884913733 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884913734 2025.10.31 01:28:33)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 396f3a3c386e642f3d382d633d3e3a3f313f303f3f)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884913749 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884913750 2025.10.31 01:28:33)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 491f4d4b451f1e5e4f4e0f121b4f414f404f4f4e4d)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761884940526 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761884940527 2025.10.31 01:29:00)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code e6e1edb5e8b1bbf0e2e7f2bce2e1e5e0eee0efe0e0)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761884940543 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761884940544 2025.10.31 01:29:00)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code f6f1faa6f5a0a1e1f0f1b0ada4f0fef0fff0f0f1f2)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761885301640 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761885301641 2025.10.31 01:35:01)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 7c732d7d272b216a787d6826787b7f7a747a757a7a)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761885301669 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761885301670 2025.10.31 01:35:01)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 9b94cd94cccdcc8c9d9cddc0c99d939d929d9d9c9f)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1353          1761885345642 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1761885345643 2025.10.31 01:35:45)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 5c58585f070b014a585d4806585b5f5a545a555a5a)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1617          1761885345660 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1761885345661 2025.10.31 01:35:45)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 6b6f686b3c3d3c7c6d6c2d30396d636d626d6d6c6f)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1749          1761956309469 Driver
(_unit VHDL(test_controller 0 81(driver 0 83))
	(_version vf5)
	(_time 1761956309470 2025.10.31 21:18:29)
	(_source(\../src/test_fsm.vhd\))
	(_parameters tan)
	(_code 808e868e85d6d79785d3c6dad286d686d587848782)
	(_ent
		(_time 1761956309467)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 85(_ent (_in))))
				(_port(_int CLK -1 0 85(_ent (_in))))
				(_port(_int LSB -1 0 85(_ent (_in))))
				(_port(_int Stop -1 0 85(_ent (_in))))
				(_port(_int Init -1 0 86(_ent (_out))))
				(_port(_int Shift -1 0 86(_ent (_out))))
				(_port(_int Add -1 0 86(_ent (_out))))
				(_port(_int Done -1 0 86(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 91(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 88(_arch(_uni))))
		(_sig(_int LSB -1 0 88(_arch(_uni))))
		(_sig(_int Done -1 0 88(_arch(_uni))))
		(_sig(_int Init -1 0 88(_arch(_uni))))
		(_sig(_int Shift -1 0 88(_arch(_uni))))
		(_sig(_int Add -1 0 88(_arch(_uni))))
		(_sig(_int Stop -1 0 88(_arch(_uni))))
		(_sig(_int CLK -1 0 89(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 89(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 95(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 95(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 92(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 93(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 94(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000044 55 1165          1761956359288 FSM
(_unit VHDL(controller 0 7(fsm 0 12))
	(_version vf5)
	(_time 1761956359289 2025.10.31 21:19:19)
	(_source(\../src/test_fsm.vhd\))
	(_parameters tan)
	(_code 1417121346431503121a064e131247124712111316)
	(_ent
		(_time 1761956309464)
	)
	(_object
		(_port(_int STB -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LSB -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 8(_ent(_in))))
		(_port(_int Init -1 0 9(_ent(_out))))
		(_port(_int Shift -1 0 9(_ent(_out))))
		(_port(_int Add -1 0 9(_ent(_out))))
		(_port(_int Done -1 0 9(_ent(_out))))
		(_type(_int States 0 13(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 14(_arch(_uni((i 4))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(4))(_sens(8)))))
			(line__18(_arch 1 0 18(_assignment(_trgt(6))(_sens(8)))))
			(line__19(_arch 2 0 19(_assignment(_trgt(5))(_sens(8)))))
			(line__20(_arch 3 0 20(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 23(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1749          1761956359302 Driver
(_unit VHDL(test_controller 0 81(driver 0 54))
	(_version vf5)
	(_time 1761956359303 2025.10.31 21:19:19)
	(_source(\../src/test_fsm.vhd\))
	(_parameters tan)
	(_code 24262520257273332177627e762272227123202326)
	(_ent
		(_time 1761956309466)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 56(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LSB -1 0 56(_ent (_in))))
				(_port(_int Stop -1 0 56(_ent (_in))))
				(_port(_int Init -1 0 57(_ent (_out))))
				(_port(_int Shift -1 0 57(_ent (_out))))
				(_port(_int Add -1 0 57(_ent (_out))))
				(_port(_int Done -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 62(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 59(_arch(_uni))))
		(_sig(_int LSB -1 0 59(_arch(_uni))))
		(_sig(_int Done -1 0 59(_arch(_uni))))
		(_sig(_int Init -1 0 59(_arch(_uni))))
		(_sig(_int Shift -1 0 59(_arch(_uni))))
		(_sig(_int Add -1 0 59(_arch(_uni))))
		(_sig(_int Stop -1 0 59(_arch(_uni))))
		(_sig(_int CLK -1 0 60(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 60(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 66(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 66(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 63(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 64(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 65(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000044 55 1164          1761956375818 FSM
(_unit VHDL(controller 0 7(fsm 0 9))
	(_version vf5)
	(_time 1761956375819 2025.10.31 21:19:35)
	(_source(\../src/test_fsm.vhd\))
	(_parameters tan)
	(_code a7a8a1f0f6f0a6b0a1a9b5fda0a1f4a1f4a1a2a0a5)
	(_ent
		(_time 1761956309464)
	)
	(_object
		(_port(_int STB -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LSB -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 8(_ent(_in))))
		(_port(_int Init -1 0 9(_ent(_out))))
		(_port(_int Shift -1 0 9(_ent(_out))))
		(_port(_int Add -1 0 9(_ent(_out))))
		(_port(_int Done -1 0 9(_ent(_out))))
		(_type(_int States 0 10(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 11(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1749          1761956375831 Driver
(_unit VHDL(test_controller 0 81(driver 0 51))
	(_version vf5)
	(_time 1761956375832 2025.10.31 21:19:35)
	(_source(\../src/test_fsm.vhd\))
	(_parameters tan)
	(_code b7b9b6e3b5e1e0a0b2e4f1ede5b1e1b1e2b0b3b0b5)
	(_ent
		(_time 1761956309466)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int LSB -1 0 53(_ent (_in))))
				(_port(_int Stop -1 0 53(_ent (_in))))
				(_port(_int Init -1 0 54(_ent (_out))))
				(_port(_int Shift -1 0 54(_ent (_out))))
				(_port(_int Add -1 0 54(_ent (_out))))
				(_port(_int Done -1 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 59(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 56(_arch(_uni))))
		(_sig(_int LSB -1 0 56(_arch(_uni))))
		(_sig(_int Done -1 0 56(_arch(_uni))))
		(_sig(_int Init -1 0 56(_arch(_uni))))
		(_sig(_int Shift -1 0 56(_arch(_uni))))
		(_sig(_int Add -1 0 56(_arch(_uni))))
		(_sig(_int Stop -1 0 56(_arch(_uni))))
		(_sig(_int CLK -1 0 57(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 57(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 63(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 63(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 60(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 61(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 62(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000044 55 1198          1761956527495 FSM
(_unit VHDL(controller 0 7(fsm 1 9))
	(_version vf5)
	(_time 1761956527496 2025.10.31 21:22:07)
	(_source(\../src/test_fsm.vhd\(\../src/Practica07/test_fsm.vhd\)))
	(_parameters tan)
	(_code 2f7c2a2b2f782e3829213d7528297c297c292a282d)
	(_ent
		(_time 1761956309464)
	)
	(_object
		(_port(_int STB -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LSB -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 8(_ent(_in))))
		(_port(_int Init -1 0 9(_ent(_out))))
		(_port(_int Shift -1 0 9(_ent(_out))))
		(_port(_int Add -1 0 9(_ent(_out))))
		(_port(_int Done -1 0 9(_ent(_out))))
		(_type(_int States 1 10(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 11(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1783          1761956527508 Driver
(_unit VHDL(test_controller 0 81(driver 1 51))
	(_version vf5)
	(_time 1761956527509 2025.10.31 21:22:07)
	(_source(\../src/test_fsm.vhd\(\../src/Practica07/test_fsm.vhd\)))
	(_parameters tan)
	(_code 2f7d2d2b7c7978382a7c69757d2979297a282b282d)
	(_ent
		(_time 1761956309466)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 53(_ent (_in))))
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int LSB -1 1 53(_ent (_in))))
				(_port(_int Stop -1 1 53(_ent (_in))))
				(_port(_int Init -1 1 54(_ent (_out))))
				(_port(_int Shift -1 1 54(_ent (_out))))
				(_port(_int Add -1 1 54(_ent (_out))))
				(_port(_int Done -1 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 59(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 56(_arch(_uni))))
		(_sig(_int LSB -1 1 56(_arch(_uni))))
		(_sig(_int Done -1 1 56(_arch(_uni))))
		(_sig(_int Init -1 1 56(_arch(_uni))))
		(_sig(_int Shift -1 1 56(_arch(_uni))))
		(_sig(_int Add -1 1 56(_arch(_uni))))
		(_sig(_int Stop -1 1 56(_arch(_uni))))
		(_sig(_int CLK -1 1 57(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 57(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 63(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 63(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 60(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 61(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 62(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 689 1761956598313 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1761956598319 2025.10.31 21:23:18)
	(_source(\../src/test_utils.vhd\))
	(_parameters tan)
	(_code cb9a9f9f9d9c96dd9ac4d8909fcccfcdc2cd98ccc8)
	(_ent
		(_time 1761956598313)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1061          1761956598334 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1761956598335 2025.10.31 21:23:18)
	(_source(\../src/test_utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code db8a8e898c8d8cccde8c9d808fdcdfddd2dd88dcd8)
	(_ent
		(_time 1761956598332)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000036 55 725 1761956598312 utils
(_unit VHDL(utils 0 8(utils 1 16))
	(_version vf5)
	(_time 1761956607250 2025.10.31 21:23:27)
	(_source(\../src/test_utils.vhd\(\../src/Practica08/test_utils.vhd\)))
	(_parameters tan)
	(_code b5b3e4e0b4e2e8a3e4baa6eee1b2b1b3bcb3e6b2b6)
	(_ent
		(_time 1761956598312)
	)
	(_object
		(_subprogram
			(_int Clock 0 1 17(_ent(_proc)))
			(_int Convert 1 1 25(_ent(_func)))
			(_int Convert 2 1 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1097          1761956607264 Driver
(_unit VHDL(test_utils 0 51(driver 1 55))
	(_version vf5)
	(_time 1761956607265 2025.10.31 21:23:27)
	(_source(\../src/test_utils.vhd\(\../src/Practica08/test_utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code c5c39590c59392d2c092839e91c2c1c3ccc396c2c6)
	(_ent
		(_time 1761956598331)
	)
	(_object
		(_sig(_int N -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 57(_arch(_uni))))
		(_sig(_int C -2 1 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 1 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 1 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000036 55 725 1761956598312 utils
(_unit VHDL(utils 0 8(utils 1 26))
	(_version vf5)
	(_time 1761958056083 2025.10.31 21:47:36)
	(_source(\../src/test_utils.vhd\(\../src/Practica08/test_utils.vhd\)))
	(_parameters tan)
	(_code 31353d3534666c27603e226a653635373837623632)
	(_ent
		(_time 1761956598312)
	)
	(_object
		(_subprogram
			(_int Clock 0 1 27(_ent(_proc)))
			(_int Convert 1 1 35(_ent(_func)))
			(_int Convert 2 1 46(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1097          1761958056097 Driver
(_unit VHDL(test_utils 0 51(driver 1 65))
	(_version vf5)
	(_time 1761958056098 2025.10.31 21:47:36)
	(_source(\../src/test_utils.vhd\(\../src/Practica08/test_utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 41454c43451716564416071a154645474847124642)
	(_ent
		(_time 1761956598331)
	)
	(_object
		(_sig(_int N -1 1 66(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 67(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 67(_arch(_uni))))
		(_sig(_int C -2 1 68(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 74(_procedure_call(_trgt(2)))))
			(line__76(_arch 1 1 76(_prcs(_wait_for)(_trgt(1)))))
			(line__86(_arch 2 1 86(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000050 55 4021          1762027204354 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 14))
	(_version vf5)
	(_time 1762027204355 2025.11.01 17:00:04)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 02025f050555051500041658070507045105060106)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 42(_ent (_in))))
				(_port(_int CLK -1 0 42(_ent (_in))))
				(_port(_int LSB -1 0 42(_ent (_in))))
				(_port(_int Stop -1 0 42(_ent (_in))))
				(_port(_int Init -1 0 43(_ent (_out))))
				(_port(_int Shift -1 0 43(_ent (_out))))
				(_port(_int Add -1 0 43(_ent (_out))))
				(_port(_int Done -1 0 43(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 21(_ent (_out))))
				(_port(_int Sum 2 0 22(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 30(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 32(_ent (_in))))
				(_port(_int DIR -1 0 33(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 34(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 34(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 35(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 54(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 65(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 73(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 83(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 93(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 47(_arch(_uni))))
		(_sig(_int SHIFT -1 0 47(_arch(_uni))))
		(_sig(_int INIT -1 0 47(_arch(_uni))))
		(_sig(_int ADD -1 0 47(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 48(_arch(_uni))))
		(_sig(_int Q_B 3 0 48(_arch(_uni))))
		(_sig(_int D_ACC 3 0 48(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . behaviour 1 -1)
)
I 000050 55 4021          1762027207431 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 14))
	(_version vf5)
	(_time 1762027207432 2025.11.01 17:00:07)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 0809590f055f0f1f0a0e1c520d0f0d0e5b0f0c0b0c)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 42(_ent (_in))))
				(_port(_int CLK -1 0 42(_ent (_in))))
				(_port(_int LSB -1 0 42(_ent (_in))))
				(_port(_int Stop -1 0 42(_ent (_in))))
				(_port(_int Init -1 0 43(_ent (_out))))
				(_port(_int Shift -1 0 43(_ent (_out))))
				(_port(_int Add -1 0 43(_ent (_out))))
				(_port(_int Done -1 0 43(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 19(_ent (_in))))
				(_port(_int B 2 0 19(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 21(_ent (_out))))
				(_port(_int Sum 2 0 22(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int CLR -1 0 30(_ent (_in))))
				(_port(_int LD -1 0 31(_ent (_in))))
				(_port(_int SH -1 0 32(_ent (_in))))
				(_port(_int DIR -1 0 33(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 34(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 34(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 35(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 54(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 65(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 73(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 83(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 93(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 47(_arch(_uni))))
		(_sig(_int SHIFT -1 0 47(_arch(_uni))))
		(_sig(_int INIT -1 0 47(_arch(_uni))))
		(_sig(_int ADD -1 0 47(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 48(_arch(_uni))))
		(_sig(_int Q_B 3 0 48(_arch(_uni))))
		(_sig(_int D_ACC 3 0 48(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 48(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . behaviour 1 -1)
)
I 000050 55 4011          1762028921175 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762028921176 2025.11.01 17:28:41)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 4f40494c1c1848584d4f5b154a484a491c484b4c4b)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 1 -1)
)
I 000050 55 4011          1762028943102 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762028943103 2025.11.01 17:29:03)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code f1a1a5a0f5a6f6e6f3f1e5abf4f6f4f7a2f6f5f2f5)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 1 -1)
)
I 000050 55 4011          1762028954235 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762028954236 2025.11.01 17:29:14)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 75727275752272627775612f707270732672717671)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 1 -1)
)
I 000050 55 4011          1762028963228 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762028963229 2025.11.01 17:29:23)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 9d989f93ccca9a8a9f9d89c7989a989bce9a999e99)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 1 -1)
)
I 000047 55 1932          1762028963234 Driver
(_unit VHDL(test_mult4 0 108(driver 0 112))
	(_version vf5)
	(_time 1762028963235 2025.11.01 17:29:23)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9d99cf92cccbca8a9b9cdbc7989a989bce9a999e99)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 116(_ent (_in))))
				(_port(_int B 0 0 116(_ent (_in))))
				(_port(_int STB -1 0 117(_ent (_in))))
				(_port(_int CLK -1 0 117(_ent (_in))))
				(_port(_int Result 1 0 118(_ent (_out))))
				(_port(_int Done -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 127(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 118(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 123(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 123(_arch(_uni))))
		(_sig(_int B 2 0 123(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 124(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 124(_arch(_uni))))
		(_sig(_int Done -1 0 125(_arch(_uni))))
		(_sig(_int STB -1 0 125(_arch(_uni))))
		(_sig(_int CLK -1 0 125(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR~13 0 140(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 2))))
		(_prcs
			(C(_arch 0 0 136(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 138(_prcs(_simple)(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000050 55 4011          1762028997064 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762028997065 2025.11.01 17:29:57)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code c1949695c596c6d6c3c1d59bc4c6c4c792c6c5c2c5)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 1 -1)
)
I 000047 55 1923          1762028997070 Driver
(_unit VHDL(test_mult4 0 108(driver 0 112))
	(_version vf5)
	(_time 1762028997071 2025.11.01 17:29:57)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code c195c694c59796d6c7c1879bc4c6c4c792c6c5c2c5)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 116(_ent (_in))))
				(_port(_int B 0 0 116(_ent (_in))))
				(_port(_int STB -1 0 117(_ent (_in))))
				(_port(_int CLK -1 0 117(_ent (_in))))
				(_port(_int Result 1 0 118(_ent (_out))))
				(_port(_int Done -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 127(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 118(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 123(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 123(_arch(_uni))))
		(_sig(_int B 2 0 123(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 124(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 124(_arch(_uni))))
		(_sig(_int Done -1 0 125(_arch(_uni))))
		(_sig(_int STB -1 0 125(_arch(_uni))))
		(_sig(_int CLK -1 0 125(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR~13 0 140(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 2))))
		(_prcs
			(C(_arch 0 0 136(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 138(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000050 55 4011          1762029125553 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762029125554 2025.11.01 17:32:05)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code a6f2fbf0a5f1a1b1a4a6b2fca3a1a3a0f5a1a2a5a2)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 1 -1)
)
I 000047 55 1933          1762029125559 Driver
(_unit VHDL(test_mult4 0 108(driver 0 112))
	(_version vf5)
	(_time 1762029125560 2025.11.01 17:32:05)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code b5e0b8e1b5e3e2a2b3b5f3efb0b2b0b3e6b2b1b6b1)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 116(_ent (_in))))
				(_port(_int B 0 0 116(_ent (_in))))
				(_port(_int STB -1 0 117(_ent (_in))))
				(_port(_int CLK -1 0 117(_ent (_in))))
				(_port(_int Result 1 0 118(_ent (_out))))
				(_port(_int Done -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 127(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 118(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 123(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 123(_arch(_uni))))
		(_sig(_int B 2 0 123(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 124(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 124(_arch(_uni))))
		(_sig(_int Done -1 0 125(_arch(_uni))))
		(_sig(_int STB -1 0 125(_arch(_uni))))
		(_sig(_int CLK -1 0 125(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR~13 0 140(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 2))))
		(_prcs
			(C(_arch 0 0 136(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 138(_prcs(_trgt(0)(1)(4))(_sens(3)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000050 55 4011          1762029426073 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762029426074 2025.11.01 17:37:06)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 999b9b9795ce9e8e9b998dc39c9e9c9fca9e9d9a9d)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 1 -1)
)
I 000047 55 2073          1762029426079 Driver
(_unit VHDL(test_mult4 0 108(driver 0 112))
	(_version vf5)
	(_time 1762029426080 2025.11.01 17:37:06)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 999acb9695cfce8e9fcfdfc39c9e9c9fca9e9d9a9d)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 116(_ent (_in))))
				(_port(_int B 0 0 116(_ent (_in))))
				(_port(_int STB -1 0 117(_ent (_in))))
				(_port(_int CLK -1 0 117(_ent (_in))))
				(_port(_int Result 1 0 118(_ent (_out))))
				(_port(_int Done -1 0 119(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 127(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 116(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 118(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 123(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 123(_arch(_uni))))
		(_sig(_int B 2 0 123(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 124(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 124(_arch(_uni))))
		(_sig(_int Done -1 0 125(_arch(_uni))))
		(_sig(_int STB -1 0 125(_arch(_uni))))
		(_sig(_int CLK -1 0 125(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR~13 0 140(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 3))))
		(_prcs
			(C(_arch 0 0 136(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 138(_prcs(_trgt(0)(1)(4)))))
			(Monitor(_arch 2 0 146(_prcs(_sens(3))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext STOP(2 1))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils))(std(ENV)))
	(_static
		(544106822 1931502948 1819635049 4083770209 110)
	)
	(_model . Driver 4 -1)
)
I 000050 55 4101          1762029617612 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762029617613 2025.11.01 17:40:17)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code c4c1c290c593c3d3c6c3d09ec1c3c1c297c3c0c7c0)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2073          1762029617625 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762029617626 2025.11.01 17:40:17)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code d4d08286d58283c3d282928ed1d3d1d287d3d0d7d0)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 128(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR~13 0 141(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 3))))
		(_prcs
			(C(_arch 0 0 137(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 139(_prcs(_trgt(0)(1)(4)))))
			(Monitor(_arch 2 0 147(_prcs(_sens(3))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext STOP(2 1))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils))(std(ENV)))
	(_static
		(544106822 1931502948 1819635049 4083770209 110)
	)
	(_model . Driver 4 -1)
)
I 000050 55 4101          1762029718563 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762029718564 2025.11.01 17:41:58)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 1d484f1b4c4a1a0a1f1a0947181a181b4e1a191e19)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 1923          1762029718569 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762029718570 2025.11.01 17:41:58)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1d491f1a4c4b4a0a1b1f5b47181a181b4e1a191e19)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 128(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR~13 0 141(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 2))))
		(_prcs
			(C(_arch 0 0 137(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 139(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000050 55 4101          1762029761942 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762029761943 2025.11.01 17:42:41)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 8c8c8e83dadb8b9b8e8b98d6898b898adf8b888f88)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 1923          1762029761948 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762029761949 2025.11.01 17:42:41)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9c9dce93cacacb8b9a9edac6999b999acf9b989f98)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 128(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR~13 0 141(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 2))))
		(_prcs
			(C(_arch 0 0 137(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 139(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000050 55 4101          1762029801659 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762029801660 2025.11.01 17:43:21)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code b3b5b6e6b5e4b4a4b1b4a7e9b6b4b6b5e0b4b7b0b7)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 1923          1762029801665 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762029801666 2025.11.01 17:43:21)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code b3b4e6e7b5e5e4a4b5b1f5e9b6b4b6b5e0b4b7b0b7)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 128(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR~13 0 141(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 2))))
		(_prcs
			(C(_arch 0 0 137(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 139(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000050 55 4101          1762029832978 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762029832979 2025.11.01 17:43:52)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 040a5503055303130603105e010301025703000700)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 1923          1762029832984 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762029832985 2025.11.01 17:43:52)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 131c12141545440415115549161416154014171017)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 128(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR~13 0 141(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 2))))
		(_prcs
			(C(_arch 0 0 137(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 139(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000050 55 4101          1762029899101 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762029899102 2025.11.01 17:44:59)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 515f0253550656465356450b545654570256555255)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2055          1762029899107 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762029899108 2025.11.01 17:44:59)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 606f6360653637776662263a656765663367646364)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 128(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR~135 0 141(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{7,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~13 0 142(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{1,4}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(C(_arch 0 0 137(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 139(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 4 -1)
)
I 000050 55 4101          1762029973892 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762029973893 2025.11.01 17:46:13)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 7e29787e2e2979697c796a247b797b782d797a7d7a)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2055          1762029973898 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762029973899 2025.11.01 17:46:13)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7e28287f2e282969787c38247b797b782d797a7d7a)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 128(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR~135 0 141(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{1,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~13 0 142(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{7,4}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(C(_arch 0 0 137(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 139(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 4 -1)
)
I 000050 55 4101          1762036899039 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762036899040 2025.11.01 19:41:39)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code d2d18081d585d5c5d0d5c688d7d5d7d481d5d6d1d6)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000050 55 4101          1762036915902 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762036915903 2025.11.01 19:41:55)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code bdb2e1e8eceabaaabfbaa9e7b8bab8bbeebab9beb9)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2371          1762036915908 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762036915909 2025.11.01 19:41:55)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code bdb3b1e9ecebeaaabbedfbe7b8bab8bbeebab9beb9)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 1)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int \1~sec/FREQ_HZ\ -4 0 0(_int gms(_code 2))))
		(_cnst(_int CLK_HALF_PERIOD -4 0 131(_arch gms(_code 3))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{1,4}\ 4 0 0(_int gms(_code 4))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{7,4}\ 5 0 0(_int gms(_code 5))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 6 -1)
)
I 000047 55 610           1762037013578 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1762037013579 2025.11.01 19:43:33)
	(_source(\../src/Practica01/simple1.vhd\))
	(_parameters tan)
	(_code 45434047491245524515061f114246434c43114245)
	(_ent
		(_time 1762037013576)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
V 000047 55 988           1762037013618 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762037013619 2025.11.01 19:43:33)
	(_source(\../src/Practica01/simple2.vhd\))
	(_parameters tan)
	(_code 64626164693364736566273e306367626d62306364)
	(_ent
		(_time 1762037013616)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
V 000053 55 1448          1762037013647 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 6))
	(_version vf5)
	(_time 1762037013648 2025.11.01 19:43:33)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 8483868a86d3d692818392ded38280828282828280)
	(_ent
		(_time 1757602251432)
	)
	(_object
		(_port(_int Preset -1 0 2(_ent(_in))))
		(_port(_int Clear -1 0 2(_ent(_in))))
		(_port(_int Clock -1 0 2(_ent(_in))))
		(_port(_int Data -1 0 2(_ent(_in))))
		(_port(_int Q -1 0 2(_ent(_out))))
		(_port(_int QBar -1 0 3(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
V 000047 55 1605          1762037013659 Driver
(_unit VHDL(test_dff 0 22(driver 0 24))
	(_version vf5)
	(_time 1762037013660 2025.11.01 19:43:33)
	(_source(\../src/Practica02/test_DFF.vhd\))
	(_parameters tan)
	(_code 9395919c95c5c484949ed5c9c69595959594979596)
	(_ent
		(_time 1757602251456)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 28(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 29(_arch(_uni))))
		(_sig(_int Data -1 0 29(_arch(_uni))))
		(_sig(_int Q -1 0 29(_arch(_uni))))
		(_sig(_int QBar -1 0 29(_arch(_uni))))
		(_cnst(_int Tclk -2 0 32(_arch((ns 4622945017495814144)))))
		(_cnst(_int SimTime -2 0 33(_arch((ns 4636737291354636288)))))
		(_cnst(_int NumCiclos -3 0 39(_prcs 0 gms(_code 2))))
		(_cnst(_int \Tclk/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(Clock_process(_arch 0 0 38(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Driver 4 -1)
)
V 000051 55 2534          1762037013707 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762037013708 2025.11.01 19:43:33)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code c2c59797c19492d4c0c6da9d9bc491c4c3c5c6c4c1)
	(_ent
		(_time 1757623900292)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
V 000047 55 1444          1762037013713 Driver
(_unit VHDL(test_latch8 0 23(driver 0 24))
	(_version vf5)
	(_time 1762037013714 2025.11.01 19:43:33)
	(_source(\../src/Practica03/test_latch8.vhd\))
	(_parameters tan)
	(_code c2c4c097c59495d5c4c48498c0c4c3c5c6c4c1c4ca)
	(_ent
		(_time 1757623900298)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Pre -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int Q 0 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 28(_arch(_uni))))
		(_sig(_int Q 1 0 28(_arch(_uni))))
		(_sig(_int Clk -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 29(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 29(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 33(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
V 000049 55 723           1762037013754 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 8))
	(_version vf5)
	(_time 1762037013755 2025.11.01 19:43:33)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code f1f6f1a0f5a6f6e7a2ffe0aba4f7f5f7f4f6f3f7f7)
	(_ent
		(_time 1758845022052)
	)
	(_object
		(_port(_int X -1 0 5(_ent(_in))))
		(_port(_int Y -1 0 5(_ent(_in))))
		(_port(_int Cin -1 0 5(_ent(_in))))
		(_port(_int Cout -1 0 5(_ent(_out))))
		(_port(_int Sum -1 0 5(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
V 000047 55 1729          1762037013766 driver
(_unit VHDL(test_sumador 0 18(driver 0 21))
	(_version vf5)
	(_time 1762037013767 2025.11.01 19:43:33)
	(_source(\../src/Practica04/test_fulladder_PA.vhd\))
	(_parameters tan)
	(_code 01070207055756160701475a530604075507000705)
	(_ent
		(_time 1758845022072)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 23(_ent (_in))))
				(_port(_int Y -1 0 23(_ent (_in))))
				(_port(_int Cin -1 0 23(_ent (_in))))
				(_port(_int Cout -1 0 23(_ent (_out))))
				(_port(_int Sum -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst uut 0 27(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Y -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cin -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 25(_arch(_uni((i 0))))))
		(_sig(_int Sum -1 0 25(_arch(_uni((i 0))))))
		(_type(_int Entry 0 29(_record(Cin -1)(Y -1)(X -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 33(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 34(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 28(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_static
		(1869771333 1852121202 543255584 1886351984 1667327841 544142185)
	)
	(_model . driver 1 -1)
)
V 000049 55 1794          1762037013813 Behave_1
(_unit VHDL(test_16 0 6(behave_1 0 9))
	(_version vf5)
	(_time 1762037013814 2025.11.01 19:43:33)
	(_source(\../src/Practica04/test_block_atributos_PB.vhd\))
	(_parameters tan)
	(_code 2f292c2b7c797838292269707f2c29282b292a282c)
	(_ent
		(_time 1758845023183)
	)
	(_block Blck_Test_1 0 18
		(_object
			(_sig(_int GUARD -3 0 18(_arch(_uni(_code 8)))))
			(_prcs
				(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__21(_arch 1 0 21(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__22(_arch 2 0 22(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 25
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 26(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 25(_arch(_uni(_code 9)))))
			(_prcs
				(line__25(_arch 3 0 25(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__28(_arch 4 0 28(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__29(_arch 5 0 29(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 10(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 11(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 12(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 13(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 14(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 15(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 32(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 39(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1891          1762037013847 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1762037013848 2025.11.01 19:43:33)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 4f48494d1d181f594b405d1016494e494b494b494a)
	(_ent
		(_time 1761880952748)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1395          1762037013859 Driver
(_unit VHDL(test_adder8 0 34(driver 0 36))
	(_version vf5)
	(_time 1762037013860 2025.11.01 19:43:33)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 5e585d5d0e0809495b5218040e585a585a585b595c)
	(_ent
		(_time 1761880952772)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 38(_ent (_in))))
				(_port(_int B 0 0 38(_ent (_in))))
				(_port(_int Cin -1 0 38(_ent (_in))))
				(_port(_int Cout -1 0 38(_ent (_out))))
				(_port(_int Sum 0 0 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 40(_arch(_uni))))
		(_sig(_int B 1 0 40(_arch(_uni))))
		(_sig(_int Sum 1 0 40(_arch(_uni))))
		(_sig(_int Cin -1 0 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
V 000049 55 1353          1762037013906 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 21))
	(_version vf5)
	(_time 1762037013907 2025.11.01 19:43:33)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 8d8b8983d1dad09b898c99d7898a8e8b858b848b8b)
	(_ent
		(_time 1761883680899)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 24(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 25(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 26(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 26(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 23(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
V 000047 55 1617          1762037013920 Driver
(_unit VHDL(test_shiftn 0 50(driver 1 50))
	(_version vf5)
	(_time 1762037013921 2025.11.01 19:43:33)
	(_source(\../src/test_shiftN.vhd\(\../src/Practica06/test_shiftN.vhd\)))
	(_parameters tan)
	(_code 9d9b9e92cccbca8a9b9adbc6cf9b959b949b9b9a99)
	(_ent
		(_time 1761883306633)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 52(_ent (_in))))
				(_port(_int CLR -1 1 52(_ent (_in))))
				(_port(_int LD -1 1 52(_ent (_in))))
				(_port(_int SH -1 1 53(_ent (_in))))
				(_port(_int DIR -1 1 53(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 54(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 56(_arch(_uni))))
		(_sig(_int CLR -1 1 56(_arch(_uni))))
		(_sig(_int LD -1 1 56(_arch(_uni))))
		(_sig(_int SH -1 1 56(_arch(_uni))))
		(_sig(_int DIR -1 1 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 57(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 58(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 58(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 61(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
V 000044 55 1198          1762037013968 FSM
(_unit VHDL(controller 0 7(fsm 1 9))
	(_version vf5)
	(_time 1762037013969 2025.11.01 19:43:33)
	(_source(\../src/test_fsm.vhd\(\../src/Practica07/test_fsm.vhd\)))
	(_parameters tan)
	(_code cccbc899c99bcddbcac2de96cbca9fca9fcac9cbce)
	(_ent
		(_time 1761956309464)
	)
	(_object
		(_port(_int STB -1 0 8(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LSB -1 0 8(_ent(_in))))
		(_port(_int Stop -1 0 8(_ent(_in))))
		(_port(_int Init -1 0 9(_ent(_out))))
		(_port(_int Shift -1 0 9(_ent(_out))))
		(_port(_int Add -1 0 9(_ent(_out))))
		(_port(_int Done -1 0 9(_ent(_out))))
		(_type(_int States 1 10(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 11(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 20(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
V 000047 55 1783          1762037013981 Driver
(_unit VHDL(test_controller 0 81(driver 1 51))
	(_version vf5)
	(_time 1762037013982 2025.11.01 19:43:33)
	(_source(\../src/test_fsm.vhd\(\../src/Practica07/test_fsm.vhd\)))
	(_parameters tan)
	(_code dbddd8898c8d8cccde889d8189dd8ddd8edcdfdcd9)
	(_ent
		(_time 1761956309466)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 53(_ent (_in))))
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int LSB -1 1 53(_ent (_in))))
				(_port(_int Stop -1 1 53(_ent (_in))))
				(_port(_int Init -1 1 54(_ent (_out))))
				(_port(_int Shift -1 1 54(_ent (_out))))
				(_port(_int Add -1 1 54(_ent (_out))))
				(_port(_int Done -1 1 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 59(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 56(_arch(_uni))))
		(_sig(_int LSB -1 1 56(_arch(_uni))))
		(_sig(_int Done -1 1 56(_arch(_uni))))
		(_sig(_int Init -1 1 56(_arch(_uni))))
		(_sig(_int Shift -1 1 56(_arch(_uni))))
		(_sig(_int Add -1 1 56(_arch(_uni))))
		(_sig(_int Stop -1 1 56(_arch(_uni))))
		(_sig(_int CLK -1 1 57(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 57(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 63(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 63(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 60(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 61(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 62(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
V 000036 55 725 1761956598312 utils
(_unit VHDL(utils 0 8(utils 1 26))
	(_version vf5)
	(_time 1762037014026 2025.11.01 19:43:34)
	(_source(\../src/test_utils.vhd\(\../src/Practica08/test_utils.vhd\)))
	(_parameters tan)
	(_code 0a0c070d5f5d571c5b0519515e0d0e0c030c590d09)
	(_ent
		(_time 1761956598312)
	)
	(_object
		(_subprogram
			(_int Clock 0 1 27(_ent(_proc)))
			(_int Convert 1 1 35(_ent(_func)))
			(_int Convert 2 1 46(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
V 000047 55 1097          1762037014039 Driver
(_unit VHDL(test_utils 0 51(driver 1 65))
	(_version vf5)
	(_time 1762037014040 2025.11.01 19:43:34)
	(_source(\../src/test_utils.vhd\(\../src/Practica08/test_utils.vhd\)))
	(_parameters tan usedpackagebody)
	(_code 0a0c060c5e5c5d1d0f5d4c515e0d0e0c030c590d09)
	(_ent
		(_time 1761956598331)
	)
	(_object
		(_sig(_int N -1 1 66(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 1 67(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 1 67(_arch(_uni))))
		(_sig(_int C -2 1 68(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 1 74(_procedure_call(_trgt(2)))))
			(line__76(_arch 1 1 76(_prcs(_wait_for)(_trgt(1)))))
			(line__86(_arch 2 1 86(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000050 55 4101          1762037014083 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762037014084 2025.11.01 19:43:34)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 393e653d356e3e2e3b3e2d633c3e3c3f6a3e3d3a3d)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2371          1762037014089 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762037014090 2025.11.01 19:43:34)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 393f353c356f6e2e3f697f633c3e3c3f6a3e3d3a3d)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 1)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int \1~sec/FREQ_HZ\ -4 0 0(_int gms(_code 2))))
		(_cnst(_int CLK_HALF_PERIOD -4 0 131(_arch gms(_code 3))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{1,4}\ 4 0 0(_int gms(_code 4))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{7,4}\ 5 0 0(_int gms(_code 5))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 6 -1)
)
I 000050 55 4101          1762037092429 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762037092430 2025.11.01 19:44:52)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 41434442451646564346551b444644471246454245)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2312          1762037092435 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762037092436 2025.11.01 19:44:52)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 50530553550607475600160a555755560357545354)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 1)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int CLK_HALF_PERIOD -4 0 131(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{1,4}\ 4 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{7,4}\ 5 0 0(_int gms(_code 4))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 5 -1)
)
I 000050 55 4101          1762037130326 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762037130327 2025.11.01 19:45:30)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 530152515504544451544709565456550054575057)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2312          1762037130332 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762037130333 2025.11.01 19:45:30)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 530002505505044455031509565456550054575057)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 7)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int CLK_HALF_PERIOD -4 0 131(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{1,4}\ 4 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{7,4}\ 5 0 0(_int gms(_code 4))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 5 -1)
)
I 000050 55 4101          1762037148353 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762037148354 2025.11.01 19:45:48)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code b3b7e3e6b5e4b4a4b1b4a7e9b6b4b6b5e0b4b7b0b7)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2312          1762037148359 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762037148360 2025.11.01 19:45:48)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code c2c7c297c59495d5c4928498c7c5c7c491c5c6c1c6)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 7)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int CLK_HALF_PERIOD -4 0 131(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{1,4}\ 4 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{7,4}\ 5 0 0(_int gms(_code 4))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 5 -1)
)
I 000050 55 4101          1762037168420 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762037168421 2025.11.01 19:46:08)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 21207624257626362326357b242624277226252225)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2314          1762037168426 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762037168427 2025.11.01 19:46:08)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 21212625257776362771677b242624277226252225)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 7)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int CLK_HALF_PERIOD -4 0 131(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NA,4}\ 4 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NB,4}\ 5 0 0(_int gms(_code 4))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 5 -1)
)
I 000050 55 4101          1762037322988 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762037322989 2025.11.01 19:48:42)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code e3b6e2b1e5b4e4f4e1e4f7b9e6e4e6e5b0e4e7e0e7)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2314          1762037322994 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762037322995 2025.11.01 19:48:42)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code e3b7b2b0e5b5b4f4e5b3a5b9e6e4e6e5b0e4e7e0e7)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 1)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int CLK_HALF_PERIOD -4 0 131(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NA,4}\ 4 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NB,4}\ 5 0 0(_int gms(_code 4))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 5 -1)
)
I 000050 55 4101          1762037338692 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762037338693 2025.11.01 19:48:58)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 3a3c3d3e6e6d3d2d383d2e603f3d3f3c693d3e393e)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2314          1762037338698 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762037338699 2025.11.01 19:48:58)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3a3d6d3f6e6c6d2d3c6a7c603f3d3f3c693d3e393e)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 1)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int CLK_HALF_PERIOD -4 0 131(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NA,4}\ 4 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NB,4}\ 5 0 0(_int gms(_code 4))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 5 -1)
)
I 000050 55 4101          1762037370348 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762037370349 2025.11.01 19:49:30)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code e3edb0b1e5b4e4f4e1e4f7b9e6e4e6e5b0e4e7e0e7)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2314          1762037370354 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762037370355 2025.11.01 19:49:30)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code e3ece0b0e5b5b4f4e5b3a5b9e6e4e6e5b0e4e7e0e7)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 1)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int CLK_HALF_PERIOD -4 0 131(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NA,4}\ 4 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NB,4}\ 5 0 0(_int gms(_code 4))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 5 -1)
)
I 000050 55 4101          1762037426873 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762037426874 2025.11.01 19:50:26)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code b6b6e6e3b5e1b1a1b4b1a2ecb3b1b3b0e5b1b2b5b2)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2314          1762037426879 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762037426880 2025.11.01 19:50:26)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code b6b7b6e2b5e0e1a1b0e6f0ecb3b1b3b0e5b1b2b5b2)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 1)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int CLK_HALF_PERIOD -4 0 131(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NA,4}\ 4 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NB,4}\ 5 0 0(_int gms(_code 4))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 5 -1)
)
I 000050 55 4101          1762038955394 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762038955395 2025.11.01 20:15:55)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 7a2e297a2e2d7d6d787d6e207f7d7f7c297d7e797e)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2428          1762038955400 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762038955401 2025.11.01 20:15:55)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7a2f797b2e2c2d6d7c2a3c207f7d7f7c297d7e797e)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 1)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int \1~sec/FREQ_HZ\ -4 0 0(_int gms(_code 2))))
		(_cnst(_int CLK_PERIOD -4 0 131(_arch gms(_code 3))))
		(_cnst(_int \CLK_PERIOD/2.0\ -4 0 0(_int gms(_code 4))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NA,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NB,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 7 -1)
)
I 000050 55 4101          1762039975867 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762039975868 2025.11.01 20:32:55)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code aeacf3f8fef9a9b9aca9baf4aba9aba8fda9aaadaa)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2428          1762039975881 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762039975882 2025.11.01 20:32:55)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code bebdb3eaeee8e9a9b8eef8e4bbb9bbb8edb9babdba)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 2)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int \1~sec/FREQ_HZ\ -4 0 0(_int gms(_code 2))))
		(_cnst(_int CLK_PERIOD -4 0 131(_arch gms(_code 3))))
		(_cnst(_int \CLK_PERIOD/2.0\ -4 0 0(_int gms(_code 4))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NA,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NB,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 7 -1)
)
I 000050 55 4101          1762040004259 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762040004260 2025.11.01 20:33:24)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code a5f1f9f3a5f2a2b2a7a2b1ffa0a2a0a3f6a2a1a6a1)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2428          1762040004265 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762040004266 2025.11.01 20:33:24)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code a5f0a9f2a5f3f2b2a3f5e3ffa0a2a0a3f6a2a1a6a1)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 1)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int \1~sec/FREQ_HZ\ -4 0 0(_int gms(_code 2))))
		(_cnst(_int CLK_PERIOD -4 0 131(_arch gms(_code 3))))
		(_cnst(_int \CLK_PERIOD/2.0\ -4 0 0(_int gms(_code 4))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NA,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NB,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 7 -1)
)
I 000050 55 4101          1762040029968 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762040029969 2025.11.01 20:33:49)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 0c0b0c0b5a5b0b1b0e0b1856090b090a5f0b080f08)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2428          1762040029974 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762040029975 2025.11.01 20:33:49)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0c0a5c0a5a5a5b1b0a5c4a56090b090a5f0b080f08)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 1)))))
		(_cnst(_int NB -2 0 129(_arch((i 7)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int \1~sec/FREQ_HZ\ -4 0 0(_int gms(_code 2))))
		(_cnst(_int CLK_PERIOD -4 0 131(_arch gms(_code 3))))
		(_cnst(_int \CLK_PERIOD/2.0\ -4 0 0(_int gms(_code 4))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NA,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NB,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 7 -1)
)
V 000051 55 1892          1762040767279 Estructura
(_unit VHDL(adder8 0 5(estructura 0 11))
	(_version vf5)
	(_time 1762040767280 2025.11.01 20:46:07)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 2c2f79287b7b7c3a28233e73752a2d2a282a282a29)
	(_ent
		(_time 1761880952748)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 13(_ent (_in))))
				(_port(_int Y -1 0 13(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Cout -1 0 13(_ent (_out))))
				(_port(_int Sum -1 0 13(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 17(_for 2 )
		(_generate LowBit 0 19(_if 1)
			(_inst FA 0 21(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 24(_if 2)
			(_inst FA 0 26(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 18(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 18(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
V 000047 55 1395          1762040767295 Driver
(_unit VHDL(test_adder8 0 34(driver 0 38))
	(_version vf5)
	(_time 1762040767296 2025.11.01 20:46:07)
	(_source(\../src/Practica05/test_adder8.vhd\))
	(_parameters tan)
	(_code 3c3e6c396a6a6b2b39307a666c3a383a383a393b3e)
	(_ent
		(_time 1761880952772)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 40(_ent (_in))))
				(_port(_int B 0 0 40(_ent (_in))))
				(_port(_int Cin -1 0 40(_ent (_in))))
				(_port(_int Cout -1 0 40(_ent (_out))))
				(_port(_int Sum 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 45(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 42(_arch(_uni))))
		(_sig(_int B 1 0 42(_arch(_uni))))
		(_sig(_int Sum 1 0 42(_arch(_uni))))
		(_sig(_int Cin -1 0 43(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 43(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 47(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 47(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000050 55 4101          1762041862871 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762041862872 2025.11.01 21:04:22)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code d6d18685d581d1c1d4d1c28cd3d1d3d085d1d2d5d2)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2428          1762041862877 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762041862878 2025.11.01 21:04:22)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code d6d0d684d58081c1d086908cd3d1d3d085d1d2d5d2)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 1)))))
		(_cnst(_int NB -2 0 129(_arch((i 7)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int \1~sec/FREQ_HZ\ -4 0 0(_int gms(_code 2))))
		(_cnst(_int CLK_PERIOD -4 0 131(_arch gms(_code 3))))
		(_cnst(_int \CLK_PERIOD/2.0\ -4 0 0(_int gms(_code 4))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NA,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NB,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 7 -1)
)
I 000050 55 4101          1762041887043 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762041887044 2025.11.01 21:04:47)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 424315414515455540455618474547441145464146)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2428          1762041887049 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762041887050 2025.11.01 21:04:47)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 424245404514155544120418474547441145464146)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 7)))))
		(_cnst(_int NB -2 0 129(_arch((i 1)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int \1~sec/FREQ_HZ\ -4 0 0(_int gms(_code 2))))
		(_cnst(_int CLK_PERIOD -4 0 131(_arch gms(_code 3))))
		(_cnst(_int \CLK_PERIOD/2.0\ -4 0 0(_int gms(_code 4))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NA,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NB,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 7 -1)
)
I 000050 55 4101          1762042559781 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762042559782 2025.11.01 21:15:59)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 20747325257727372227347a252725267327242324)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
I 000047 55 2428          1762042559787 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762042559788 2025.11.01 21:15:59)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 20752324257677372670667a252725267327242324)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 1)))))
		(_cnst(_int NB -2 0 129(_arch((i 7)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int \1~sec/FREQ_HZ\ -4 0 0(_int gms(_code 2))))
		(_cnst(_int CLK_PERIOD -4 0 131(_arch gms(_code 3))))
		(_cnst(_int \CLK_PERIOD/2.0\ -4 0 0(_int gms(_code 4))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NA,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NB,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 7 -1)
)
V 000050 55 4101          1762042561685 behaviour
(_unit VHDL(mult4 0 3(behaviour 0 12))
	(_version vf5)
	(_time 1762042561686 2025.11.01 21:16:01)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan)
	(_code 92c6939c95c59585909586c897959794c195969196)
	(_ent
		(_time 1762027050648)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 40(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LSB -1 0 40(_ent (_in))))
				(_port(_int Stop -1 0 40(_ent (_in))))
				(_port(_int Init -1 0 41(_ent (_out))))
				(_port(_int Shift -1 0 41(_ent (_out))))
				(_port(_int Add -1 0 41(_ent (_out))))
				(_port(_int Done -1 0 41(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 17(_ent (_in))))
				(_port(_int B 2 0 17(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 19(_ent (_out))))
				(_port(_int Sum 2 0 20(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int CLR -1 0 28(_ent (_in))))
				(_port(_int LD -1 0 29(_ent (_in))))
				(_port(_int SH -1 0 30(_ent (_in))))
				(_port(_int DIR -1 0 31(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 32(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 33(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 33(_ent (_out))))
			)
		)
	)
	(_inst FSMController 0 52(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(Q_A(0)))
			((Stop)(STOP))
			((Init)(INIT))
			((Shift)(SHIFT))
			((Add)(ADD))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst Adder 0 63(_comp Adder8)
		(_port
			((A)(Q_ACC))
			((B)(Q_B))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(D_ACC))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst SRB 0 71(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_B))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SRAa 0 81(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(INIT))
			((SH)(SHIFT))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_A))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ACC 0 91(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(INIT))
			((LD)(ADD))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(D_ACC))
			((Q)(Q_ACC))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 5(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 5(_ent(_in))))
		(_port(_int B 0 0 5(_ent(_in))))
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_port(_int Done -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int STOP -1 0 45(_arch(_uni))))
		(_sig(_int SHIFT -1 0 45(_arch(_uni))))
		(_sig(_int INIT -1 0 45(_arch(_uni))))
		(_sig(_int ADD -1 0 45(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int Q_A 3 0 46(_arch(_uni))))
		(_sig(_int Q_B 3 0 46(_arch(_uni))))
		(_sig(_int D_ACC 3 0 46(_arch(_uni))))
		(_sig(_int Q_ACC 3 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(6))(_sens(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))))))
			(line__101(_arch 1 0 101(_assignment(_alias((Result)(Q_ACC)))(_trgt(4))(_sens(13)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . behaviour 2 -1)
)
V 000047 55 2428          1762042561691 Driver
(_unit VHDL(test_mult4 0 108(driver 0 113))
	(_version vf5)
	(_time 1762042561692 2025.11.01 21:16:01)
	(_source(\../src/Practica09/test_mult4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 92c7c39d95c4c58594c2d4c897959794c195969196)
	(_ent
		(_time 1762028921186)
	)
	(_comp
		(Mult4
			(_object
				(_port(_int A 0 0 117(_ent (_in))))
				(_port(_int B 0 0 117(_ent (_in))))
				(_port(_int STB -1 0 118(_ent (_in))))
				(_port(_int CLK -1 0 118(_ent (_in))))
				(_port(_int Result 1 0 119(_ent (_out))))
				(_port(_int Done -1 0 120(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 135(_comp Mult4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mult4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 117(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 124(_arch(_uni))))
		(_sig(_int B 2 0 124(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 125(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 125(_arch(_uni))))
		(_sig(_int Done -1 0 126(_arch(_uni))))
		(_sig(_int STB -1 0 126(_arch(_uni))))
		(_sig(_int CLK -1 0 126(_arch(_uni)(_param_out))))
		(_cnst(_int NA -2 0 128(_arch((i 1)))))
		(_cnst(_int NB -2 0 129(_arch((i 7)))))
		(_cnst(_int FREQ_HZ -3 0 130(_arch((d 4724738465420279808)))))
		(_cnst(_int \1~sec/FREQ_HZ\ -4 0 0(_int gms(_code 2))))
		(_cnst(_int CLK_PERIOD -4 0 131(_arch gms(_code 3))))
		(_cnst(_int \CLK_PERIOD/2.0\ -4 0 0(_int gms(_code 4))))
		(_type(_int ~BIT_VECTOR~135 0 148(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NA,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 149(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{NB,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(C(_arch 0 0 144(_procedure_call(_trgt(5)))))
			(Stimulus(_arch 1 0 146(_prcs(_trgt(0)(1)(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.REAL(0 REAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 7 -1)
)
