-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
-- Date        : Tue Aug 31 12:17:22 2021
-- Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ rom_lut_muon_inv_dr_sq_8_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_8
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"2DA5B4B6924B6C9392D2DA5A4B6D24DB696969692D25B6D9B4B4B4B4B4B69249",
      INITP_01 => X"B69249249249B64C5B6D2492DB64936424B6D24B6DB6D936DA4B692DB4924DB2",
      INITP_02 => X"B24936D926C9B32649B6DB649364D9B3B6DB6D9249B64D9949249249249B64C9",
      INITP_03 => X"926C9B26CD9933336D936C9B264C9999926D926C9B264CCC4DB249B64D932664",
      INITP_04 => X"B366CD99333666334C9B366CC9999999B364D9B3664CCCCC6C9B26C993366666",
      INITP_05 => X"32666CCCCCCCCC66CC9993332666633133664CC99999999C4C99336664CCCCC6",
      INITP_06 => X"666666666673398C999999999999CC6736666664C6666331CD9999333333998C",
      INITP_07 => X"CCC666673399CE7131999999CCC6739C6666666673319CE79999999998CCE631",
      INITP_08 => X"99CCC663398C638C6733399CC6739CE3CCCCE663319CE7383333999CCC6739C6",
      INITP_09 => X"73398C6739C638C7CC66339CC631CE383198CE6339CE71C7E663319CC6318E71",
      INITP_0A => X"CC6318C639C71C71318C6338C638E70EE6319CE739C738E398CE7318C639C71C",
      INITP_0B => X"318C738C71C71C78C631CE718E38E38F18C639CE31C71C706318C639C638E38E",
      INITP_0C => X"8E71CE38E38E3C7839C638E71C71E387E718E71C738F1C789C639C638E38E387",
      INITP_0D => X"738E38E38E1C7870CE38E38E38E3C78738E31C71C71E3878639C71C63C71C387",
      INITP_0E => X"1C71C71E3870E1E171C71C71E3870F0FC71C71C71C3870F01CE38E3871C3870F",
      INITP_0F => X"C71C38F1C3C787831C71E38F1E3C3C3C71C71E3871E1C3C1C71C71E3870E1E1E",
      INIT_00 => X"BA7938F6B4712EEAA5601AD38B43FAB06519CC7E2FDF8E3BE8933CE58C32D679",
      INIT_01 => X"884708C8894A0BCC8E5012D496591BDEA06325E8AA6D2FF1B37537F8B97A3AFA",
      INIT_02 => X"3BF7B36E29E39C550DC57B32E79B4F02B36414C3711EC9741DC56C11B558F999",
      INIT_03 => X"6926E3A15F1DDB9A5918D7965515D4945413D3925211D08F4E0DCB894705C27F",
      INIT_04 => X"C17A33EBA2590FC57A2FE29547F9A95908B5620EB9620BB258FDA143E48422BF",
      INIT_05 => X"4D07C27D38F3AF6B27E39F5B18D4914E0AC78340FCB97531EDA8641FDA944E08",
      INIT_06 => X"4C02B76C20D4873AEC9D4EFEAD5B09B5610CB55E06AC52F69A3CDC7C1AB752EC",
      INIT_07 => X"34EBA35B14CC853EF7B16A24DD97510AC47E38F1AB641DD68F4800B87027DF95",
      INIT_08 => X"DA8D40F2A35404B46311BF6B18C36D17BF670EB459FC9F40E1801EBA55EF881F",
      INIT_09 => X"1DD2873DF2A85E15CB8238EFA65D14CB8238EFA65D13C97F35EBA0560ABF7327",
      INIT_0A => X"6D1DCC7B2AD88532DE8934DE872FD77D23C86C0FB151F1902DC964FE972EC458",
      INIT_0B => X"08BB6E21D4873AEEA2560ABE7226DA8E42F6AA5E12C6792CDF9245F7A95B0CBD",
      INIT_0C => X"04B15E0AB5600BB55E06AE55FBA145E98C2ECF6F0EAC49E57F19B148DE720597",
      INIT_0D => X"F7A75707B86819CA7B2DDE8F41F2A45506B8691ACB7C2CDD8D3DED9C4BFAA856",
      INIT_0E => X"9F49F39C45ED953CE2882DD17417B95AFA9937D5710CA63FD76E03982BBD4DDC",
      INIT_0F => X"E89543F19F4DFBA95806B56413C1701FCE7C2BD98735E3913EEC9945F19D49F4",
      INIT_10 => X"3EE58C33D97E23C76B0EB051F29231CF6D09A53FD971099F34C85BED7D0D9A27",
      INIT_11 => X"DB8631DC8834DF8B37E38F3BE89440EC9844F09B47F29E49F39E48F29B45ED96",
      INIT_12 => X"E1862ACE7114B657F89838D77512AE4AE47E17AF46DC70049728B848D562ED77",
      INIT_13 => X"D17922CB741DC67019C36C16BF6913BC660FB8610AB35B04AC54FBA249F0963C",
      INIT_14 => X"882ACC6D0DAD4DEC8A27C460FC9630C961F88E23B84BDD6EFE8D1BA833BD46CE",
      INIT_15 => X"C96F15BC6309B057FEA54CF39A41E88F36DD842AD1771DC2680DB256FB9F42E5",
      INIT_16 => X"32D27110AE4BE88420BB55EE871FB64CE2760A9D2EBF4FDE6BF8830D961EA429",
      INIT_17 => X"C4670BB054F89D41E68A2FD4781DC1660AAE52F69A3EE18427CA6C0EB051F292",
      INIT_18 => X"E17E1AB652ED8721BA52EA8117AC41D568FA8B1BAA38C652DD67F077FE83078A",
      INIT_19 => X"C16204A648EA8C2ED07214B759FB9D3FE18324C66708A94AEA8A2AC96907A644",
      INIT_1A => X"932EC861FA932AC158EE8317AB3ED061F281109E2BB641CB54DB62E76BEE70F1",
      INIT_1B => X"C05FFF9E3EDE7D1DBD5DFD9C3CDC7C1BBB5AF99837D67412B04EEB8825C15DF8",
      INIT_1C => X"49E17910A63CD266FA8E20B244D464F3810E9A25B039C249CF55D95CDE5EDE5C",
      INIT_1D => X"C25FFC9937D4710FAD4AE88523C05DFB9835D16E0BA743DE7A15B04BE57E18B1",
      INIT_1E => X"03992EC256EA7D0FA132C251E06EFC88149F29B23AC147CC50D355D655D451CD",
      INIT_1F => X"C661FC9732CD68049F3AD5710CA742DD7712AD47E17B14AE47E07810A83FD66D",
      INIT_20 => X"C053E6780A9B2CBC4BDA68F5810D9822AB34BC42C84DD153D556D654D24EC943",
      INIT_21 => X"CC65FE9730C962FB942DC65FF89029C25AF28B23BA52E98017AD44D96F04982C",
      INIT_22 => X"8112A232C250DF6CF986119C26B038C047CE53D75BDD5FE05FDE5BD853CD46BE",
      INIT_23 => X"D56C029930C75DF48B22B94FE67D13AA40D66C01972CC156EA7E12A639CB5EF0",
      INIT_24 => X"45D462F07D099521AB35BF47CF57DD63E76BEF71F272F270EE6AE560D951C83D",
      INIT_25 => X"E074099E32C75CF0851AAE43D76C009428BC50E376099C2FC153E475069727B6",
      INIT_26 => X"0D9A25B13CC650D961E970F77C0186098C0D8E0E8E0C890581FB74EC63D94EC2",
      INIT_27 => X"ED7F12A537CA5CEF8114A739CB5DF08213A537C859EA7A0A9A2AB948D765F380",
      INIT_28 => X"D863EC75FE860E951BA126AA2DB032B434B433B02DAA259F1890087EF367DA4B",
      INIT_29 => X"FC8D1DAE3ECF5FF08011A132C252E272019120AF3ECD5BE97705921FAB37C34E",
      INIT_2A => X"A72FB73EC44ACF54D85CDF61E263E362E05EDB57D24CC53DB42AA01487F96AD9",
      INIT_2B => X"0E9C2BB948D665F382109F2DBB49D765F2800D9A27B33FCB57E26DF8820C951E",
      INIT_2C => X"79FF84098E119517991B9C1C9B1A9715910C87017AF269DF54C93CAE1F8FFE6C",
      INIT_2D => X"22AE3BC754E06DF986129E2BB743CE5AE671FC87129C26B03AC34CD45DE46CF2",
      INIT_2E => X"4ED255D85BDC5DDE5EDD5CDA57D450CB45BF37AF269C1186F96BDC4DBC2A9703",
      INIT_2F => X"38C24DD762EC77018C16A12BB53FC952DC65EE77008810981FA72DB43AC045CA",
      INIT_30 => X"27A82AAB2BAB2AA826A4209C18920C85FD75EC61D64BBE30A11281F05DC9359F",
      INIT_31 => X"50D861EA72FB830C951DA52EB63EC54DD55CE36AF177FD83088D12971B9E21A4",
      INIT_32 => X"02820180FE7CF976F26DE862DB54CC43B92FA4188BFD6EDF4EBD2A97026DD63F",
      INIT_33 => X"6AF177FE850C9219A026AC33B93FC54BD055DB5FE468ED70F477FA7CFE800182",
      INIT_34 => X"E15FDC59D551CC47C13AB32BA3198F0579ED60D243B32391FF6CD742AC157CE3",
      INIT_35 => X"860B90159A1FA328AD31B63ABF43C74BCE52D558DA5DDF61E263E465E564E463",
      INIT_36 => X"C33FBA35B029A31C940B82F86EE357CA3DAE1F90FF6EDB48B41F89F25AC1278C",
      INIT_37 => X"A427AA2EB134B73ABC3FC244C749CB4DCF50D153D354D454D453D250CE4CC946",
      INIT_38 => X"A8229B148D057CF36ADF54C93CAF21930474E351BF2C98036DD63EA50C71D538",
      INIT_39 => X"C546C749CA4BCC4DCE4FD051D152D252D251D150CF4ECC4AC845C23FBB37B22D",
      INIT_3A => X"900880F76EE459CE43B72A9C0E7FF05FCE3DAA1783EE58C12991F75DC12588E9",
      INIT_3B => X"E766E666E565E463E262E15FDE5DDB59D755D350CD4AC643BE3AB530AA249E17",
      INIT_3C => X"7BF167DC51C639AD1F910373E353C12F9D0975E04AB31B83EA4FB4187BDD3E9E",
      INIT_3D => X"0B8907850280FE7BF976F371ED6AE763DF5BD753CE49C43EB832AB249D158D04",
      INIT_3E => X"69DD51C538AB1D8EFF6FDF4EBC2A97036ED943AC157CE349AE1275D83999F957",
      INIT_3F => X"31AE2AA6229E1A96118D0884FF7AF570EA64DE58D14BC33CB42CA41B92087EF4",
      INIT_40 => X"5ACC3FB122930373E250BE2B98046FDA44AD157CE349AE1276D83A9BFA59B714",
      INIT_41 => X"5AD44FC943BE38B22CA62099138C057EF76FE860D74FC63DB3299F158AFE72E6",
      INIT_42 => X"4DBE2F9F0F7EEC5AC835A10C77E24BB41C83EA50B5197DE041A20261C01D79D5",
      INIT_43 => X"84FD76EE67E058D149C139B129A1188F067DF46AE056CB40B5299D1184F76ADC",
      INIT_44 => X"44B32291FF6CD945B11C87F05AC22A91F85EC3278BED4FB01170CE2C89E43F99",
      INIT_45 => X"B0279E168D047BF168DF55CB41B72DA3188D0276EB5FD246B92C9E1082F364D4",
      INIT_46 => X"3DAB1885F15DC8339D076FD83FA60D72D73B9F0263C52584E3419EFA55B00961",
      INIT_47 => X"DE54C93FB42A9F1489FE73E85CD044B82C9F1385F86ADC4EC031A11282F160CF",
      INIT_48 => X"39A5117CE751BB248CF45BC2288DF256BA1C7EDF409FFE5CB91671CC267ED62D",
      INIT_49 => X"0E82F66ADE52C539AC20930679EB5ED042B426970879E959C938A71684F260CD",
      INIT_4A => X"38A30D76DF48B0177EE54AAF1478DB3D9F0061C01F7DDB3793EE48A1F951A7FD",
      INIT_4B => X"40B22597097CEE60D243B52698097AEA5BCB3BAB1A89F866D542B01D8AF662CD",
      INIT_4C => X"3AA30B73DB42A80E73D83CA00365C72888E847A5025FBB1670C9227AD1277CD0",
      INIT_4D => X"73E455C637A81889F969D949B928980776E453C12F9C0976E34FBB2691FC66D0",
      INIT_4E => X"3EA50C73D93EA3076BCE3193F555B61574D22F8CE8439EF750A80056AB0054A7",
      INIT_4F => X"A91888F766D645B42291006EDC4AB82593006DD945B11D88F35EC8329C056ED6",
      INIT_50 => X"45AB1075D93DA10466C82989E949A70663C01C77D12B84DC348BE0358ADD2F81",
      INIT_51 => X"E04EBC2A980573E04EBB2895016EDA46B21D89F45EC9339D0670D841A91078DE",
      INIT_52 => X"4EB3177ADD3FA10364C42483E13F9CF955B00B65BE166EC51B70C5186BBD0E5E",
      INIT_53 => X"1986F25FCB37A30F7BE752BE2994FE69D33DA7117AE34BB41C83EB52B81E84E9",
      INIT_54 => X"5ABD2082E344A50464C3217FDC3894EF4AA4FD55AD045AB00559ACFE50A1F03F",
      INIT_55 => X"54BF2A95006BD540AA157FE852BC258EF75FC83098FF66CD349A0065CA2F93F7",
      INIT_56 => X"69CA2B8CEC4BAA0967C4217ED9348FE9429AF249A0F54A9EF24596E83887D624",
      INIT_57 => X"90FA64CD37A00973DB44AD157EE64EB51D84EB51B71D83E94EB2177BDE41A407",
      INIT_58 => X"7ADA3998F755B3106DC9247FD9338CE53D94EA4095E93D90E23484D42371BF0B",
      INIT_59 => X"CF379F0770D83FA70F76DD44AB1278DE44AA0F75D93EA2066ACD3093F557B819",
      INIT_5A => X"8DEC4AA80562BE1A75D02A83DC358DE43A90E53A8DE13385D62675C4115EABF6",
      INIT_5B => X"0F76DD43AA1177DD44AA0F75DB40A50A6ED2369AFE61C42689EA4CAD0E6ECE2E",
      INIT_5C => X"A3005DB91571CC2680D9328AE23990E53B8FE33689DB2C7CCC1B69B6034F9AE4",
      INIT_5D => X"50B61B81E64CB1167ADF44A80C70D3379AFD60C22486E749A90A6ACA2988E745",
      INIT_5E => X"BB1773CE2882DC358EE63D94EB4095EA3E91E43687D82877C51360ACF7428CD5",
      INIT_5F => X"94F85CC02488EC50B3167ADC3FA20466C8298BEC4DAD0D6DCD2C8AE947A5025F",
      INIT_60 => X"D6308BE43E97EF479EF54BA0F64A9EF14496E73888D72674C10E5AA5EF3881C9",
      INIT_61 => X"D93C9F0164C7298CEE50B11374D63797F858B81877D63594F250AD0A67C31F7B",
      INIT_62 => X"F34CA5FD55AD045BB1065BAF0356A9FB4D9DEE3D8CDA2874C00C56A0E93279C0",
      INIT_63 => X"1F81E344A60768C92A8BEB4BAC0B6BCB2A89E746A4025FBC1976D22E89E43F99",
      INIT_64 => X"126AC21970C61C71C61A6EC11365B70858A8F74593E02C77C20D569FE72E75BA",
      INIT_65 => X"68C82889E949A90968C82786E543A2005EBB1976D22F8BE7439EF953AD0761B9",
      INIT_66 => X"348AE1378CE1368ADD3083D52677C71766B4024F9CE8337DC71059A0E72D73B7",
      INIT_67 => X"B11170CF2E8DEB4AA80664C21F7DDA3793F04CA8035EB9146EC8227BD42C85DC",
      INIT_68 => X"57AD0257ABFF52A5F7499AEB3B8BDA2976C4105CA8F33D86CF175EA5EA2F74B7",
      INIT_69 => X"FD5BB91774D22F8DEA47A3005CB81470CB2681DC3690EA439CF54DA5FD54AB01",
      INIT_6A => X"7DD22679CC1F71C31464B50453A2F03D8AD6216CB6004991D92066ACF03478BA",
      INIT_6B => X"4AA70460BD1975D12D89E4409BF550AA055FB8116BC31C74CC237AD1287ED328",
      INIT_6C => X"A6F94C9EF04192E33382D11F6DBB07549FEA357EC810589FE62C71B5F93C7EC0",
      INIT_6D => X"99F450AB0762BD1872CD2781DB348EE74099F149A1F950A7FE54AAFF55A9FE52",
      INIT_6E => X"D02274C51566B60554A2F03D8AD6226DB7014B93DB236AB0F53A7EC2044788C8",
      INIT_6F => X"E9439EF852AC065FB9126BC41D75CE267DD52C83DA3086DC3186DB3084D72B7D",
      INIT_70 => X"FC4D9EEE3D8DDB2977C4115DA9F43F89D21B63ABF2387EC3084B8ED1135494D4",
      INIT_71 => X"3B94ED469FF851A9015AB10961B80F66BC1369BF1469BE1367BB0F62B50759AB",
      INIT_72 => X"2B7BCA1967B503509DE93480CA145EA7EF377EC50B5095D91C5FA1E32363A3E1",
      INIT_73 => X"8EE63E96EE469DF44BA2F950A6FC52A8FD53A7FC50A4F84C9FF24496E8398ADB",
      INIT_74 => X"5CAAF94694E12D79C5105AA4EE377FC70E559BE1266AAEF13375B6F73776B4F2",
      INIT_75 => X"E33A91E73E95EB4197ED4398ED4297EC4094E83B8FE23486D82A7BCC1D6DBD0D",
      INIT_76 => X"8EDC2976C20E59A4EF3982CB145CA3EA3076BB004487CA0C4D8ECE0E4D8BC805",
      INIT_77 => X"398FE53A90E53B90E5398EE2368ADE3185D72A7CCF2072C31465B50554A3F240",
      INIT_78 => X"C3105CA7F33D88D21B64ACF43C83C90F5499DD2164A6E82969A9E92765A2DF1B",
      INIT_79 => X"90E53A8FE3388CE03487DB2E81D42679CB1D6EBF1061B20251A1F03F8DDB2976",
      INIT_7A => X"FA4590DB256FB8014991D92066ACF1367BBE014486C7084988C7054380BCF833",
      INIT_7B => X"EA3D91E5388BDE3184D7297BCD1F70C21363B40454A4F34291DF2D7BC81562AE",
      INIT_7C => X"337DC7115AA3EB337AC1074D93D81C60A3E6286AABEB2B6BA9E725619ED9144E",
      INIT_7D => X"4497EA3C8EE13385D62879CA1B6CBC0C5CACFB4B99E83684D21F6CB905519DE8",
      INIT_7E => X"6DB7004890D81F66ADF3387DC105498CCE105192D211508FCD0A4682BDF8326B",
      INIT_7F => X"A0F24395E63788D92A7ACB1B6BBA0A59A8F64593E12E7BC81561ADF9448FD924",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"595A5A5A5B5B5C5C5C5D5D5D5E5E5E5F5F606060616161626262636363646464",
      INIT_01 => X"4D4E4E4E4F4F5050505151515252535353545454555556565657575758585959",
      INIT_02 => X"5959595A5A5A5B5B5C5C5C5D5D5D5E5E5E5F5F5F606060616161626262636363",
      INIT_03 => X"4D4D4D4E4E4F4F4F505050515152525253535354545555555656565757585858",
      INIT_04 => X"58585959595A5A5A5B5B5B5C5C5C5D5D5E5E5E5F5F5F60606060616161626262",
      INIT_05 => X"4C4D4D4D4E4E4E4F4F4F50505151515252525353535454555555565656575758",
      INIT_06 => X"575858585959595A5A5A5B5B5B5C5C5C5D5D5D5E5E5E5F5F5F60606061616161",
      INIT_07 => X"4C4C4C4D4D4D4E4E4E4F4F505050515151525252535354545455555556565657",
      INIT_08 => X"5657575758585959595A5A5A5B5B5B5C5C5C5D5D5D5D5E5E5E5F5F5F60606061",
      INIT_09 => X"4B4B4C4C4C4D4D4E4E4E4F4F4F50505051515152525353535454545555555656",
      INIT_0A => X"5656565757575858585959595A5A5A5B5B5B5C5C5C5D5D5D5E5E5E5E5F5F5F60",
      INIT_0B => X"4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F5050505151525252535353545454555555",
      INIT_0C => X"55555656565757575858585959595A5A5A5B5B5B5C5C5C5C5D5D5D5E5E5E5F5F",
      INIT_0D => X"4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F50505051515152525253535354545455",
      INIT_0E => X"54555555565656575757585858595959595A5A5A5B5B5B5C5C5C5D5D5D5D5E5E",
      INIT_0F => X"494A4A4A4B4B4B4C4C4D4D4D4E4E4E4F4F4F5050505151515252525353535454",
      INIT_10 => X"545454555555565656575757575858585959595A5A5A5B5B5B5B5C5C5C5D5D5D",
      INIT_11 => X"49494A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F505050515151525252535353",
      INIT_12 => X"535354545455555555565656575757585858595959595A5A5A5B5B5B5B5C5C5C",
      INIT_13 => X"484949494A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F50505051515152525253",
      INIT_14 => X"525353535454545455555556565657575757585858595959595A5A5A5B5B5B5B",
      INIT_15 => X"48484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F5050505151515252",
      INIT_16 => X"5252525353535354545455555556565656575757585858585959595A5A5A5A5B",
      INIT_17 => X"474848484949494A4A4A4B4B4B4C4C4C4D4D4D4D4E4E4E4F4F4F505050515151",
      INIT_18 => X"5151525252525353535454545555555556565657575757585858585959595A5A",
      INIT_19 => X"4747484848484949494A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4E4F4F4F50505051",
      INIT_1A => X"5051515151525252535353545454545555555656565657575757585858585959",
      INIT_1B => X"46474747484848494949494A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4E4F4F4F5050",
      INIT_1C => X"5050505151515152525253535353545454555555555656565657575757585858",
      INIT_1D => X"4646464747474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4E4F4F4F",
      INIT_1E => X"4F4F505050505151515252525253535354545454555555555656565657575757",
      INIT_1F => X"45464646474747484848484949494A4A4A4B4B4B4B4C4C4C4D4D4D4E4E4E4E4F",
      INIT_20 => X"4E4F4F4F50505050515151515252525353535354545454555555555656565657",
      INIT_21 => X"454545464646474747484848484949494A4A4A4B4B4B4B4C4C4C4D4D4D4E4E4E",
      INIT_22 => X"4E4E4E4F4F4F4F50505051515151525252525353535354545454555555555656",
      INIT_23 => X"4445454546464646474747484848494949494A4A4A4B4B4B4B4C4C4C4D4D4D4D",
      INIT_24 => X"4D4D4E4E4E4F4F4F4F5050505051515151525252525353535354545454555555",
      INIT_25 => X"44444545454546464647474747484848494949494A4A4A4B4B4B4B4C4C4C4D4D",
      INIT_26 => X"4D4D4D4D4E4E4E4E4F4F4F4F5050505151515152525252535353535354545454",
      INIT_27 => X"434444444545454546464647474747484848494949494A4A4A4B4B4B4B4C4C4C",
      INIT_28 => X"4C4C4C4D4D4D4E4E4E4E4F4F4F4F505050505151515152525252535353535354",
      INIT_29 => X"4343444444444545454646464647474748484848494949494A4A4A4B4B4B4B4C",
      INIT_2A => X"4B4C4C4C4C4D4D4D4D4E4E4E4E4F4F4F4F505050505151515152525252525353",
      INIT_2B => X"43434343444444444545454646464647474748484848494949494A4A4A4B4B4B",
      INIT_2C => X"4B4B4B4C4C4C4C4D4D4D4D4E4E4E4E4F4F4F4F50505050505151515152525252",
      INIT_2D => X"424243434343444444454545454646464647474748484848494949494A4A4A4A",
      INIT_2E => X"4A4A4B4B4B4B4C4C4C4C4D4D4D4D4E4E4E4E4F4F4F4F50505050505151515152",
      INIT_2F => X"4242424243434344444444454545454646464647474748484848494949494A4A",
      INIT_30 => X"4A4A4A4A4B4B4B4B4C4C4C4C4D4D4D4D4D4E4E4E4E4F4F4F4F50505050505151",
      INIT_31 => X"4141424242424343434444444445454545464646464747474848484849494949",
      INIT_32 => X"49494A4A4A4A4A4B4B4B4B4C4C4C4C4D4D4D4D4E4E4E4E4E4F4F4F4F50505050",
      INIT_33 => X"4141414142424243434343444444444545454546464646474747474848484949",
      INIT_34 => X"48494949494A4A4A4A4B4B4B4B4C4C4C4C4C4D4D4D4D4E4E4E4E4E4F4F4F4F4F",
      INIT_35 => X"4041414141424242424343434344444444454545454646464647474747484848",
      INIT_36 => X"484848494949494A4A4A4A4A4B4B4B4B4C4C4C4C4C4D4D4D4D4E4E4E4E4E4F4F",
      INIT_37 => X"4040404141414142424242434343434444444445454545464646464747474748",
      INIT_38 => X"474848484849494949494A4A4A4A4B4B4B4B4B4C4C4C4C4D4D4D4D4D4E4E4E4E",
      INIT_39 => X"3F40404040414141414242424243434343444444444545454546464646474747",
      INIT_3A => X"4747474748484848494949494A4A4A4A4A4B4B4B4B4B4C4C4C4C4C4D4D4D4D4D",
      INIT_3B => X"3F3F3F4040404041414141424242424343434344444444454545454646464647",
      INIT_3C => X"4646474747474848484849494949494A4A4A4A4A4B4B4B4B4B4C4C4C4C4C4D4D",
      INIT_3D => X"3F3F3F3F40404040404141414142424242434343434444444445454545464646",
      INIT_3E => X"4646464647474747474848484849494949494A4A4A4A4A4B4B4B4B4B4C4C4C4C",
      INIT_3F => X"3E3E3F3F3F3F4040404041414141414242424243434343444444444545454545",
      INIT_40 => X"4545464646464747474747484848484849494949494A4A4A4A4A4B4B4B4B4B4C",
      INIT_41 => X"3E3E3E3E3F3F3F3F404040404141414141424242424343434344444444444545",
      INIT_42 => X"4545454546464646464747474747484848484849494949494A4A4A4A4A4B4B4B",
      INIT_43 => X"3D3D3E3E3E3E3F3F3F3F40404040414141414142424242434343434444444444",
      INIT_44 => X"4444454545454546464646464747474747484848484849494949494A4A4A4A4A",
      INIT_45 => X"3D3D3D3E3E3E3E3E3F3F3F3F4040404041414141414242424243434343434444",
      INIT_46 => X"4444444444454545454646464646474747474748484848484849494949494A4A",
      INIT_47 => X"3C3D3D3D3D3E3E3E3E3E3F3F3F3F404040404141414141424242424343434343",
      INIT_48 => X"4343444444444445454545454646464646474747474747484848484849494949",
      INIT_49 => X"3C3C3C3D3D3D3D3E3E3E3E3F3F3F3F3F40404040414141414142424242424343",
      INIT_4A => X"4343434343444444444445454545454646464646474747474747484848484848",
      INIT_4B => X"3C3C3C3C3D3D3D3D3D3E3E3E3E3F3F3F3F3F4040404040414141414242424242",
      INIT_4C => X"4242434343434344444444444545454545454646464646474747474747484848",
      INIT_4D => X"3B3B3C3C3C3C3D3D3D3D3D3E3E3E3E3F3F3F3F3F404040404041414141414242",
      INIT_4E => X"4242424242434343434344444444444545454545454646464646474747474747",
      INIT_4F => X"3B3B3B3B3C3C3C3C3D3D3D3D3D3E3E3E3E3F3F3F3F3F40404040404141414141",
      INIT_50 => X"4141424242424243434343434344444444444545454545454646464646464747",
      INIT_51 => X"3A3B3B3B3B3C3C3C3C3C3D3D3D3D3D3E3E3E3E3E3F3F3F3F4040404040414141",
      INIT_52 => X"4141414141424242424243434343434344444444444545454545454646464646",
      INIT_53 => X"3A3A3A3B3B3B3B3C3C3C3C3C3D3D3D3D3D3E3E3E3E3E3F3F3F3F3F4040404040",
      INIT_54 => X"4040414141414142424242424243434343434344444444444545454545454546",
      INIT_55 => X"3A3A3A3A3B3B3B3B3B3C3C3C3C3C3D3D3D3D3D3E3E3E3E3E3F3F3F3F3F404040",
      INIT_56 => X"4040404040414141414142424242424243434343434344444444444445454545",
      INIT_57 => X"39393A3A3A3A3B3B3B3B3B3C3C3C3C3C3D3D3D3D3D3E3E3E3E3E3F3F3F3F3F40",
      INIT_58 => X"3F3F404040404041414141414142424242424243434343434344444444444445",
      INIT_59 => X"3939393A3A3A3A3A3B3B3B3B3B3C3C3C3C3C3D3D3D3D3D3E3E3E3E3E3E3F3F3F",
      INIT_5A => X"3F3F3F3F40404040404041414141414142424242424243434343434344444444",
      INIT_5B => X"39393939393A3A3A3A3A3B3B3B3B3B3C3C3C3C3C3C3D3D3D3D3D3E3E3E3E3E3F",
      INIT_5C => X"3E3F3F3F3F3F3F40404040404041414141414142424242424243434343434343",
      INIT_5D => X"383839393939393A3A3A3A3A3B3B3B3B3B3B3C3C3C3C3C3D3D3D3D3D3E3E3E3E",
      INIT_5E => X"3E3E3E3E3F3F3F3F3F3F40404040404041414141414142424242424242434343",
      INIT_5F => X"3838383839393939393A3A3A3A3A3B3B3B3B3B3B3C3C3C3C3C3D3D3D3D3D3E3E",
      INIT_60 => X"3D3E3E3E3E3E3E3F3F3F3F3F3F40404040404041414141414142424242424242",
      INIT_61 => X"37383838383839393939393A3A3A3A3A3A3B3B3B3B3B3C3C3C3C3C3D3D3D3D3D",
      INIT_62 => X"3D3D3D3D3E3E3E3E3E3F3F3F3F3F3F3F40404040404041414141414141424242",
      INIT_63 => X"373737383838383839393939393A3A3A3A3A3A3B3B3B3B3B3C3C3C3C3C3C3D3D",
      INIT_64 => X"3D3D3D3D3D3D3E3E3E3E3E3E3F3F3F3F3F3F3F40404040404041414141414141",
      INIT_65 => X"3737373737383838383839393939393A3A3A3A3A3A3B3B3B3B3B3B3C3C3C3C3C",
      INIT_66 => X"3C3C3C3D3D3D3D3D3D3E3E3E3E3E3E3F3F3F3F3F3F3F40404040404040414141",
      INIT_67 => X"3637373737373738383838383939393939393A3A3A3A3A3B3B3B3B3B3B3C3C3C",
      INIT_68 => X"3C3C3C3C3C3C3D3D3D3D3D3D3E3E3E3E3E3E3F3F3F3F3F3F3F40404040404040",
      INIT_69 => X"36363637373737373738383838383939393939393A3A3A3A3A3A3B3B3B3B3B3C",
      INIT_6A => X"3B3B3C3C3C3C3C3C3D3D3D3D3D3D3D3E3E3E3E3E3E3F3F3F3F3F3F3F3F404040",
      INIT_6B => X"363636363637373737373738383838383939393939393A3A3A3A3A3A3B3B3B3B",
      INIT_6C => X"3B3B3B3B3B3C3C3C3C3C3C3D3D3D3D3D3D3D3E3E3E3E3E3E3E3F3F3F3F3F3F3F",
      INIT_6D => X"353536363636363737373737373838383838383939393939393A3A3A3A3A3A3B",
      INIT_6E => X"3A3B3B3B3B3B3B3C3C3C3C3C3C3C3D3D3D3D3D3D3D3E3E3E3E3E3E3E3F3F3F3F",
      INIT_6F => X"3535353536363636363737373737373838383838383939393939393A3A3A3A3A",
      INIT_70 => X"3A3A3A3A3B3B3B3B3B3B3C3C3C3C3C3C3C3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E",
      INIT_71 => X"35353535353536363636363737373737373838383838383939393939393A3A3A",
      INIT_72 => X"3A3A3A3A3A3A3B3B3B3B3B3B3B3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D3E3E3E3E",
      INIT_73 => X"3434353535353535363636363636373737373737383838383838393939393939",
      INIT_74 => X"3939393A3A3A3A3A3A3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D",
      INIT_75 => X"3434343435353535353536363636363637373737373738383838383839393939",
      INIT_76 => X"39393939393A3A3A3A3A3A3A3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3D3D3D3D3D",
      INIT_77 => X"3434343434343535353535353636363636363737373737373838383838383839",
      INIT_78 => X"38393939393939393A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3D",
      INIT_79 => X"3333343434343434353535353535363636363636373737373737373838383838",
      INIT_7A => X"38383838393939393939393A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3C3C3C3C3C3C",
      INIT_7B => X"3333333334343434343435353535353536363636363636373737373737383838",
      INIT_7C => X"38383838383838393939393939393A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3C3C",
      INIT_7D => X"3333333333333434343434343535353535353536363636363637373737373737",
      INIT_7E => X"37373838383838383838393939393939393A3A3A3A3A3A3A3A3B3B3B3B3B3B3B",
      INIT_7F => X"3232333333333333343434343434353535353535353636363636363637373737",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(6 downto 0) => douta(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(6 downto 0) => douta(15 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     4.652799 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_8.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_8.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "rom_lut_muon_inv_dr_sq_8,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.652799 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_8.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_8.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
