<module name="QSPI" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="QSPI_CONFIG_REG" acronym="QSPI_CONFIG_REG" offset="0x0" width="32" description="">
    <bitfield id="QSPI_IDLE_FLD" width="1" begin="31" end="31" resetval="0x1" description="Serial interface and QSPI pipeline is IDLE:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="30" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_BAUD_DIV_FLD" width="4" begin="22" end="19" resetval="0xF" description="Master Mode Baud Rate Divisor (2 to 32): Where Baud Devisor (BD) is:" range="" rwaccess="RW"/>
    <bitfield id="ENTER_XIP_MODE_IMM_FLD" width="1" begin="18" end="18" resetval="0x0" description="Enter XIP Mode immediately:" range="" rwaccess="RW"/>
    <bitfield id="ENTER_XIP_MODE_FLD" width="1" begin="17" end="17" resetval="0x0" description="Enter XIP Mode on next READ:" range="" rwaccess="RW"/>
    <bitfield id="ENB_AHB_ADDR_REMAP_FLD" width="1" begin="16" end="16" resetval="0x0" description="Enable AHB Address Re-mapping (Direct Access Mode Only):" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PERIPH_CS_LINES_FLD" width="4" begin="13" end="10" resetval="0x0" description="Peripheral Chip Select Lines:else ss[3:0] directly drives n_ss_out[3:0] ." range="" rwaccess="RW"/>
    <bitfield id="PERIPH_SEL_DEC_FLD" width="1" begin="9" end="9" resetval="0x0" description="Peripheral select decode:" range="" rwaccess="RW"/>
    <bitfield id="ENB_LEGACY_IP_MODE_FLD" width="1" begin="8" end="8" resetval="0x0" description="Legacy QSPI Mode Enable:" range="" rwaccess="RW"/>
    <bitfield id="ENB_DIR_ACC_CTLR_FLD" width="1" begin="7" end="7" resetval="0x1" description="Enable Direct Access Controller:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="6" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SEL_CLK_PHASE_FLD" width="1" begin="2" end="2" resetval="0x0" description="Clock phase:" range="" rwaccess="RW"/>
    <bitfield id="SEL_CLK_POL_FLD" width="1" begin="1" end="1" resetval="0x0" description="Clock polarity outside SPI word:" range="" rwaccess="RW"/>
    <bitfield id="ENB_QSPI_FLD" width="1" begin="0" end="0" resetval="0x1" description="QSPI Enable:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_DEV_INSTR_RD_CONFIG_REG" acronym="QSPI_DEV_INSTR_RD_CONFIG_REG" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_RD_CLK_CYCLES_FLD" width="5" begin="28" end="24" resetval="0x0" description="Dummy Read Clock Cycles:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODE_BIT_ENABLE_FLD" width="1" begin="20" end="20" resetval="0x0" description="Mode Bit Enable:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DATA_XFER_TYPE_EXT_MODE_FLD" width="2" begin="17" end="16" resetval="0x0" description="Data Transfer Type for Standard SPI modes:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ADDR_XFER_TYPE_STD_MODE_FLD" width="2" begin="13" end="12" resetval="0x0" description="Address Transfer Type for Standard SPI modes:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INSTR_TYPE_FLD" width="2" begin="9" end="8" resetval="0x0" description="Instruction Type:" range="" rwaccess="RW"/>
    <bitfield id="RD_OPCODE_NON_XIP_FLD" width="8" begin="7" end="0" resetval="0x3" description="Read Opcode in non-XIP mode:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_DEV_INSTR_WR_CONFIG_REG" acronym="QSPI_DEV_INSTR_WR_CONFIG_REG" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_WR_CLK_CYCLES_FLD" width="5" begin="28" end="24" resetval="0x0" description="Dummy Write Clock Cycles:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DATA_XFER_TYPE_EXT_MODE_FLD" width="2" begin="17" end="16" resetval="0x0" description="Data Transfer Type for Standard SPI modes:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ADDR_XFER_TYPE_STD_MODE_FLD" width="2" begin="13" end="12" resetval="0x0" description="Address Transfer Type for Standard SPI modes:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WR_OPCODE_FLD" width="8" begin="7" end="0" resetval="0x2" description="Write Opcode:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_DEV_DELAY_REG" acronym="QSPI_DEV_DELAY_REG" offset="0xC" width="32" description="">
    <bitfield id="D_NSS_FLD" width="8" begin="31" end="24" resetval="0x0" description="Clock Delay for Chip Select Deassert:" range="" rwaccess="RW"/>
    <bitfield id="D_BTWN_FLD" width="8" begin="23" end="16" resetval="0x0" description="Clock Delay for Chip Select Deactivation:" range="" rwaccess="RW"/>
    <bitfield id="D_AFTER_FLD" width="8" begin="15" end="8" resetval="0x0" description="Clock Delay for Last Transaction Bit:" range="" rwaccess="RW"/>
    <bitfield id="D_INIT_FLD" width="8" begin="7" end="0" resetval="0x0" description="Clock Delay with n_ss_out:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_RD_DATA_CAPTURE_REG" acronym="QSPI_RD_DATA_CAPTURE_REG" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAMPLE_EDGE_SEL_FLD" width="1" begin="5" end="5" resetval="0x0" description="Sample edge selection (of the flash memory data outputs)." range="" rwaccess="RW"/>
    <bitfield id="DELAY_FLD" width="4" begin="4" end="1" resetval="0x0" description="Read Delay:" range="" rwaccess="RW"/>
    <bitfield id="BYPASS_FLD" width="1" begin="0" end="0" resetval="0x1" description="Bypass:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_DEV_SIZE_CONFIG_REG" acronym="QSPI_DEV_SIZE_CONFIG_REG" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYTES_PER_SUBSECTOR_FLD" width="5" begin="20" end="16" resetval="0x10" description="Number of Bytes per Block:" range="" rwaccess="RW"/>
    <bitfield id="BYTES_PER_DEVICE_PAGE_FLD" width="12" begin="15" end="4" resetval="0x100" description="Number of Bytes per Device Page:" range="" rwaccess="RW"/>
    <bitfield id="NUM_ADDR_BYTES_FLD" width="4" begin="3" end="0" resetval="0x2" description="Number of address Bytes:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_SRAM_PARTITION_CFG_REG" acronym="QSPI_SRAM_PARTITION_CFG_REG" offset="0x18" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ADDR_FLD" width="8" begin="7" end="0" resetval="0x80" description="Indirect Read Partition Size:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_IND_AHB_ADDR_TRIGGER_REG" acronym="QSPI_IND_AHB_ADDR_TRIGGER_REG" offset="0x1C" width="32" description="">
    <bitfield id="ADDR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Indirect Trigger Address:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_REMAP_ADDR_REG" acronym="QSPI_REMAP_ADDR_REG" offset="0x24" width="32" description="">
    <bitfield id="VALUE_FLD" width="32" begin="31" end="0" resetval="0x0" description="Remap Address Register:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_MODE_BIT_CONFIG_REG" acronym="QSPI_MODE_BIT_CONFIG_REG" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODE_FLD" width="8" begin="7" end="0" resetval="0x0" description="Mode Bits:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_SRAM_FILL_REG" acronym="QSPI_SRAM_FILL_REG" offset="0x2C" width="32" description="">
    <bitfield id="SRAM_FILL_INDAC_WRITE_FLD" width="16" begin="31" end="16" resetval="0x0" description="SRAM Fill Level (Indirect Write Partition):" range="" rwaccess="R"/>
    <bitfield id="SRAM_FILL_INDAC_READ_FLD" width="16" begin="15" end="0" resetval="0x0" description="SRAM Fill Level (Indirect Read Partition):" range="" rwaccess="R"/>
  </register>
  <register id="QSPI_TX_THRESH_REG" acronym="QSPI_TX_THRESH_REG" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LEVEL_FLD" width="4" begin="3" end="0" resetval="0x1" description="Level TX FIFO not full:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_RX_THRESH_REG" acronym="QSPI_RX_THRESH_REG" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LEVEL_FLD" width="4" begin="3" end="0" resetval="0x1" description="Level RX FIFO not empty:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_WRITE_COMPLETION_CTRL_REG" acronym="QSPI_WRITE_COMPLETION_CTRL_REG" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POLL_COUNT_FLD" width="8" begin="23" end="16" resetval="0x1" description="Polling Count:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISABLE_POLLING_FLD" width="1" begin="14" end="14" resetval="0x0" description="Disable Polling:" range="" rwaccess="RW"/>
    <bitfield id="POLLING_POLARITY_FLD" width="1" begin="13" end="13" resetval="0x0" description="Polling Polarity:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POLLING_BIT_INDEX_FLD" width="3" begin="10" end="8" resetval="0x0" description="Polling Bit Index:" range="" rwaccess="RW"/>
    <bitfield id="OPCODE_FLD" width="8" begin="7" end="0" resetval="0x5" description="Opcode:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_NO_OF_POLLS_BEF_EXP_REG" acronym="QSPI_NO_OF_POLLS_BEF_EXP_REG" offset="0x3C" width="32" description="">
    <bitfield id="NO_OF_POLLS_BEF_EXP_FLD" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="Defines the numbers of polls cycles after which polling expiration interrupt is generated. NOTE: Max no of polls &amp;amp;gt; 2(TX_FIFO_DEPTH &#8211; 1) + 1. Polling cycles are queued in FIFO, so expiration requires to make FIFO empty." range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_IRQ_STATUS_REG" acronym="QSPI_IRQ_STATUS_REG" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INDRD_SRAM_FULL_FLD" width="1" begin="12" end="12" resetval="0x0" description="Indirect Read Partition overflow:" range="" rwaccess="RW"/>
    <bitfield id="RX_FIFO_FULL_FLD" width="1" begin="11" end="11" resetval="0x0" description="Small RX FIFO full:" range="" rwaccess="RW"/>
    <bitfield id="RX_FIFO_NOT_EMPTY_FLD" width="1" begin="10" end="10" resetval="0x0" description="Small RX FIFO not empty:" range="" rwaccess="RW"/>
    <bitfield id="TX_FIFO_FULL_FLD" width="1" begin="9" end="9" resetval="0x0" description="Small TX FIFO full:" range="" rwaccess="RW"/>
    <bitfield id="TX_FIFO_NOT_FULL_FLD" width="1" begin="8" end="8" resetval="0x1" description="Small TX FIFO not full:" range="" rwaccess="RW"/>
    <bitfield id="RECV_OVERFLOW_FLD" width="1" begin="7" end="7" resetval="0x0" description="Receive Overflow:" range="" rwaccess="RW"/>
    <bitfield id="INDIRECT_XFER_LEVEL_BREACH_FLD" width="1" begin="6" end="6" resetval="0x0" description="Transfer Watermark Breach:" range="" rwaccess="RW"/>
    <bitfield id="ILLEGAL_ACCESS_DET_FLD" width="1" begin="5" end="5" resetval="0x0" description="Illegal AHB Access Detected:" range="" rwaccess="RW"/>
    <bitfield id="PROT_WR_ATTEMPT_FLD" width="1" begin="4" end="4" resetval="0x0" description="Protected Area Write Attempt:" range="" rwaccess="RW"/>
    <bitfield id="INDIRECT_READ_REJECT_FLD" width="1" begin="3" end="3" resetval="0x0" description="Indirect Read Reject:" range="" rwaccess="RW"/>
    <bitfield id="INDIRECT_OP_DONE_FLD" width="1" begin="2" end="2" resetval="0x0" description="Indirect Operation Complete:" range="" rwaccess="RW"/>
    <bitfield id="UNDERFLOW_DET_FLD" width="1" begin="1" end="1" resetval="0x0" description="Underflow Detected:" range="" rwaccess="RW"/>
    <bitfield id="MODE_M_FAIL_FLD" width="1" begin="0" end="0" resetval="0x0" description="Mode M Failure:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_IRQ_MASK_REG" acronym="QSPI_IRQ_MASK_REG" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INDRD_SRAM_FULL_MASK_FLD" width="1" begin="12" end="12" resetval="0x0" description="Indirect Read Partition overflow mask" range="" rwaccess="RW"/>
    <bitfield id="RX_FIFO_FULL_MASK_FLD" width="1" begin="11" end="11" resetval="0x0" description="Small RX FIFO full Mask" range="" rwaccess="RW"/>
    <bitfield id="RX_FIFO_NOT_EMPTY_MASK_FLD" width="1" begin="10" end="10" resetval="0x0" description="Small RX FIFO not empty Mask" range="" rwaccess="RW"/>
    <bitfield id="TX_FIFO_FULL_MASK_FLD" width="1" begin="9" end="9" resetval="0x0" description="Small TX FIFO full Mask" range="" rwaccess="RW"/>
    <bitfield id="TX_FIFO_NOT_FULL_MASK_FLD" width="1" begin="8" end="8" resetval="0x0" description="Small TX FIFO not full Mask" range="" rwaccess="RW"/>
    <bitfield id="RECV_OVERFLOW_MASK_FLD" width="1" begin="7" end="7" resetval="0x0" description="Receive Overflow Mask" range="" rwaccess="RW"/>
    <bitfield id="INDIRECT_XFER_LEVEL_BREACH_MASK_FLD" width="1" begin="6" end="6" resetval="0x0" description="Transfer Watermark Breach Mask" range="" rwaccess="RW"/>
    <bitfield id="ILLEGAL_ACCESS_DET_MASK_FLD" width="1" begin="5" end="5" resetval="0x0" description="Illegal Access Detected Mask" range="" rwaccess="RW"/>
    <bitfield id="PROT_WR_ATTEMPT_MASK_FLD" width="1" begin="4" end="4" resetval="0x0" description="Protected Area Write Attempt Mask" range="" rwaccess="RW"/>
    <bitfield id="INDIRECT_READ_REJECT_MASK_FLD" width="1" begin="3" end="3" resetval="0x0" description="Indirect Read Reject Mask" range="" rwaccess="RW"/>
    <bitfield id="INDIRECT_OP_DONE_MASK_FLD" width="1" begin="2" end="2" resetval="0x0" description="Indirect Complete Mask" range="" rwaccess="RW"/>
    <bitfield id="UNDERFLOW_DET_MASK_FLD" width="1" begin="1" end="1" resetval="0x0" description="Underflow Detected Mask" range="" rwaccess="RW"/>
    <bitfield id="MODE_M_FAIL_MASK_FLD" width="1" begin="0" end="0" resetval="0x0" description="Mode M Failure Mask" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_LOWER_WR_PROT_REG" acronym="QSPI_LOWER_WR_PROT_REG" offset="0x50" width="32" description="">
    <bitfield id="SUBSECTOR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Lower Block Number:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_UPPER_WR_PROT_REG" acronym="QSPI_UPPER_WR_PROT_REG" offset="0x54" width="32" description="">
    <bitfield id="SUBSECTOR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Upper Block Number:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_WR_PROT_CTRL_REG" acronym="QSPI_WR_PROT_CTRL_REG" offset="0x58" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENB_FLD" width="1" begin="1" end="1" resetval="0x0" description="Write Protection Enable Bit:" range="" rwaccess="RW"/>
    <bitfield id="INV_FLD" width="1" begin="0" end="0" resetval="0x0" description="Write Protection Inversion Bit:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_INDIRECT_READ_XFER_CTRL_REG" acronym="QSPI_INDIRECT_READ_XFER_CTRL_REG" offset="0x60" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_IND_OPS_DONE_FLD" width="2" begin="7" end="6" resetval="0x0" description="Completed Indirect Operations:" range="" rwaccess="R"/>
    <bitfield id="IND_OPS_DONE_STATUS_FLD" width="1" begin="5" end="5" resetval="0x0" description="Indirect Completion Status:" range="" rwaccess="RW"/>
    <bitfield id="RD_QUEUED_FLD" width="1" begin="4" end="4" resetval="0x0" description="Queued Indirect Read Operations:" range="" rwaccess="R"/>
    <bitfield id="SRAM_FULL_FLD" width="1" begin="3" end="3" resetval="0x0" description="SRAM Full:" range="" rwaccess="RW"/>
    <bitfield id="RD_STATUS_FLD" width="1" begin="2" end="2" resetval="0x0" description="Indirect Read Status:" range="" rwaccess="R"/>
    <bitfield id="CANCEL_FLD" width="1" begin="1" end="1" resetval="0x0" description="Cancel Indirect Read:" range="" rwaccess="W"/>
    <bitfield id="START_FLD" width="1" begin="0" end="0" resetval="0x0" description="Start Indirect Read:" range="" rwaccess="W"/>
  </register>
  <register id="QSPI_INDIRECT_READ_XFER_WATERMARK_REG" acronym="QSPI_INDIRECT_READ_XFER_WATERMARK_REG" offset="0x64" width="32" description="">
    <bitfield id="LEVEL_FLD" width="32" begin="31" end="0" resetval="0x0" description="Watermark Value:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_INDIRECT_READ_XFER_START_REG" acronym="QSPI_INDIRECT_READ_XFER_START_REG" offset="0x68" width="32" description="">
    <bitfield id="ADDR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Start of Indirect Access:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_INDIRECT_READ_XFER_NUM_BYTES_REG" acronym="QSPI_INDIRECT_READ_XFER_NUM_BYTES_REG" offset="0x6C" width="32" description="">
    <bitfield id="VALUE_FLD" width="32" begin="31" end="0" resetval="0x0" description="Indirect Number of Bytes:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_INDIRECT_WRITE_XFER_CTRL_REG" acronym="QSPI_INDIRECT_WRITE_XFER_CTRL_REG" offset="0x70" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_IND_OPS_DONE_FLD" width="2" begin="7" end="6" resetval="0x0" description="Completed Indirect Operations:" range="" rwaccess="R"/>
    <bitfield id="IND_OPS_DONE_STATUS_FLD" width="1" begin="5" end="5" resetval="0x0" description="Indirect Completion Status:" range="" rwaccess="RW"/>
    <bitfield id="WR_QUEUED_FLD" width="1" begin="4" end="4" resetval="0x0" description="Queued Indirect Write Operations:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WR_STATUS_FLD" width="1" begin="2" end="2" resetval="0x0" description="Indirect Write Status:" range="" rwaccess="R"/>
    <bitfield id="CANCEL_FLD" width="1" begin="1" end="1" resetval="0x0" description="Cancel Indirect Write:" range="" rwaccess="W"/>
    <bitfield id="START_FLD" width="1" begin="0" end="0" resetval="0x0" description="Start Indirect Write:" range="" rwaccess="W"/>
  </register>
  <register id="QSPI_INDIRECT_WRITE_XFER_WATERMARK_REG" acronym="QSPI_INDIRECT_WRITE_XFER_WATERMARK_REG" offset="0x74" width="32" description="">
    <bitfield id="LEVEL_FLD" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="Watermark Value:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_INDIRECT_WRITE_XFER_START_REG" acronym="QSPI_INDIRECT_WRITE_XFER_START_REG" offset="0x78" width="32" description="">
    <bitfield id="ADDR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Start of Indirect Access:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_INDIRECT_WRITE_XFER_NUM_BYTES_REG" acronym="QSPI_INDIRECT_WRITE_XFER_NUM_BYTES_REG" offset="0x7C" width="32" description="">
    <bitfield id="VALUE_FLD" width="32" begin="31" end="0" resetval="0x0" description="Indirect Number of Bytes:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_FLASH_CMD_CTRL_REG" acronym="QSPI_FLASH_CMD_CTRL_REG" offset="0x90" width="32" description="">
    <bitfield id="CMD_OPCODE_FLD" width="8" begin="31" end="24" resetval="0x0" description="Command Opcode:" range="" rwaccess="RW"/>
    <bitfield id="ENB_READ_DATA_FLD" width="1" begin="23" end="23" resetval="0x0" description="Read Data Enable:" range="" rwaccess="RW"/>
    <bitfield id="NUM_RD_DATA_BYTES_FLD" width="3" begin="22" end="20" resetval="0x0" description="Number of Read Data Bytes:" range="" rwaccess="RW"/>
    <bitfield id="ENB_COMD_ADDR_FLD" width="1" begin="19" end="19" resetval="0x0" description="Command Address Enable:" range="" rwaccess="RW"/>
    <bitfield id="ENB_MODE_BIT_FLD" width="1" begin="18" end="18" resetval="0x0" description="Mode Bit Enable:" range="" rwaccess="RW"/>
    <bitfield id="NUM_ADDR_BYTES_FLD" width="2" begin="17" end="16" resetval="0x0" description="Number of Address Bytes:" range="" rwaccess="RW"/>
    <bitfield id="ENB_WRITE_DATA_FLD" width="1" begin="15" end="15" resetval="0x0" description="Write Data Enable:" range="" rwaccess="RW"/>
    <bitfield id="NUM_WR_DATA_BYTES_FLD" width="3" begin="14" end="12" resetval="0x0" description="Number of Write Data Bytes:" range="" rwaccess="RW"/>
    <bitfield id="NUM_DUMMY_BYTES_FLD" width="5" begin="11" end="7" resetval="0x0" description="Number of Dummy Bytes:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMD_EXEC_STATUS_FLD" width="1" begin="1" end="1" resetval="0x0" description="Command Execution Status:" range="" rwaccess="R"/>
    <bitfield id="CMD_EXEC_FLD" width="1" begin="0" end="0" resetval="0x0" description="Execute Command:" range="" rwaccess="W"/>
  </register>
  <register id="QSPI_FLASH_CMD_ADDR_REG" acronym="QSPI_FLASH_CMD_ADDR_REG" offset="0x94" width="32" description="">
    <bitfield id="ADDR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Command Address:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_FLASH_RD_DATA_LOWER_REG" acronym="QSPI_FLASH_RD_DATA_LOWER_REG" offset="0xA0" width="32" description="">
    <bitfield id="DATA_FLD" width="32" begin="31" end="0" resetval="0x0" description="Command Read Data (Lower byte):" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_FLASH_RD_DATA_UPPER_REG" acronym="QSPI_FLASH_RD_DATA_UPPER_REG" offset="0xA4" width="32" description="">
    <bitfield id="DATA_FLD" width="32" begin="31" end="0" resetval="0x0" description="Command Read Data (Upper byte):" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_FLASH_WR_DATA_LOWER_REG" acronym="QSPI_FLASH_WR_DATA_LOWER_REG" offset="0xA8" width="32" description="">
    <bitfield id="DATA_FLD" width="32" begin="31" end="0" resetval="0x0" description="Command Write Data Lower Byte:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_FLASH_WR_DATA_UPPER_REG" acronym="QSPI_FLASH_WR_DATA_UPPER_REG" offset="0xAC" width="32" description="">
    <bitfield id="DATA_FLD" width="32" begin="31" end="0" resetval="0x0" description="Command Write Data Upper Byte:" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_POLLING_FLASH_STATUS_REG" acronym="QSPI_POLLING_FLASH_STATUS_REG" offset="0xB0" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEVICE_STATUS_VALID_FLD" width="1" begin="8" end="8" resetval="0x0" description="Polling Status Valid: This bit is set when value in the" range="" rwaccess="R"/>
    <bitfield id="DEVICE_STATUS_FLD" width="8" begin="7" end="0" resetval="0x0" description="Flash Status: Defines actual Status Register of Device." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_MODULE_ID_REG" acronym="QSPI_MODULE_ID_REG" offset="0xFC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VALUE_FLD" width="24" begin="23" end="0" resetval="0x10309" description="Module ID number" range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_REVISION" acronym="QSPI_ECC_REVISION" offset="0x400" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x4E100001" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_VECTOR" acronym="QSPI_ECC_VECTOR" offset="0x408" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="READ_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status indicating that the read is complete." range="" rwaccess="R"/>
    <bitfield id="READ_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address:" range="" rwaccess="RW"/>
    <bitfield id="TRIGGER_READ" width="1" begin="15" end="15" resetval="0x0" description="Trigger a read operation to the specified read address." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RAM_ID" width="11" begin="10" end="0" resetval="0x0" description="ECC RAM ID to select which ECC RAM to control or read status from." range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_ECC_MISC_STATUS" acronym="QSPI_ECC_MISC_STATUS" offset="0x40C" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x-" description="Number of ECC RAMs serviced by the aggregator." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_WRAPPER_REVISION" acronym="QSPI_ECC_WRAPPER_REVISION" offset="0x410" width="32" description="">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme that this register is compliant with." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODID" width="12" begin="27" end="16" resetval="0xE11" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x-" description="RTL revision" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x0" description="Major revision" range="" rwaccess="R"/>
    <bitfield id="REVCUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x1" description="Minor revision" range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_CONTROL" acronym="QSPI_ECC_CONTROL" offset="0x414" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ERROR_ONCE" width="1" begin="6" end="6" resetval="0x0" description="If this bit is set, the FORCE_SEC/FORCE_DED will inject an error to the specified row only once. The FORCE_SEC bit will be cleared once a writeback happens. If writeback is not enabled, this error will be cleared the cycle following the read when the data is corrected. For double-bit errors, the FORCE_DED bit will be cleared the cycle following the double-bit error. Any subsequent reads will not force an error." range="" rwaccess="RW"/>
    <bitfield id="FORCE_N_ROW" width="1" begin="5" end="5" resetval="0x0" description="Force single/double-bit error on the next RAM read." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DED" width="1" begin="4" end="4" resetval="0x0" description="Force double-bit error:" range="" rwaccess="RW"/>
    <bitfield id="FORCE_SEC" width="1" begin="3" end="3" resetval="0x0" description="Force single-bit error:" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_RMW" width="1" begin="2" end="2" resetval="0x1" description="Enable read-modify-write on partial word writes." range="" rwaccess="RW"/>
    <bitfield id="ECC_CHECK" width="1" begin="1" end="1" resetval="0x1" description="Enable ECC check:" range="" rwaccess="RW"/>
    <bitfield id="ECC_ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enable ECC generation." range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_ECC_ERROR_CONTROL1" acronym="QSPI_ECC_ERROR_CONTROL1" offset="0x418" width="32" description="">
    <bitfield id="ECC_BIT1" width="16" begin="31" end="16" resetval="0x0" description="Column/Data bit that needs to be flipped when FORCE_SEC or FORCE_DED is set." range="" rwaccess="RW"/>
    <bitfield id="ECC_ROW" width="16" begin="15" end="0" resetval="0x0" description="Row address where FORCE_SEC or FORCE_DED needs to be applied. This is ignored if FORCE_N_ROW is set." range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_ECC_ERROR_CONTROL2" acronym="QSPI_ECC_ERROR_CONTROL2" offset="0x41C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_BIT2" width="16" begin="15" end="0" resetval="0x0" description="Data bit that needs to be flipped when FORCE_DED is set." range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_ECC_ERROR_STATUS1" acronym="QSPI_ECC_ERROR_STATUS1" offset="0x420" width="32" description="">
    <bitfield id="ECC_ROW" width="16" begin="31" end="16" resetval="0x0" description="Indicates the row/address where the single or double-bit error occurred." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLR_ECC_OTHER" width="1" begin="10" end="10" resetval="0x0" description="'1' indicates a successive single-bit error. Writing a &#8216;1' clears the status bit." range="" rwaccess="RW1TC"/>
    <bitfield id="CLR_ECC_DED" width="1" begin="9" end="9" resetval="0x0" description="'1' indicates a pending double-bit error. Writing a '1' clears the status bit." range="" rwaccess="RW1TC"/>
    <bitfield id="CLR_ECC_SEC" width="1" begin="8" end="8" resetval="0x0" description="'1' indicates a pending single-bit error. Writing a '1' clears the status bit." range="" rwaccess="RW1TC"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_OTHER" width="1" begin="2" end="2" resetval="0x0" description="'1' &#8211; Indicates that successive single-bit errors have occurred while a writeback is still pending." range="" rwaccess="RW1TS"/>
    <bitfield id="ECC_DED" width="1" begin="1" end="1" resetval="0x0" description="'1' &#8211; Indicates pending double-bit error status Since the double-bit error from the ECC logic is a pulsed interrupt, this is also a status set register." range="" rwaccess="RW1TS"/>
    <bitfield id="ECC_SEC" width="1" begin="0" end="0" resetval="0x0" description="'1' &#8211; Indicates pending single-bit error status Since the single-bit error from the ECC logic is a pulsed interrupt, this is also a status set register." range="" rwaccess="RW1TS"/>
  </register>
  <register id="QSPI_ECC_ERROR_STATUS2" acronym="QSPI_ECC_ERROR_STATUS2" offset="0x424" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_BIT1" width="16" begin="15" end="0" resetval="0x0" description="Indicates the bit position in the ram data that is in error. For example: a value of 1 indicates that bit 1 in the data is in error. This is valid only for single bit errors (sec)." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_EOI" acronym="QSPI_ECC_EOI" offset="0x43C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="Write to this register indicates that software has acknowledged the pending interrupt and the next interrupt can be sent to the host." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_0" acronym="QSPI_ECC_INT_STATUS_0" offset="0x440" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_1" acronym="QSPI_ECC_INT_STATUS_1" offset="0x444" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_2" acronym="QSPI_ECC_INT_STATUS_2" offset="0x448" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_3" acronym="QSPI_ECC_INT_STATUS_3" offset="0x44C" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_4" acronym="QSPI_ECC_INT_STATUS_4" offset="0x450" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_5" acronym="QSPI_ECC_INT_STATUS_5" offset="0x454" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_6" acronym="QSPI_ECC_INT_STATUS_6" offset="0x458" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_7" acronym="QSPI_ECC_INT_STATUS_7" offset="0x45C" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_8" acronym="QSPI_ECC_INT_STATUS_8" offset="0x460" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_9" acronym="QSPI_ECC_INT_STATUS_9" offset="0x464" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_10" acronym="QSPI_ECC_INT_STATUS_10" offset="0x468" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_11" acronym="QSPI_ECC_INT_STATUS_11" offset="0x46C" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_12" acronym="QSPI_ECC_INT_STATUS_12" offset="0x470" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_13" acronym="QSPI_ECC_INT_STATUS_13" offset="0x474" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_STATUS_14" acronym="QSPI_ECC_INT_STATUS_14" offset="0x478" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Level interrupt status from each ECC RAM." range="" rwaccess="R"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_0" acronym="QSPI_ECC_INT_ENABLE_0" offset="0x480" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_1" acronym="QSPI_ECC_INT_ENABLE_1" offset="0x484" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_2" acronym="QSPI_ECC_INT_ENABLE_2" offset="0x488" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_3" acronym="QSPI_ECC_INT_ENABLE_3" offset="0x48C" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_4" acronym="QSPI_ECC_INT_ENABLE_4" offset="0x490" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_5" acronym="QSPI_ECC_INT_ENABLE_5" offset="0x494" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_6" acronym="QSPI_ECC_INT_ENABLE_6" offset="0x498" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_7" acronym="QSPI_ECC_INT_ENABLE_7" offset="0x49C" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_8" acronym="QSPI_ECC_INT_ENABLE_8" offset="0x4A0" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_9" acronym="QSPI_ECC_INT_ENABLE_9" offset="0x4A4" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_10" acronym="QSPI_ECC_INT_ENABLE_10" offset="0x4A8" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_11" acronym="QSPI_ECC_INT_ENABLE_11" offset="0x4AC" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_12" acronym="QSPI_ECC_INT_ENABLE_12" offset="0x4B0" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_13" acronym="QSPI_ECC_INT_ENABLE_13" offset="0x4B4" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_ENABLE_14" acronym="QSPI_ECC_INT_ENABLE_14" offset="0x4B8" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to enable interrupt from the associated ECC RAM." range="" rwaccess="W1TS"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_0" acronym="QSPI_ECC_INT_CLEAR_0" offset="0x4C0" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_1" acronym="QSPI_ECC_INT_CLEAR_1" offset="0x4C4" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_2" acronym="QSPI_ECC_INT_CLEAR_2" offset="0x4C8" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_3" acronym="QSPI_ECC_INT_CLEAR_3" offset="0x4CC" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_4" acronym="QSPI_ECC_INT_CLEAR_4" offset="0x4D0" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_5" acronym="QSPI_ECC_INT_CLEAR_5" offset="0x4D4" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_6" acronym="QSPI_ECC_INT_CLEAR_6" offset="0x4D8" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_7" acronym="QSPI_ECC_INT_CLEAR_7" offset="0x4DC" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_8" acronym="QSPI_ECC_INT_CLEAR_8" offset="0x4E0" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_9" acronym="QSPI_ECC_INT_CLEAR_9" offset="0x4E4" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_10" acronym="QSPI_ECC_INT_CLEAR_10" offset="0x4E8" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_11" acronym="QSPI_ECC_INT_CLEAR_11" offset="0x4EC" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_12" acronym="QSPI_ECC_INT_CLEAR_12" offset="0x4F0" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_13" acronym="QSPI_ECC_INT_CLEAR_13" offset="0x4F4" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
  <register id="QSPI_ECC_INT_CLEAR_14" acronym="QSPI_ECC_INT_CLEAR_14" offset="0x4F8" width="32" description="">
    <bitfield id="BITMASK" width="32" begin="31" end="0" resetval="0x0" description="Write 1 to disable interrupt from the associated ECC RAM." range="" rwaccess="W1TC"/>
  </register>
</module>
