// Seed: 3590978432
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic [7:0] id_3, id_4;
  assign id_3[1'b0] = 1;
  wire id_5;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1,
    input wor   id_2
);
  supply0 id_4 = 1;
  uwire id_5 = 1, id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_4 <= -1;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  initial #1 $display;
endmodule
