$date
	Sun Oct 23 06:54:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#177832
b1000 !
1"
#177834
b1000 &
b1000 %
1$
#177835
0"
#177838
b100 &
b100 %
#177842
b10 &
b10 %
#177846
b1 &
1#
b1 %
#177850
b0 &
b0 %
0#
0$
#1152871
b1001 !
1"
#1152874
b1001 &
b1001 %
1$
#1152875
0"
#1152878
b11100 &
b11100 %
#1152882
b1110 &
b1110 %
#1152886
b111 &
b111 %
#1152890
b10110 &
b10110 %
#1152894
b1011 &
b1011 %
#1152898
b100010 &
b100010 %
#1152902
b10001 &
b10001 %
#1152906
b110100 &
b110100 %
#1152910
b11010 &
b11010 %
#1152914
b1101 &
b1101 %
#1152918
b101000 &
b101000 %
#1152922
b10100 &
b10100 %
#1152926
b1010 &
b1010 %
#1152930
b101 &
b101 %
#1152934
b10000 &
b10000 %
#1152938
b1000 &
b1000 %
#1152942
b100 &
b100 %
#1152946
b10 &
b10 %
#1152950
b1 &
1#
b1 %
#1152954
b0 &
b0 %
0#
0$
#2199726
b101 &
b101 %
1$
b101 !
1"
#2199727
0"
#2199730
b10000 &
b10000 %
#2199734
b1000 &
b1000 %
#2199738
b100 &
b100 %
#2199742
b10 &
b10 %
#2199746
b1 &
b1 %
1#
#2199750
b0 &
0#
b0 %
0$
#4500012
