vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_Debouncer_0_0/sim/design_1_Debouncer_0_0.vhd" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_sim_netlist.vhdl" \
"../../../bd/design_1/ip/design_1_StateMachine_0_0/sim/design_1_StateMachine_0_0.vhd" \
"../../../bd/design_1/ip/design_1_Debouncer_0_1/sim/design_1_Debouncer_0_1.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
