$date
	Thu Jun 29 11:35:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! val [7:0] $end
$var wire 1 " rollover $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 1 % nrst $end
$scope module u0 $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 1 % nrst $end
$var wire 1 " rollover $end
$var reg 8 & val [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
1%
1$
0#
x"
bx !
$end
#10
1#
#13
0"
b0 !
b0 &
0%
#20
0#
#30
1#
#33
1%
#40
0#
#50
b1 !
b1 &
1#
#60
0#
#70
b10 !
b10 &
1#
#80
0#
#90
b11 !
b11 &
1#
#100
0#
#110
b100 !
b100 &
1#
#120
0#
#130
1#
0$
#140
0#
#150
b101 !
b101 &
1#
1$
#160
0#
#170
b110 !
b110 &
1#
#180
0#
#190
b111 !
b111 &
1#
#200
0#
#210
b1000 !
b1000 &
1#
#220
0#
#230
b1001 !
b1001 &
1#
#240
0#
#250
b1010 !
b1010 &
1#
#260
0#
#270
b1011 !
b1011 &
1#
#280
0#
#290
b1100 !
b1100 &
1#
#300
0#
#310
b1101 !
b1101 &
1#
#320
0#
#330
b1110 !
b1110 &
1#
#340
0#
#350
b1111 !
b1111 &
1#
#360
0#
#370
b10000 !
b10000 &
1#
#380
0#
#390
b10001 !
b10001 &
1#
#400
0#
#410
b10010 !
b10010 &
1#
#420
0#
#430
1"
b10011 !
b10011 &
1#
#440
0#
#450
0"
b0 !
b0 &
1#
#460
0#
#470
b1 !
b1 &
1#
#480
0#
#490
b10 !
b10 &
1#
#500
0#
#510
b11 !
b11 &
1#
#520
0#
#530
b100 !
b100 &
1#
#540
0#
#550
b101 !
b101 &
1#
#560
0#
#570
b110 !
b110 &
1#
#580
0#
#590
b111 !
b111 &
1#
#600
0#
#610
b1000 !
b1000 &
1#
#620
0#
#630
b1001 !
b1001 &
1#
#640
0#
#650
b1010 !
b1010 &
1#
#660
0#
#670
b1011 !
b1011 &
1#
#680
0#
#690
b1100 !
b1100 &
1#
#700
0#
#710
b1101 !
b1101 &
1#
#720
0#
#730
b1110 !
b1110 &
1#
#740
0#
#750
b1111 !
b1111 &
1#
#760
0#
#770
b10000 !
b10000 &
1#
#780
0#
#790
b10001 !
b10001 &
1#
#800
0#
#810
b10010 !
b10010 &
1#
#820
0#
#830
1"
b10011 !
b10011 &
1#
#840
0#
#850
0"
b0 !
b0 &
1#
#860
0#
#870
b1 !
b1 &
1#
#880
0#
#890
b10 !
b10 &
1#
#900
0#
#910
b11 !
b11 &
1#
#920
0#
#930
b100 !
b100 &
1#
#940
0#
#950
b101 !
b101 &
1#
#960
0#
#970
b110 !
b110 &
1#
#980
0#
#990
b111 !
b111 &
1#
#1000
0#
