<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/ArchImpl/RISCV/RISCVArch.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_34f23bec3c47321db1070563eb6b0479.html">ArchImpl</a></li><li class="navelem"><a class="el" href="dir_fea5415b8315257ab94363758b1914c4.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RISCVArch.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="RISCVArch_8h_source.html">RISCVArch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCVArchSpecificImp_8h_source.html">RISCVArchSpecificImp.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for RISCVArch.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="RISCVArch_8cpp__incl.png" border="0" usemap="#_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RISCV_2RISCVArch_8cpp" alt=""/></div>
<map name="_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RISCV_2RISCVArch_8cpp" id="_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RISCV_2RISCVArch_8cpp">
<area shape="rect" title=" " alt="" coords="378,5,561,61"/>
<area shape="rect" href="RISCVArch_8h.html" title=" " alt="" coords="693,333,795,360"/>
<area shape="rect" href="RISCVArchSpecificImp_8h.html" title=" " alt="" coords="449,109,625,136"/>
<area shape="rect" href="etiss__test_2ArchImpl_2RISCV_2RISCV_8h.html" title=" " alt="" coords="134,408,205,435"/>
<area shape="rect" href="RISCVGDBCore_8h.html" title=" " alt="" coords="147,483,279,509"/>
<area shape="rect" href="CPUArch_8h.html" title="contains neccesary interfaces for instruction translation." alt="" coords="1176,408,1301,435"/>
<area shape="rect" title=" " alt="" coords="1548,796,1599,823"/>
<area shape="rect" href="Instruction_8h.html" title="contains container classes to store instruction definitions + translation functions and build a trans..." alt="" coords="1037,565,1176,591"/>
<area shape="rect" href="InterruptVector_8h.html" title="defines a general interface to set interrupt bits" alt="" coords="2547,647,2712,673"/>
<area shape="rect" title=" " alt="" coords="5,483,72,509"/>
<area shape="rect" title=" " alt="" coords="311,647,425,673"/>
<area shape="rect" href="GDBCore_8h.html" title=" " alt="" coords="406,557,575,599"/>
<area shape="rect" title=" " alt="" coords="613,796,688,823"/>
<area shape="rect" title=" " alt="" coords="963,796,1021,823"/>
<area shape="rect" title=" " alt="" coords="2348,796,2391,823"/>
<area shape="rect" href="CodePart_8h.html" title="classes to hold code and additional information used for optimization of instruction translations" alt="" coords="1881,647,2007,673"/>
<area shape="rect" href="Plugin_8h.html" title="plugins for extensions to code translation and instruction execution" alt="" coords="701,565,811,591"/>
<area shape="rect" title=" " alt="" coords="667,647,802,673"/>
<area shape="rect" href="VirtualStruct_8h.html" title=" " alt="" coords="1869,483,2019,509"/>
<area shape="rect" title=" " alt="" coords="405,483,568,509"/>
<area shape="rect" href="MMU_8h.html" title="Modeling hardware memory management for virtual memory &#45;&gt; physical memory translation and protection...." alt="" coords="1301,483,1435,509"/>
<area shape="rect" title=" " alt="" coords="2728,796,2771,823"/>
<area shape="rect" title=" " alt="" coords="2441,796,2503,823"/>
<area shape="rect" title=" " alt="" coords="1904,796,1984,823"/>
<area shape="rect" title=" " alt="" coords="2567,796,2689,823"/>
<area shape="rect" href="Misc_8h.html" title="general configuration and logging" alt="" coords="2208,721,2307,748"/>
<area shape="rect" title=" " alt="" coords="2053,796,2139,823"/>
<area shape="rect" title=" " alt="" coords="3072,796,3136,823"/>
<area shape="rect" title=" " alt="" coords="2164,796,2223,823"/>
<area shape="rect" title=" " alt="" coords="2247,796,2323,823"/>
<area shape="rect" href="ClassDefs_8h.html" title=" " alt="" coords="2841,796,2975,823"/>
<area shape="rect" title=" " alt="" coords="1131,647,1197,673"/>
<area shape="rect" title=" " alt="" coords="1221,647,1288,673"/>
<area shape="rect" title=" " alt="" coords="1312,647,1387,673"/>
<area shape="rect" title=" " alt="" coords="1411,647,1498,673"/>
<area shape="rect" title=" " alt="" coords="1945,565,2103,591"/>
<area shape="rect" href="Injector_8h.html" title="contains the fault injector interface class." alt="" coords="1675,565,1826,591"/>
<area shape="rect" title=" " alt="" coords="1850,565,1921,591"/>
<area shape="rect" title=" " alt="" coords="2331,565,2408,591"/>
<area shape="rect" href="PTE_8h.html" title=" " alt="" coords="2083,647,2205,673"/>
<area shape="rect" href="PageFaultVector_8h.html" title="Internal fault inside MMU and." alt="" coords="1347,565,1549,591"/>
<area shape="rect" href="TLB_8h.html" title="Modeling Tranlation Look&#45;up Table (TLB)" alt="" coords="1200,565,1323,591"/>
<area shape="rect" href="RISCV_2Encoding_8h.html" title=" " alt="" coords="491,184,584,211"/>
<area shape="rect" href="CPUCore_8h.html" title="defines main cpu core interface" alt="" coords="2062,184,2189,211"/>
<area shape="rect" href="LibraryInterface_8h.html" title="class for simple library access. Libraries can be integrated or loaded at runtime fom a dynamic libra..." alt="" coords="2379,333,2551,360"/>
<area shape="rect" href="JIT_8h.html" title="JIT compiler interface definition." alt="" coords="2467,408,2551,435"/>
<area shape="rect" href="Translation_8h.html" title=" " alt="" coords="2055,333,2195,360"/>
<area shape="rect" href="etiss__test_2include_2etiss_2System_8h.html" title="conatins a convinience class that can be wrapped as a ETISS_System structure" alt="" coords="410,408,529,435"/>
<area shape="rect" href="InterruptHandler_8h.html" title="interrupt checking and signaling" alt="" coords="2737,259,2911,285"/>
<area shape="rect" href="DMMUWrapper_8h.html" title="Wrapper class to wrap aroud data MMU." alt="" coords="744,408,941,435"/>
</map>
</div>
</div>
<p><a href="RISCVArch_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa20cd73895987624a44b4511db0ac27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#aa20cd73895987624a44b4511db0ac27a">RISCV_DEBUG_CALL</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa20cd73895987624a44b4511db0ac27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add9715c6c8576399149c3e2a08adfdce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#add9715c6c8576399149c3e2a08adfdce">RISCV_Pipeline1</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:add9715c6c8576399149c3e2a08adfdce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7eb2bb6935c6b5f7feae4fe98759b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ac7eb2bb6935c6b5f7feae4fe98759b5e">RISCV_Pipeline2</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac7eb2bb6935c6b5f7feae4fe98759b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a08286409fe58dffb36e6ecb36f8469c8"><td class="memItemLeft" align="right" valign="top">static const char *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a> []</td></tr>
<tr class="separator:a08286409fe58dffb36e6ecb36f8469c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5592ea123f6a11fdd61c048d74e75a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a8d5592ea123f6a11fdd61c048d74e75a">lui_rd_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lui&quot;,(uint32_t) 0x37,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x7f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lui\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = &quot;+toString(imm)+&quot;;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8d5592ea123f6a11fdd61c048d74e75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab310d877c8cc9552d1cb42b035ccd49a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ab310d877c8cc9552d1cb42b035ccd49a">auipc_rd_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;auipc&quot;,(uint32_t) 0x17,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x7f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//auipc\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0 + &quot;+toString(imm)+&quot;;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ab310d877c8cc9552d1cb42b035ccd49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a7748b9f0c6141e3ee5d741283ce78"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a31a7748b9f0c6141e3ee5d741283ce78">jal_rd_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;jal&quot;,(uint32_t) 0x6f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x7f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_20(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_20=R_imm_20.read(ba);imm+=imm_20&lt;&lt; 20;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(30, 21);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(20, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(19, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//jal\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x100000)&gt;&gt;20 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4292870144;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a31a7748b9f0c6141e3ee5d741283ce78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76066bb82b8fcd70a0704f4fb6ac5094"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a76066bb82b8fcd70a0704f4fb6ac5094">jalr_rd_rs1_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;jalr&quot;,(uint32_t) 0x67,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//jalr\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> new_pc = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;new_pc = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (new_pc &amp; ~1)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a76066bb82b8fcd70a0704f4fb6ac5094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb8852f782ffec58378c1536c7da605"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a4eb8852f782ffec58378c1536c7da605">beq_rs1_rs2_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;beq&quot;,(uint32_t) 0x63,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//beq\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] == *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a4eb8852f782ffec58378c1536c7da605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e41d7fb78bca375b08b9771e786235e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a9e41d7fb78bca375b08b9771e786235e">lb_rd_imm_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lb&quot;,(uint32_t) 0x3,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lb\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,1);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_1 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a9e41d7fb78bca375b08b9771e786235e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337147c3952399b46a3655837dcf42a1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a337147c3952399b46a3655837dcf42a1">sb_rs2_imm_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sb&quot;,(uint32_t) 0x23,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sb\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 1 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a337147c3952399b46a3655837dcf42a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9c2567101e5abe3fdc9ae96ab71078"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a8c9c2567101e5abe3fdc9ae96ab71078">addi_rd_rs1_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;addi&quot;,(uint32_t) 0x13,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//addi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0 + imm_extended;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8c9c2567101e5abe3fdc9ae96ab71078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e04e16e47c67ea5298d7e7cebd1d1f4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a1e04e16e47c67ea5298d7e7cebd1d1f4">bne_rs1_rs2_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;bne&quot;,(uint32_t) 0x1063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//bne\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] != *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1e04e16e47c67ea5298d7e7cebd1d1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a5af203f6479d9e2872e0e05d741745"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a0a5af203f6479d9e2872e0e05d741745">lh_rd_imm_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lh&quot;,(uint32_t) 0x1003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lh\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,2);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_1 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a0a5af203f6479d9e2872e0e05d741745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c531d80fc501a60c08cd1a26c24430"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a44c531d80fc501a60c08cd1a26c24430">sh_rs2_imm_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sh&quot;,(uint32_t) 0x1023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sh\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,2);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 2 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a44c531d80fc501a60c08cd1a26c24430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbd90d4980ba297d05c0ad4df7eb1af5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#adbd90d4980ba297d05c0ad4df7eb1af5">fence_i_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fence_i&quot;,(uint32_t) 0x100f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fence_i\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FENCE[1] = &quot;+toString(imm)+&quot;;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:adbd90d4980ba297d05c0ad4df7eb1af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5cff246623327e523b6f2454fd9fa3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a0c5cff246623327e523b6f2454fd9fa3">csrrw_rd_csr_rs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;csrrw&quot;,(uint32_t) 0x1073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//csrrw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskM = 0;\n&quot; &quot;rs_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;csr_val = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | (rs_val &amp; writeMask))&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = rs_val;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = csr_val;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | (rs_val &amp; writeMask))&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = rs_val;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a0c5cff246623327e523b6f2454fd9fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8cead58b8d4cb4452782da7cee6fac"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a3b8cead58b8d4cb4452782da7cee6fac">blt_rs1_rs2_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;blt&quot;,(uint32_t) 0x4063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//blt\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_1 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_2 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_2 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a3b8cead58b8d4cb4452782da7cee6fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e8cc18d7dc37b11c23edd67e3887c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a49e8cc18d7dc37b11c23edd67e3887c6">lbu_rd_imm_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lbu&quot;,(uint32_t) 0x4003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lbu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,1);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)MEM_offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a49e8cc18d7dc37b11c23edd67e3887c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace65ee2d016e993cee9d6eca3ba545fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ace65ee2d016e993cee9d6eca3ba545fa">xori_rd_rs1_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;xori&quot;,(uint32_t) 0x4013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//xori\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_0 ^ imm_extended);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ace65ee2d016e993cee9d6eca3ba545fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6117c9fa7ff44b9e6bd86a38fa7d893e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a6117c9fa7ff44b9e6bd86a38fa7d893e">bge_rs1_rs2_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;bge&quot;,(uint32_t) 0x5063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//bge\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_1 &gt;= (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_2 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_2 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a6117c9fa7ff44b9e6bd86a38fa7d893e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93af6d83c235c9ef33f581ca82e25f2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#af93af6d83c235c9ef33f581ca82e25f2">lhu_rd_imm_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lhu&quot;,(uint32_t) 0x5003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lhu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,2);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)MEM_offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af93af6d83c235c9ef33f581ca82e25f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a2e029bcfe1dd3f19f9a27ed566b3d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ae8a2e029bcfe1dd3f19f9a27ed566b3d">csrrwi_rd_csr_zimm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;csrrwi&quot;,(uint32_t) 0x5073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> zimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_zimm_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> zimm_0=R_zimm_0.read(ba);zimm+=zimm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//csrrwi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskM = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((RISCV*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)&quot;+toString(zimm)+&quot; &amp; writeMask))&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (etiss_uint32)&quot;+toString(zimm)+&quot;;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ae8a2e029bcfe1dd3f19f9a27ed566b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa525a6b030aa92386d5bde8ae3468e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a7aa525a6b030aa92386d5bde8ae3468e">bltu_rs1_rs2_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;bltu&quot;,(uint32_t) 0x6063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//bltu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt; *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a7aa525a6b030aa92386d5bde8ae3468e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6331c18b40f912002b5f6434e364fc85"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a6331c18b40f912002b5f6434e364fc85">ori_rd_rs1_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;ori&quot;,(uint32_t) 0x6013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//ori\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_0 | imm_extended);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a6331c18b40f912002b5f6434e364fc85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90eceb576164f4ff4426166b65d5e7e9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a90eceb576164f4ff4426166b65d5e7e9">csrrsi_rd_csr_zimm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;csrrsi&quot;,(uint32_t) 0x6073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> zimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_zimm_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> zimm_0=R_zimm_0.read(ba);zimm+=zimm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//csrrsi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskM = 0;\n&quot; &quot;res = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(zimm)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((res | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)&quot;+toString(zimm)+&quot;) &amp; writeMask))&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (res | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)&quot;+toString(zimm)+&quot;);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a90eceb576164f4ff4426166b65d5e7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29778a423ec9fc1a46ae6f48204811c7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a29778a423ec9fc1a46ae6f48204811c7">bgeu_rs1_rs2_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;bgeu&quot;,(uint32_t) 0x7063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//bgeu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &gt;= *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a29778a423ec9fc1a46ae6f48204811c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec43b7c3abc3c75cb247412c55f5fe5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#aaec43b7c3abc3c75cb247412c55f5fe5">andi_rd_rs1_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;andi&quot;,(uint32_t) 0x7013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//andi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_0 &amp; imm_extended);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aaec43b7c3abc3c75cb247412c55f5fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15037064470f955130e05a909fb31116"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a15037064470f955130e05a909fb31116">csrrci_rd_csr_zimm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;csrrci&quot;,(uint32_t) 0x7073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> zimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_zimm_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> zimm_0=R_zimm_0.read(ba);zimm+=zimm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//csrrci\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskM = 0;\n&quot; &quot;res = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(zimm)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((res &amp; ~(<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)&quot;+toString(zimm)+&quot;) &amp; writeMask))&amp;0xffffffff&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (res &amp; ~(<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)&quot;+toString(zimm)+&quot;)&amp;0xffffffff;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a15037064470f955130e05a909fb31116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f5380b72e06e1728cae7ab5534f74ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a4f5380b72e06e1728cae7ab5534f74ee">lw_rd_imm_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lw&quot;,(uint32_t) 0x2003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a4f5380b72e06e1728cae7ab5534f74ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3199966820846ef96056aad5958f424f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a3199966820846ef96056aad5958f424f">sw_rs2_imm_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sw&quot;,(uint32_t) 0x2023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a3199966820846ef96056aad5958f424f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a005af662e81f1f9f8a8834a2e20ed8ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a005af662e81f1f9f8a8834a2e20ed8ee">slti_rd_rs1_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;slti&quot;,(uint32_t) 0x2013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//slti\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = imm_extended; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_1 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a005af662e81f1f9f8a8834a2e20ed8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2faa7faf7fcac964348fc323a2dda8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#aee2faa7faf7fcac964348fc323a2dda8">csrrs_rd_csr_rs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;csrrs&quot;,(uint32_t) 0x2073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//csrrs\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> xrs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> xrd = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskM = 0;\n&quot; &quot;xrd = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;xrs1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = xrd;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((xrd | xrs1) &amp; writeMask))&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (xrd | xrs1);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aee2faa7faf7fcac964348fc323a2dda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4618bc012860f14194b994a1d4eb8fe5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a4618bc012860f14194b994a1d4eb8fe5">flw_rd_imm_xrs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;flw&quot;,(uint32_t) 0x2007,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//flw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a4618bc012860f14194b994a1d4eb8fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46bea03148d9a116b6b0f19e5368c9d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a46bea03148d9a116b6b0f19e5368c9d2">fsw_rs2_imm_xrs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsw&quot;,(uint32_t) 0x2027,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a46bea03148d9a116b6b0f19e5368c9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83aa3014e9b5ba496ba1a0d0ead79627"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a83aa3014e9b5ba496ba1a0d0ead79627">sltiu_rd_rs1_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sltiu&quot;,(uint32_t) 0x3013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sltiu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> full_imm = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = imm_extended; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;full_imm = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt; (etiss_uint32)full_imm)\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a83aa3014e9b5ba496ba1a0d0ead79627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67461b2c69ca55b6dd2a19464b47688"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ac67461b2c69ca55b6dd2a19464b47688">csrrc_rd_csr_rs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;csrrc&quot;,(uint32_t) 0x3073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//csrrc\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> xrs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> xrd = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskM = 0;\n&quot; &quot;xrd = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;xrs1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = xrd;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((xrd &amp; ~xrs1) &amp; writeMask))&amp;0xffffffff&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (xrd &amp; ~xrs1)&amp;0xffffffff;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac67461b2c69ca55b6dd2a19464b47688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8729f9bf3b2fdb09132ac54ed38b95"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a8e8729f9bf3b2fdb09132ac54ed38b95">fld_rd_imm_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fld&quot;,(uint32_t) 0x3007,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fld\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8e8729f9bf3b2fdb09132ac54ed38b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb3a45df2d4c309a52df6edb56f019c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#acfb3a45df2d4c309a52df6edb56f019c">fsd_rs2_imm_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsd&quot;,(uint32_t) 0x3027,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsd\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:acfb3a45df2d4c309a52df6edb56f019c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad36f39c3dab8a0285f7d01d8812a4525"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ad36f39c3dab8a0285f7d01d8812a4525">fmadd_s_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmadd.s&quot;,(uint32_t) 0x43,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmadd.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)0, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ad36f39c3dab8a0285f7d01d8812a4525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98b4c332ba2e62e7480e1d9998882e4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#af98b4c332ba2e62e7480e1d9998882e4">fmsub_s_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmsub.s&quot;,(uint32_t) 0x47,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmsub.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)1, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af98b4c332ba2e62e7480e1d9998882e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103a45bb1432bec4a627a6613282f72e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a103a45bb1432bec4a627a6613282f72e">fnmadd_s_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fnmadd.s&quot;,(uint32_t) 0x4f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fnmadd.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)2, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a103a45bb1432bec4a627a6613282f72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e81bfdf932555406398345b08b546dd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a1e81bfdf932555406398345b08b546dd">fnmsub_s_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fnmsub.s&quot;,(uint32_t) 0x4b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fnmsub.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)3, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1e81bfdf932555406398345b08b546dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63bd0f6f195ea66462d7911931a8db57"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a63bd0f6f195ea66462d7911931a8db57">fmadd_d_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmadd.d&quot;,(uint32_t) 0x2000043,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)0, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a63bd0f6f195ea66462d7911931a8db57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfe841e4b236ac3d88dbdfc9218e47c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#adcfe841e4b236ac3d88dbdfc9218e47c">fmsub_d_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmsub.d&quot;,(uint32_t) 0x2000047,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmsub.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:adcfe841e4b236ac3d88dbdfc9218e47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c47d4aa04bc76f34461c7ad3af546e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a38c47d4aa04bc76f34461c7ad3af546e">fnmadd_d_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fnmadd.d&quot;,(uint32_t) 0x200004f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fnmadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a38c47d4aa04bc76f34461c7ad3af546e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53e42a4be2fe6892f7c744893119140"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ac53e42a4be2fe6892f7c744893119140">fnmsub_d_rd_frs1_frs2_frs3</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fnmsub.d&quot;,(uint32_t) 0x200004b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fnmsub.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac53e42a4be2fe6892f7c744893119140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c43499f67b3e45ea86da6de860da710"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a5c43499f67b3e45ea86da6de860da710">slli_rd_rs1_shamt</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;slli&quot;,(uint32_t) 0x1013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//slli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> X = 0; \n&quot; &quot;for ( <a class="el" href="arm__mve_8h.html#af5b3c1229d93dc2a48bb969a03e1da19">int</a> i = 0; i&lt; 32 ; i++)\n&quot; &quot;{\n&quot; &quot;X ^= ((-*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[i])^X) &amp; (1 &lt;&lt; i ); \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(shamt)+&quot; &gt; 31)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt;&lt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a5c43499f67b3e45ea86da6de860da710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d6684d473a73f9c8a668dd8b59ef96"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a54d6684d473a73f9c8a668dd8b59ef96">sll_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sll&quot;,(uint32_t) 0x1033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sll\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> X = 0; \n&quot; &quot;for ( <a class="el" href="arm__mve_8h.html#af5b3c1229d93dc2a48bb969a03e1da19">int</a> i = 0; i&lt; 32 ; i++)\n&quot; &quot;{\n&quot; &quot;X ^= ((-*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[i])^X) &amp; (1 &lt;&lt; i ); \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt;&lt; (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 32 - 1));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a54d6684d473a73f9c8a668dd8b59ef96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4670b39ed4b8f83136dcc1b2c680a5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a6f4670b39ed4b8f83136dcc1b2c680a5">srli_rd_rs1_shamt</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;srli&quot;,(uint32_t) 0x5013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//srli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> X = 0; \n&quot; &quot;for ( <a class="el" href="arm__mve_8h.html#af5b3c1229d93dc2a48bb969a03e1da19">int</a> i = 0; i&lt; 32 ; i++)\n&quot; &quot;{\n&quot; &quot;X ^= ((-*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[i])^X) &amp; (1 &lt;&lt; i ); \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(shamt)+&quot; &gt; 31)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a6f4670b39ed4b8f83136dcc1b2c680a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53491ed8d97d1cb371dc7e42f69cbc88"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a53491ed8d97d1cb371dc7e42f69cbc88">srl_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;srl&quot;,(uint32_t) 0x5033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//srl\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> X = 0; \n&quot; &quot;for ( <a class="el" href="arm__mve_8h.html#af5b3c1229d93dc2a48bb969a03e1da19">int</a> i = 0; i&lt; 32 ; i++)\n&quot; &quot;{\n&quot; &quot;X ^= ((-*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[i])^X) &amp; (1 &lt;&lt; i ); \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &gt;&gt; (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 32 - 1));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a53491ed8d97d1cb371dc7e42f69cbc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f48f74ca85fdc9778511c0d3bcfdf4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ac7f48f74ca85fdc9778511c0d3bcfdf4">add_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;add&quot;,(uint32_t) 0x33,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//add\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] + *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac7f48f74ca85fdc9778511c0d3bcfdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6122acab6d43f3b6e6c370a4aa32b49d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a6122acab6d43f3b6e6c370a4aa32b49d">slt_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;slt&quot;,(uint32_t) 0x2033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//slt\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_1 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a6122acab6d43f3b6e6c370a4aa32b49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfeded549eb3df730ca039d904e3089"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#addfeded549eb3df730ca039d904e3089">sltu_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sltu&quot;,(uint32_t) 0x3033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sltu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt; (etiss_uint32)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:addfeded549eb3df730ca039d904e3089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8566cd5ad2ad14db11733d15ea240d93"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a8566cd5ad2ad14db11733d15ea240d93">xor_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;xor&quot;,(uint32_t) 0x4033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//xor\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] ^ *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8566cd5ad2ad14db11733d15ea240d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1090336eec702a3d936ab465ae7584e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a1090336eec702a3d936ab465ae7584e5">or_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;or&quot;,(uint32_t) 0x6033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//or\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] | *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1090336eec702a3d936ab465ae7584e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af47c10dcf5d8e853bf190cabf6d8d495"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#af47c10dcf5d8e853bf190cabf6d8d495">and_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;and&quot;,(uint32_t) 0x7033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//and\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af47c10dcf5d8e853bf190cabf6d8d495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf8be22a0cf956b4accf88d5baf2d88"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#afdf8be22a0cf956b4accf88d5baf2d88">uret_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;uret&quot;,(uint32_t) 0x200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//uret\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] = 0;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0] ^= ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0] &amp; 0x10)&gt;&gt;4)) ^ (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0] &amp; 0x1);\n&quot; &quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[65];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768]= ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256]=((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:afdf8be22a0cf956b4accf88d5baf2d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26fe96aaa2290c0dc4b1cbc5eaa02929"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a26fe96aaa2290c0dc4b1cbc5eaa02929">fadd_s_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fadd.s&quot;,(uint32_t) 0x53,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fadd.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fadd_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a0b3120cf5c78aa2d16685666e4da3034">fadd_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a26fe96aaa2290c0dc4b1cbc5eaa02929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14067528c233ac49e126ce28a1eb76a4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a14067528c233ac49e126ce28a1eb76a4">srai_rd_rs1_shamt</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;srai&quot;,(uint32_t) 0x40005013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//srai\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(shamt)+&quot; &gt; 31)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_0 &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a14067528c233ac49e126ce28a1eb76a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9ac9bead4e54ee56f037897ccef176"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a4c9ac9bead4e54ee56f037897ccef176">sra_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sra&quot;,(uint32_t) 0x40005033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sra\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_0 &gt;&gt; (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 32 - 1));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a4c9ac9bead4e54ee56f037897ccef176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25cafb1f6b4c8fedb3fc4ee12d0652c9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a25cafb1f6b4c8fedb3fc4ee12d0652c9">sub_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sub&quot;,(uint32_t) 0x40000033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sub\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] - *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a25cafb1f6b4c8fedb3fc4ee12d0652c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a790b23dc682de6a969262f31aaaeae28"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a790b23dc682de6a969262f31aaaeae28">fcvt_s_d_rd_frs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.s.d&quot;,(uint32_t) 0x40100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.s.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a1a9c802bfb8df8277dd2bc539d264a75">fconv_d2f</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a790b23dc682de6a969262f31aaaeae28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5d972ddd970ea1c602ce7904e7df95"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a8a5d972ddd970ea1c602ce7904e7df95">fence_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fence&quot;,(uint32_t) 0xf,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf000707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> succ=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_succ_0(23, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> succ_0=R_succ_0.read(ba);succ+=succ_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> pred=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_pred_0(27, 24);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> pred_0=R_pred_0.read(ba);pred+=pred_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[0], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fence\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FENCE[0] = ((&quot;+toString(pred)+&quot; &lt;&lt; 4) | &quot;+toString(succ)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8a5d972ddd970ea1c602ce7904e7df95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df1ee0971ea6f9002ac58b2586d03c3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a0df1ee0971ea6f9002ac58b2586d03c3">ecall_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;ecall&quot;,(uint32_t) 0x73,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//ecall\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;exception = ETISS_RETURNCODE_SYSCALL; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a0df1ee0971ea6f9002ac58b2586d03c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c06976e1888559a5c3db6dd4649f56"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#aa2c06976e1888559a5c3db6dd4649f56">ebreak_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;ebreak&quot;,(uint32_t) 0x100073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//ebreak\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ETISS_RETURNCODE_CPUFINISHED; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aa2c06976e1888559a5c3db6dd4649f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe14a8ef64b4922984cc8e5f27d4f36"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a1fe14a8ef64b4922984cc8e5f27d4f36">sret_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sret&quot;,(uint32_t) 0x10200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sret\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256] &amp; 0x100)&gt;&gt;8;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256] ^= (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256] &amp; 0x100);\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256] ^= ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256] &amp; 0x20)&gt;&gt;4)) ^ (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256] &amp; 0x2);\n&quot; &quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[321];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768]= ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0]=((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1fe14a8ef64b4922984cc8e5f27d4f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad154289246668d5639780378006c45c7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ad154289246668d5639780378006c45c7">wfi_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;wfi&quot;,(uint32_t) 0x10500073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//wfi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ETISS_RETURNCODE_CPUFINISHED; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ad154289246668d5639780378006c45c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fde4c2b37a87f7083b49ef061b4d78f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a8fde4c2b37a87f7083b49ef061b4d78f">fmul_s_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmul.s&quot;,(uint32_t) 0x10000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmul.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmul_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ab14dd11bb72a941f68af72a9738d6c55">fmul_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8fde4c2b37a87f7083b49ef061b4d78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2a48eee15f5d662b592a5f531c1c74"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a7d2a48eee15f5d662b592a5f531c1c74">mret_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;mret&quot;,(uint32_t) 0x30200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//mret\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768] &amp; 0x1800)&gt;&gt;11;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768] ^= (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768] &amp; 0x1800);\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768] ^= ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768] &amp; 0x80)&gt;&gt;4)) ^ (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768] &amp; 0x8);\n&quot; &quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[833];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0]= ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256]=((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a7d2a48eee15f5d662b592a5f531c1c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de5f9bccf7fe583821b2d1f01b8c5e6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a6de5f9bccf7fe583821b2d1f01b8c5e6">sfence_vma_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sfence.vma&quot;,(uint32_t) 0x12000073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe007fff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[3], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sfence.vma\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FENCE[2] = &quot;+toString(rs1)+&quot;;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FENCE[3] = &quot;+toString(rs2)+&quot;;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a6de5f9bccf7fe583821b2d1f01b8c5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f194b5893528c123198b4546f76e44f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a5f194b5893528c123198b4546f76e44f">fmul_d_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmul.d&quot;,(uint32_t) 0x12000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmul.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aeaa50581dbb4d5db6e7606df7ff3581f">fmul_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a5f194b5893528c123198b4546f76e44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8252cfd7c82cc3cd52fdd55468a248"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a8c8252cfd7c82cc3cd52fdd55468a248">mul_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;mul&quot;,(uint32_t) 0x2000033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//mul\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] * (etiss_uint64)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)res;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8c8252cfd7c82cc3cd52fdd55468a248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a368a1a8fdbfbfaebbab4829335580278"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a368a1a8fdbfbfaebbab4829335580278">mulh_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;mulh&quot;,(uint32_t) 0x2001033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//mulh\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 * (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)(res &gt;&gt; 32);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a368a1a8fdbfbfaebbab4829335580278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf024a06ff87187f4f98f8013a889fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#aaaf024a06ff87187f4f98f8013a889fb">mulhsu_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;mulhsu&quot;,(uint32_t) 0x2002033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//mulhsu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 * (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)(res &gt;&gt; 32);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aaaf024a06ff87187f4f98f8013a889fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d2da65f087c324816355a3faf7f996c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a2d2da65f087c324816355a3faf7f996c">mulhu_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;mulhu&quot;,(uint32_t) 0x2003033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//mulhu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] * (etiss_uint64)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)(res &gt;&gt; 32);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a2d2da65f087c324816355a3faf7f996c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ed5cf5660b64edc3a7bb1441975c1c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ab3ed5cf5660b64edc3a7bb1441975c1c">div_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;div&quot;,(uint32_t) 0x2004033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//div\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> XLM1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> MMIN = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> M1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> ONE = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;M1 =  - 1;\n&quot; &quot;XLM1 = 32 - 1;\n&quot; &quot;ONE = 1;\n&quot; &quot;MMIN = (ONE &lt;&lt; XLM1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] == MMIN) &amp;&amp; (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] == M1))\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = MMIN;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_1 / (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] =  - 1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ab3ed5cf5660b64edc3a7bb1441975c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc37972a216ef4232b47f4795b27bca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a1dc37972a216ef4232b47f4795b27bca">divu_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;divu&quot;,(uint32_t) 0x2005033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//divu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] / *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] =  - 1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1dc37972a216ef4232b47f4795b27bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad280f30b7c9b27d3e0a97c1cd8566260"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ad280f30b7c9b27d3e0a97c1cd8566260">rem_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;rem&quot;,(uint32_t) 0x2006033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//rem\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> XLM1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> MMIN = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> M1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> ONE = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;M1 =  - 1;\n&quot; &quot;XLM1 = 32 - 1;\n&quot; &quot;ONE = 1;\n&quot; &quot;MMIN = (ONE &lt;&lt; XLM1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] == MMIN) &amp;&amp; (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] == M1))\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_1 % (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ad280f30b7c9b27d3e0a97c1cd8566260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e0d6e0f70db213cbbf19c8362c3aaa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a59e0d6e0f70db213cbbf19c8362c3aaa">remu_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;remu&quot;,(uint32_t) 0x2007033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//remu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] % *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a59e0d6e0f70db213cbbf19c8362c3aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063b55eff59e133b827646278895245a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a063b55eff59e133b827646278895245a">fadd_d_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fadd.d&quot;,(uint32_t) 0x2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ad7cf2472afebb0088a5e7a72fc3f9770">fadd_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a063b55eff59e133b827646278895245a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2340c82c34365894123a32ee69db7fa9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a2340c82c34365894123a32ee69db7fa9">lr_w_rd_rs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lr.w&quot;,(uint32_t) 0x1000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf9f0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lr.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a2340c82c34365894123a32ee69db7fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670a54a6fcb078842f65284c0c32ace1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a670a54a6fcb078842f65284c0c32ace1">sc_w_rd_rs1_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sc.w&quot;,(uint32_t) 0x1800202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sc.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(offs == ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 0;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 1;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a670a54a6fcb078842f65284c0c32ace1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac179c0dd2fdfe9c4099b83eebd6c4237"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ac179c0dd2fdfe9c4099b83eebd6c4237">amoswap_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amoswap.w&quot;,(uint32_t) 0x800202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amoswap.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac179c0dd2fdfe9c4099b83eebd6c4237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd569f3de282a39b66804b82b6cd8a36"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#acd569f3de282a39b66804b82b6cd8a36">amoadd_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amoadd.w&quot;,(uint32_t) 0x202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amoadd.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = res1 + *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:acd569f3de282a39b66804b82b6cd8a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a036d16bee3ad3ecd68c4aefb3011a101"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a036d16bee3ad3ecd68c4aefb3011a101">amoxor_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amoxor.w&quot;,(uint32_t) 0x2000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amoxor.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = (res1 ^ *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a036d16bee3ad3ecd68c4aefb3011a101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39cfbe71edd8831659fd4ad4dd2b8db0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a39cfbe71edd8831659fd4ad4dd2b8db0">amoand_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amoand.w&quot;,(uint32_t) 0x6000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amoand.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = (res1 &amp; *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a39cfbe71edd8831659fd4ad4dd2b8db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b069929f5ae095c040832fda1e33d58"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a1b069929f5ae095c040832fda1e33d58">amoor_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amoor.w&quot;,(uint32_t) 0x4000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amoor.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = (res1 | *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1b069929f5ae095c040832fda1e33d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb8530c09ee2fc4fe9f60ab070a4ccd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a9eb8530c09ee2fc4fe9f60ab070a4ccd">amomin_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amomin.w&quot;,(uint32_t) 0x8000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amomin.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_2 = res1; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_2 &gt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_1)\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a9eb8530c09ee2fc4fe9f60ab070a4ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc619c8fd72de62eba477b73c9c990b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a3dc619c8fd72de62eba477b73c9c990b">amomax_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amomax.w&quot;,(uint32_t) 0xa000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amomax.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_2 = res1; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_2 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_1)\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a3dc619c8fd72de62eba477b73c9c990b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d748258be09f30f7c5e7d24bab130e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a1d748258be09f30f7c5e7d24bab130e8">amominu_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amominu.w&quot;,(uint32_t) 0xc000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amominu.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(res1 &gt; *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1d748258be09f30f7c5e7d24bab130e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b6daec68bad8e2e9e0ac857a37f0b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#af8b6daec68bad8e2e9e0ac857a37f0b2">amomaxu_w_rd_rs1_rs2_aqu_aq_rel_rl_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amomaxu.w&quot;,(uint32_t) 0xe000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amomaxu.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(res1 &lt; *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af8b6daec68bad8e2e9e0ac857a37f0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573cb9752cb33aa5a3d2adb3a9521d29"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a573cb9752cb33aa5a3d2adb3a9521d29">fsub_s_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsub.s&quot;,(uint32_t) 0x8000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsub.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsub_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a892d1c1c4304113d2644bc24aa4a63b9">fsub_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a573cb9752cb33aa5a3d2adb3a9521d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c76e976def27d5369a70183dd5d057"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a40c76e976def27d5369a70183dd5d057">fdiv_s_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fdiv.s&quot;,(uint32_t) 0x18000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fdiv.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fdiv_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a546e9dbf106c07abc04e1813606baa71">fdiv_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a40c76e976def27d5369a70183dd5d057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07a6642dbf9608df6482db21bb5b7af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#aa07a6642dbf9608df6482db21bb5b7af">fsqrt_s_rd_frs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsqrt.s&quot;,(uint32_t) 0x58000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsqrt.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsqrt_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a31752a4cd25952b556e6e4e469c9254d">fsqrt_s</a>(frs1, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aa07a6642dbf9608df6482db21bb5b7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d541bf13a8ddf2a3568fd62fe6f4701"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a1d541bf13a8ddf2a3568fd62fe6f4701">fsgnj_s_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsgnj.s&quot;,(uint32_t) 0x20000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsgnj.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((((RISCV*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 2147483647) | (((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; -2147483648));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = ((frs1 &amp; 2147483647) | (frs2 &amp; -2147483648));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1d541bf13a8ddf2a3568fd62fe6f4701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47bb747c330f63dc1495f0a3038a58b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a47bb747c330f63dc1495f0a3038a58b5">fsgnjn_s_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsgnjn.s&quot;,(uint32_t) 0x20001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsgnjn.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((((RISCV*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 2147483647) | (~((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; -2147483648))&amp;0xffffffffffffffff;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = ((frs1 &amp; 2147483647) | (~frs2 &amp; -2147483648))&amp;0xffffffff;\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a47bb747c330f63dc1495f0a3038a58b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d69c1324b250e07a5bc2b725f5bf68"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ab3d69c1324b250e07a5bc2b725f5bf68">fsgnjx_s_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsgnjx.s&quot;,(uint32_t) 0x20002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsgnjx.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((RISCV*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] ^ (((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; -2147483648));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = (frs1 ^ (frs2 &amp; -2147483648));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ab3d69c1324b250e07a5bc2b725f5bf68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae419cd4958a0a166c7f896ba941e554"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#aae419cd4958a0a166c7f896ba941e554">fmin_s_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmin.s&quot;,(uint32_t) 0x28000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmin.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsel_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)0);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a29f2bd899b4869deeb5877d7e62d9958">fsel_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aae419cd4958a0a166c7f896ba941e554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2896b2446438fc5ed04c929591d9bc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a4b2896b2446438fc5ed04c929591d9bc">fmax_s_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmax.s&quot;,(uint32_t) 0x28001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmax.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsel_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a29f2bd899b4869deeb5877d7e62d9958">fsel_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a4b2896b2446438fc5ed04c929591d9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21184a0a89011471f5b7ccf07250d46"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ae21184a0a89011471f5b7ccf07250d46">fcvt_w_s_rd_frs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.w.s&quot;,(uint32_t) 0xc0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.w.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], (etiss_uint32)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(frs1, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_1;\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ae21184a0a89011471f5b7ccf07250d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0b6f4148452051989e7e1f8a4b8499"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#afd0b6f4148452051989e7e1f8a4b8499">fcvt_wu_s_rd_frs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.wu.s&quot;,(uint32_t) 0xc0100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.wu.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], (etiss_uint32)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(frs1, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_1;\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:afd0b6f4148452051989e7e1f8a4b8499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33b4a5d577228c6d565e9115a73b7ba1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a33b4a5d577228c6d565e9115a73b7ba1">feq_s_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;feq.s&quot;,(uint32_t) 0xa0002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//feq.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)0);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a33b4a5d577228c6d565e9115a73b7ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c5d9d67308e982a25f325ea4007d00f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a4c5d9d67308e982a25f325ea4007d00f">flt_s_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;flt.s&quot;,(uint32_t) 0xa0001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//flt.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)2);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2);\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fcmp_s((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a4c5d9d67308e982a25f325ea4007d00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a303e7b9d1cb4c5ed1d4f9266de28b19a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a303e7b9d1cb4c5ed1d4f9266de28b19a">fle_s_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fle.s&quot;,(uint32_t) 0xa0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fle.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a303e7b9d1cb4c5ed1d4f9266de28b19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1ad0023689608cc293cad2b493e704"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#afc1ad0023689608cc293cad2b493e704">fclass_s_rd_frs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fclass.s&quot;,(uint32_t) 0xe0001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fclass.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fclass_s(<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]));\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:afc1ad0023689608cc293cad2b493e704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cdbe01d17db36fd834eaf1542e97d09"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a5cdbe01d17db36fd834eaf1542e97d09">fmv_x_w_rd_frs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmv.x.w&quot;,(uint32_t) 0xe0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmv.x.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a5cdbe01d17db36fd834eaf1542e97d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1215db9e1671df271f09e385b4ed62c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a1215db9e1671df271f09e385b4ed62c6">fcvt_s_w_rd_rs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.s.w&quot;,(uint32_t) 0xd0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.s.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fcvt_s((*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>((*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1215db9e1671df271f09e385b4ed62c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad86d6312a7d93f421362b9461c85d151"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ad86d6312a7d93f421362b9461c85d151">fcvt_s_wu_rd_rs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.s.wu&quot;,(uint32_t) 0xd0100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.s.wu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fcvt_s((*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>((*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ad86d6312a7d93f421362b9461c85d151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682ece9fa45ad8cde96da2183ea0e512"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a682ece9fa45ad8cde96da2183ea0e512">fmv_w_x_rd_rs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmv.w.x&quot;,(uint32_t) 0xf0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmv.w.x\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a682ece9fa45ad8cde96da2183ea0e512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a6cb8665d42fb79d213394124e2a7d3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a8a6cb8665d42fb79d213394124e2a7d3">fsub_d_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsub.d&quot;,(uint32_t) 0xa000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsub.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf0fb3961f9a2dd2c91568f72f069952">fsub_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8a6cb8665d42fb79d213394124e2a7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19e40d8547e74d351c285b58ca4554a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ad19e40d8547e74d351c285b58ca4554a">fdiv_d_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fdiv.d&quot;,(uint32_t) 0x1a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fdiv.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ada83279d1cc5f79292cba0f765bb9aa4">fdiv_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ad19e40d8547e74d351c285b58ca4554a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac116c0e4a885fd2b9ee87158cbf69ef0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ac116c0e4a885fd2b9ee87158cbf69ef0">fsqrt_d_rd_frs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsqrt.d&quot;,(uint32_t) 0x5a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsqrt.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a1703f294057a822f960323c7cef7213a">fsqrt_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac116c0e4a885fd2b9ee87158cbf69ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab123a688341d646873def5142df4103d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ab123a688341d646873def5142df4103d">fsgnj_d_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsgnj.d&quot;,(uint32_t) 0x22000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsgnj.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK2 = 0;\n&quot; &quot;ONE = 1;\n&quot; &quot;MSK1 = (ONE &lt;&lt; 63);\n&quot; &quot;MSK2 = MSK1 - 1;\n&quot; &quot;res = (((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK2) | ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK1));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ab123a688341d646873def5142df4103d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447c38e1c471c6623075691969b4859b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a447c38e1c471c6623075691969b4859b">fsgnjn_d_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsgnjn.d&quot;,(uint32_t) 0x22001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsgnjn.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK2 = 0;\n&quot; &quot;ONE = 1;\n&quot; &quot;MSK1 = (ONE &lt;&lt; 63);\n&quot; &quot;MSK2 = MSK1 - 1;\n&quot; &quot;res = (((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK2) | (~(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK1))&amp;0xffffffffffffffff;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a447c38e1c471c6623075691969b4859b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e086692faadeab3931dc73b8fff3d4b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a1e086692faadeab3931dc73b8fff3d4b">fsgnjx_d_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsgnjx.d&quot;,(uint32_t) 0x22002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsgnjx.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK1 = 0;\n&quot; &quot;ONE = 1;\n&quot; &quot;MSK1 = (ONE &lt;&lt; 63);\n&quot; &quot;res = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff) ^ ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK1));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1e086692faadeab3931dc73b8fff3d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211ef0df4db7b30144e239a80a2d56d1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a211ef0df4db7b30144e239a80a2d56d1">fmin_d_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmin.d&quot;,(uint32_t) 0x2a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmin.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#afb4f75b0d1b8ed5be59f6dd3852e5371">fsel_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a211ef0df4db7b30144e239a80a2d56d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c59799691caaa64025d0ae69973959"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a03c59799691caaa64025d0ae69973959">fmax_d_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmax.d&quot;,(uint32_t) 0x2a001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmax.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#afb4f75b0d1b8ed5be59f6dd3852e5371">fsel_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a03c59799691caaa64025d0ae69973959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c2575549e1d20337f49d2b126dc860e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a8c2575549e1d20337f49d2b126dc860e">fcvt_d_s_rd_frs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.d.s&quot;,(uint32_t) 0x42000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.d.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aa0a060ea7b95221e082b71c5d896cefa">fconv_f2d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8c2575549e1d20337f49d2b126dc860e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a907c08b7a352797205ba3291d67d537b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a907c08b7a352797205ba3291d67d537b">feq_d_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;feq.d&quot;,(uint32_t) 0xa2002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//feq.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a907c08b7a352797205ba3291d67d537b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17fd38b1f718169aef268136c0b536bf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a17fd38b1f718169aef268136c0b536bf">flt_d_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;flt.d&quot;,(uint32_t) 0xa2001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//flt.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a17fd38b1f718169aef268136c0b536bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857f28d33a86ad1409707b50efe636ce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a857f28d33a86ad1409707b50efe636ce">fle_d_rd_frs1_frs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fle.d&quot;,(uint32_t) 0xa2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fle.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a857f28d33a86ad1409707b50efe636ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a547a8fd604e0522cb66e618f9a04c3db"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a547a8fd604e0522cb66e618f9a04c3db">fclass_d_rd_frs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fclass.d&quot;,(uint32_t) 0xe2001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fclass.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fclass_d((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff));\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a547a8fd604e0522cb66e618f9a04c3db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2997a6af2380dbc47a2bdb64e0a7ef3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ac2997a6af2380dbc47a2bdb64e0a7ef3">fcvt_w_d_rd_frs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.w.d&quot;,(uint32_t) 0xc2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.w.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac2997a6af2380dbc47a2bdb64e0a7ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa822a2909227c275487e8e85bf420774"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#aa822a2909227c275487e8e85bf420774">fcvt_wu_d_rd_frs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.wu.d&quot;,(uint32_t) 0xc2100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.wu.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aa822a2909227c275487e8e85bf420774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a584b7088918def1657616a3ab5d38"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ac6a584b7088918def1657616a3ab5d38">fcvt_d_w_rd_rs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.d.w&quot;,(uint32_t) 0xd2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.d.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac6a584b7088918def1657616a3ab5d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cbca60307e31bf4e375af75445a8183"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a7cbca60307e31bf4e375af75445a8183">fcvt_d_wu_rd_rs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.d.wu&quot;,(uint32_t) 0xd2100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.d.wu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a7cbca60307e31bf4e375af75445a8183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1638dcb130ec93817253ac4e0f6f1a8e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a1638dcb130ec93817253ac4e0f6f1a8e">c_addi4spn_rd_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.addi4spn&quot;,(uint16_t) 0x0,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(12, 11);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(10, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm_2=R_imm_2.read(ba);imm+=imm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm_3=R_imm_3.read(ba);imm+=imm_3&lt;&lt; 3;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.addi4spn\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(imm)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = *((RISCV*)cpu)-&gt;X[2] + &quot;+toString(imm)+&quot;;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a1638dcb130ec93817253ac4e0f6f1a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93ffcdb43ad8b06c78f65583530774e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#aa93ffcdb43ad8b06c78f65583530774e">c_addi_rs1_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.addi&quot;,(uint16_t) 0x1,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.addi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] = (etiss_int32)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aa93ffcdb43ad8b06c78f65583530774e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb03a3ba2c9f85c5aca16497fab4a07"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#acdb03a3ba2c9f85c5aca16497fab4a07">c_nop_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.nop&quot;,(uint16_t) 0x1,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.nop\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:acdb03a3ba2c9f85c5aca16497fab4a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a540ec74521b56216fa5e736af245a005"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a540ec74521b56216fa5e736af245a005">dii_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;dii&quot;,(uint16_t) 0x0,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//dii\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a540ec74521b56216fa5e736af245a005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a05b776e24d58eb695a3717e6c9aef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a32a05b776e24d58eb695a3717e6c9aef">c_slli_rs1_shamt</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.slli&quot;,(uint16_t) 0x2,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.slli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> X = 0; \n&quot; &quot;for ( <a class="el" href="arm__mve_8h.html#af5b3c1229d93dc2a48bb969a03e1da19">int</a> i = 0; i&lt; 32 ; i++)\n&quot; &quot;{\n&quot; &quot;X ^= ((-*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[i])^X) &amp; (1 &lt;&lt; i ); \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt;&lt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a32a05b776e24d58eb695a3717e6c9aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae07d966f3a5d7712cd51f9651cb312f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#aae07d966f3a5d7712cd51f9651cb312f">c_lw_8_rd_uimm_8_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.lw&quot;,(uint16_t) 0x4000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.lw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = (etiss_int32)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aae07d966f3a5d7712cd51f9651cb312f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a936f134b1e5aa7c5a720b7913df372a3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a936f134b1e5aa7c5a720b7913df372a3">c_li_rd_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.li&quot;,(uint16_t) 0x4001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.li\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a936f134b1e5aa7c5a720b7913df372a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f11a836532ee7ddbb72d725cbf4bd0e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a8f11a836532ee7ddbb72d725cbf4bd0e">c_lwsp_rd_sp_uimm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.lwsp&quot;,(uint16_t) 0x4002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_5=R_uimm_5.read(ba);uimm+=uimm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 4);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(3, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.lwsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a8f11a836532ee7ddbb72d725cbf4bd0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7064630adb681d2ed483c6011c6af51"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ad7064630adb681d2ed483c6011c6af51">c_sw_8_rs2_uimm_8_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.sw&quot;,(uint16_t) 0xc000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.sw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ad7064630adb681d2ed483c6011c6af51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d174ae775e48a6a4a70fdca79c31ea3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a7d174ae775e48a6a4a70fdca79c31ea3">c_beqz_8_rs1_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.beqz&quot;,(uint16_t) 0xc001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_3=R_imm_3.read(ba);imm+=imm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.beqz\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x100)&gt;&gt;8 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294966784;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] == 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a7d174ae775e48a6a4a70fdca79c31ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cbd5f33fbafb150936f273f77d8ff85"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a6cbd5f33fbafb150936f273f77d8ff85">c_swsp_rs2_uimm_sp_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.swsp&quot;,(uint16_t) 0xc002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(12, 9);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(8, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.swsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a6cbd5f33fbafb150936f273f77d8ff85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df1cdaf0a1e9d5379017e16ccc7a9b3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a7df1cdaf0a1e9d5379017e16ccc7a9b3">c_jal_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.jal&quot;,(uint16_t) 0x2001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_10=R_imm_10.read(ba);imm+=imm_10&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_7=R_imm_7.read(ba);imm+=imm_7&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.jal\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[1] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a7df1cdaf0a1e9d5379017e16ccc7a9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603b8f6039d0bf48746c080d0178214d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a603b8f6039d0bf48746c080d0178214d">c_fld_rd_uimm_8_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.fld&quot;,(uint16_t) 0x2000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.fld\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a603b8f6039d0bf48746c080d0178214d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd55078016a5cfa4cf894651bd907a8f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#acd55078016a5cfa4cf894651bd907a8f">c_fldsp_rd_uimm_x2_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.fldsp&quot;,(uint16_t) 0x2002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_5=R_uimm_5.read(ba);uimm+=uimm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.fldsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:acd55078016a5cfa4cf894651bd907a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0de4cd412ec48ab20a1ea7ec89991f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a5b0de4cd412ec48ab20a1ea7ec89991f">c_lui_rd_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.lui&quot;,(uint16_t) 0x6001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_17(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm_17=R_imm_17.read(ba);imm+=imm_17&lt;&lt; 17;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.lui\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20000)&gt;&gt;17 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294705152;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(imm_extended == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a5b0de4cd412ec48ab20a1ea7ec89991f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17139bc086441e6b5fa36676b7e3acc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ac17139bc086441e6b5fa36676b7e3acc">c_addi16sp_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.addi16sp&quot;,(uint16_t) 0x6101,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xef83, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_9(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_9=R_imm_9.read(ba);imm+=imm_9&lt;&lt; 9;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(4, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_7=R_imm_7.read(ba);imm+=imm_7&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.addi16sp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x200)&gt;&gt;9 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294966272;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac17139bc086441e6b5fa36676b7e3acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97cb7789bb4aac196e0cb094bacf5613"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a97cb7789bb4aac196e0cb094bacf5613">c_flw_rd_uimm_8_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.flw&quot;,(uint16_t) 0x6000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.flw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a97cb7789bb4aac196e0cb094bacf5613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a568c08b3650ae54429b58ffca6e5d87e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a568c08b3650ae54429b58ffca6e5d87e">c_flwsp_rd_uimm_x2_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.flwsp&quot;,(uint16_t) 0x6002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_5=R_uimm_5.read(ba);uimm+=uimm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 4);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(3, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.flwsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a568c08b3650ae54429b58ffca6e5d87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7eac8c88b076c43cb212ef9611ae18d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ad7eac8c88b076c43cb212ef9611ae18d">c_srli_8_rs1_shamt</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.srli&quot;,(uint16_t) 0x8001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc03, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.srli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> X = 0; \n&quot; &quot;for ( <a class="el" href="arm__mve_8h.html#af5b3c1229d93dc2a48bb969a03e1da19">int</a> i = 0; i&lt; 32 ; i++)\n&quot; &quot;{\n&quot; &quot;X ^= ((-*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[i])^X) &amp; (1 &lt;&lt; i ); \n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_idx = 0;\n&quot; &quot;rs1_idx = &quot;+toString(rs1)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rs1_idx] = (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rs1_idx] &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ad7eac8c88b076c43cb212ef9611ae18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43eb7da79302601086a3a1f6f73c7e8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a43eb7da79302601086a3a1f6f73c7e8a">c_srai_8_rs1_shamt</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.srai&quot;,(uint16_t) 0x8401,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc03, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.srai\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_idx = 0;\n&quot; &quot;rs1_idx = &quot;+toString(rs1)+&quot; + 8;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rs1_idx]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rs1_idx] = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a43eb7da79302601086a3a1f6f73c7e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca468d83427da7fd23f716c5e696494d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#aca468d83427da7fd23f716c5e696494d">c_sub_8_rd_8_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.sub&quot;,(uint16_t) 0x8c01,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.sub\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] - *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aca468d83427da7fd23f716c5e696494d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00228ebb4f49816175440784457c3fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#af00228ebb4f49816175440784457c3fc">c_xor_8_rd_8_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.xor&quot;,(uint16_t) 0x8c21,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.xor\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] = (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] ^ *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8]);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af00228ebb4f49816175440784457c3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6cb966d6224721ed6b180ba45064d8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#adf6cb966d6224721ed6b180ba45064d8">c_or_8_rd_8_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.or&quot;,(uint16_t) 0x8c41,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.or\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] = (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] | *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8]);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:adf6cb966d6224721ed6b180ba45064d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae07694b45a5ba24a1525e9b5a58c707c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ae07694b45a5ba24a1525e9b5a58c707c">c_and_8_rd_8_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.and&quot;,(uint16_t) 0x8c61,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.and\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] = (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] &amp; *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8]);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ae07694b45a5ba24a1525e9b5a58c707c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b824957b32c3710d53bbfb2c410019a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a4b824957b32c3710d53bbfb2c410019a">c_mv_rd_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.mv&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.mv\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a4b824957b32c3710d53bbfb2c410019a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dfa916f0cab5be3f82eb18f4251c52d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a6dfa916f0cab5be3f82eb18f4251c52d">c_jr_rs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.jr&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.jr\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a6dfa916f0cab5be3f82eb18f4251c52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3927648c0261165b3eccb5c7bd83a1b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#af3927648c0261165b3eccb5c7bd83a1b">c_andi_8_rs1_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.andi&quot;,(uint16_t) 0x8801,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xec03, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.andi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_idx = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;rs1_idx = &quot;+toString(rs1)+&quot; + 8;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rs1_idx]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rs1_idx] = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 &amp; imm_extended);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af3927648c0261165b3eccb5c7bd83a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf279d3e5611015a2ab00c4571075e01"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#aaf279d3e5611015a2ab00c4571075e01">c_add_rd_rs2</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.add&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.add\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] + *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:aaf279d3e5611015a2ab00c4571075e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac936d94148b7140e865bcabac48b0c86"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ac936d94148b7140e865bcabac48b0c86">c_jalr_rs1</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.jalr&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.jalr\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[1] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac936d94148b7140e865bcabac48b0c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f929933849d991b68306f9dd7248e7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a74f929933849d991b68306f9dd7248e7">c_ebreak_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.ebreak&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.ebreak\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ETISS_RETURNCODE_CPUFINISHED; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a74f929933849d991b68306f9dd7248e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd49168f8f4f4a660058822e41977b68"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#acd49168f8f4f4a660058822e41977b68">c_j_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.j&quot;,(uint16_t) 0xa001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_10=R_imm_10.read(ba);imm+=imm_10&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_7=R_imm_7.read(ba);imm+=imm_7&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.j\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:acd49168f8f4f4a660058822e41977b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f3f12001a6c049997b85339fff1b6dd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a3f3f12001a6c049997b85339fff1b6dd">c_fsd_rs2_uimm_8_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.fsd&quot;,(uint16_t) 0xa000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.fsd\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot; + 8] &amp; 0xffffffffffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a3f3f12001a6c049997b85339fff1b6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5286acec0bab6abd86646c74c11a2093"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a5286acec0bab6abd86646c74c11a2093">c_fsdsp_rs2_uimm_x2_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.fsdsp&quot;,(uint16_t) 0xa002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.fsdsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a5286acec0bab6abd86646c74c11a2093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977ff0d5edaf3c13584eea553ac51d87"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a977ff0d5edaf3c13584eea553ac51d87">c_bnez_8_rs1_imm</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.bnez&quot;,(uint16_t) 0xe001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_3=R_imm_3.read(ba);imm+=imm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.bnez\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x100)&gt;&gt;8 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294966784;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a977ff0d5edaf3c13584eea553ac51d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957894f0aa254c68b049e76ba6fdee10"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a957894f0aa254c68b049e76ba6fdee10">c_fsw_rs2_uimm_8_rs1_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.fsw&quot;,(uint16_t) 0xe000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.fsw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot; + 8] &amp; 0xffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a957894f0aa254c68b049e76ba6fdee10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66862b5651daffc2a22d7f029f907d2e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a66862b5651daffc2a22d7f029f907d2e">c_fswsp_rs2_uimm_x2_</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.fswsp&quot;,(uint16_t) 0xe002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(12, 9);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(8, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.fswsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a66862b5651daffc2a22d7f029f907d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd431d4490849e3f5a5509edcc4860e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a6cd431d4490849e3f5a5509edcc4860e">add8_rs2_rs1_rd</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;add8&quot;,(uint32_t) 0x4800007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//add8\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;byte_1 = rs1_0 + rs2_0;\n&quot; &quot;byte_2 = rs1_1 + rs2_1;\n&quot; &quot;byte_3 = rs1_2 + rs2_2;\n&quot; &quot;byte_4 = rs1_3 + rs2_3;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((((byte_4 &amp; 255) &lt;&lt; 24) | ((byte_3 &amp; 255) &lt;&lt; 16)) | ((byte_2 &amp; 255) &lt;&lt; 8)) | (byte_1 &amp; 255));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a6cd431d4490849e3f5a5509edcc4860e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c182cffc2346ae77a94f4ab171ed88"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a97c182cffc2346ae77a94f4ab171ed88">sub8_rs2_rs1_rd</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sub8&quot;,(uint32_t) 0x4a00007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sub8\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;byte_1 = rs1_0 - rs2_0;\n&quot; &quot;byte_2 = rs1_1 - rs2_1;\n&quot; &quot;byte_3 = rs1_2 - rs2_2;\n&quot; &quot;byte_4 = rs1_3 - rs2_3;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((((byte_4 &amp; 255) &lt;&lt; 24) | ((byte_3 &amp; 255) &lt;&lt; 16)) | ((byte_2 &amp; 255) &lt;&lt; 8)) | (byte_1 &amp; 255));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a97c182cffc2346ae77a94f4ab171ed88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac97c6f9863417693a4222d07c0741337"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ac97c6f9863417693a4222d07c0741337">smaqa_rs2_rs1_rd</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;smaqa&quot;,(uint32_t) 0xc800007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//smaqa\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;rd_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;byte_1 = (rs1_0 * rs2_0);\n&quot; &quot;byte_2 = (rs1_1 * rs2_1);\n&quot; &quot;byte_3 = (rs1_2 * rs2_2);\n&quot; &quot;byte_4 = (rs1_3 * rs2_3);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = rd_val + byte_1 + byte_2 + byte_3 + byte_4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac97c6f9863417693a4222d07c0741337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f059599a03bf7e8800f4f2ef9bb9f5a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a4f059599a03bf7e8800f4f2ef9bb9f5a">sll8_rs2_rs1_rd</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sll8&quot;,(uint32_t) 0x5c00007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sll8\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 7); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 7); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 7); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 7); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;byte_1 = (rs1_0 &lt;&lt; rs2_0);\n&quot; &quot;byte_2 = (rs1_1 &lt;&lt; rs2_1);\n&quot; &quot;byte_3 = (rs1_2 &lt;&lt; rs2_2);\n&quot; &quot;byte_4 = (rs1_3 &lt;&lt; rs2_3);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((((byte_4 &amp; 255) &lt;&lt; 24) | ((byte_3 &amp; 255) &lt;&lt; 16)) | ((byte_2 &amp; 255) &lt;&lt; 8)) | (byte_1 &amp; 255));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a4f059599a03bf7e8800f4f2ef9bb9f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26aeda1a262d5b3f310ccef9e970d1d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#af26aeda1a262d5b3f310ccef9e970d1d">smin8_rs2_rs1_rd</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;smin8&quot;,(uint32_t) 0x8800007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//smin8\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_0 &lt; rs2_0)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_0;\n&quot; &quot;}\n&quot; &quot;byte_1 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_1 &lt; rs2_1)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_1;\n&quot; &quot;}\n&quot; &quot;byte_2 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_2 &lt; rs2_2)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_2;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_2;\n&quot; &quot;}\n&quot; &quot;byte_3 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_3 &lt; rs2_3)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_3;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_3;\n&quot; &quot;}\n&quot; &quot;byte_4 = choose1;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((((byte_4 &amp; 255) &lt;&lt; 24) | ((byte_3 &amp; 255) &lt;&lt; 16)) | ((byte_2 &amp; 255) &lt;&lt; 8)) | (byte_1 &amp; 255));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af26aeda1a262d5b3f310ccef9e970d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ea545e9036bd3f6108f64bd4ab34c9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#ac6ea545e9036bd3f6108f64bd4ab34c9">smax8_rs2_rs1_rd</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;smax8&quot;,(uint32_t) 0x8a00007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//smax8\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_0 &gt; rs2_0)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_0;\n&quot; &quot;}\n&quot; &quot;byte_1 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_1 &gt; rs2_1)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_1;\n&quot; &quot;}\n&quot; &quot;byte_2 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_2 &gt; rs2_2)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_2;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_2;\n&quot; &quot;}\n&quot; &quot;byte_3 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_3 &gt; rs2_3)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_3;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_3;\n&quot; &quot;}\n&quot; &quot;byte_4 = choose1;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((((byte_4 &amp; 255) &lt;&lt; 24) | ((byte_3 &amp; 255) &lt;&lt; 16)) | ((byte_2 &amp; 255) &lt;&lt; 8)) | (byte_1 &amp; 255));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:ac6ea545e9036bd3f6108f64bd4ab34c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f0d73a11c4371315ca110ebd2078ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#a45f0d73a11c4371315ca110ebd2078ab">smax16_rs2_rs1_rd</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;smax16&quot;,(uint32_t) 0x8200007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//smax16\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> half_word_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> half_word_1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_0 = (rs1_val &amp; 0xffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_0 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_1 = ((rs1_val &gt;&gt; 16) &amp; 65535); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_1 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = (rs2_val &amp; 0xffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_3 = ((rs2_val &gt;&gt; 16) &amp; 65535); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_3 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)cast_3;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_0 &gt; rs2_0)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_0;\n&quot; &quot;}\n&quot; &quot;half_word_1 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_1 &gt; rs2_1)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_1;\n&quot; &quot;}\n&quot; &quot;half_word_2 = choose1;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((half_word_2 &amp; 65535) &lt;&lt; 16) | (half_word_1 &amp; 65535));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:a45f0d73a11c4371315ca110ebd2078ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8241be70472d8e127d7bed0f0ee3471"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVArch_8cpp.html#af8241be70472d8e127d7bed0f0ee3471">scmple8_rs2_rs1_rd</a> (<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;scmple8&quot;,(uint32_t) 0x1e00007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//scmple8\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_0 &lt;= rs2_0)\n&quot; &quot;{\n&quot; &quot;choose1 = 255;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;byte_1 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_1 &lt;= rs2_1)\n&quot; &quot;{\n&quot; &quot;choose1 = 255;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;byte_2 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_2 &lt;= rs2_2)\n&quot; &quot;{\n&quot; &quot;choose1 = 255;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;byte_3 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_3 &lt;= rs2_3)\n&quot; &quot;{\n&quot; &quot;choose1 = 255;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;byte_4 = choose1;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((((byte_4 &amp; 255) &lt;&lt; 24) | ((byte_3 &amp; 255) &lt;&lt; 16)) | ((byte_2 &amp; 255) &lt;&lt; 8)) | (byte_1 &amp; 255));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td></tr>
<tr class="separator:af8241be70472d8e127d7bed0f0ee3471"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aa20cd73895987624a44b4511db0ac27a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa20cd73895987624a44b4511db0ac27a">&#9670;&nbsp;</a></span>RISCV_DEBUG_CALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RISCV_DEBUG_CALL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00038">38</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

</div>
</div>
<a id="add9715c6c8576399149c3e2a08adfdce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add9715c6c8576399149c3e2a08adfdce">&#9670;&nbsp;</a></span>RISCV_Pipeline1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RISCV_Pipeline1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00039">39</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

</div>
</div>
<a id="ac7eb2bb6935c6b5f7feae4fe98759b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7eb2bb6935c6b5f7feae4fe98759b5e">&#9670;&nbsp;</a></span>RISCV_Pipeline2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RISCV_Pipeline2&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00040">40</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a6cd431d4490849e3f5a5509edcc4860e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cd431d4490849e3f5a5509edcc4860e">&#9670;&nbsp;</a></span>add8_rs2_rs1_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> add8_rs2_rs1_rd(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;add8&quot;,(uint32_t) 0x4800007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//add8\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;byte_1 = rs1_0 + rs2_0;\n&quot; &quot;byte_2 = rs1_1 + rs2_1;\n&quot; &quot;byte_3 = rs1_2 + rs2_2;\n&quot; &quot;byte_4 = rs1_3 + rs2_3;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((((byte_4 &amp; 255) &lt;&lt; 24) | ((byte_3 &amp; 255) &lt;&lt; 16)) | ((byte_2 &amp; 255) &lt;&lt; 8)) | (byte_1 &amp; 255));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7f48f74ca85fdc9778511c0d3bcfdf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f48f74ca85fdc9778511c0d3bcfdf4">&#9670;&nbsp;</a></span>add_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> add_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;add&quot;,(uint32_t) 0x33,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//add\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] + *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c9c2567101e5abe3fdc9ae96ab71078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9c2567101e5abe3fdc9ae96ab71078">&#9670;&nbsp;</a></span>addi_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> addi_rd_rs1_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;addi&quot;,(uint32_t) 0x13,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//addi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0 + imm_extended;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acd569f3de282a39b66804b82b6cd8a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd569f3de282a39b66804b82b6cd8a36">&#9670;&nbsp;</a></span>amoadd_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoadd_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amoadd.w&quot;,(uint32_t) 0x202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amoadd.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = res1 + *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a39cfbe71edd8831659fd4ad4dd2b8db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39cfbe71edd8831659fd4ad4dd2b8db0">&#9670;&nbsp;</a></span>amoand_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoand_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amoand.w&quot;,(uint32_t) 0x6000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amoand.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = (res1 &amp; *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dc619c8fd72de62eba477b73c9c990b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc619c8fd72de62eba477b73c9c990b">&#9670;&nbsp;</a></span>amomax_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amomax_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amomax.w&quot;,(uint32_t) 0xa000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amomax.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_2 = res1; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_2 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_1)\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af8b6daec68bad8e2e9e0ac857a37f0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b6daec68bad8e2e9e0ac857a37f0b2">&#9670;&nbsp;</a></span>amomaxu_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amomaxu_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amomaxu.w&quot;,(uint32_t) 0xe000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amomaxu.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(res1 &lt; *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9eb8530c09ee2fc4fe9f60ab070a4ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb8530c09ee2fc4fe9f60ab070a4ccd">&#9670;&nbsp;</a></span>amomin_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amomin_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amomin.w&quot;,(uint32_t) 0x8000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amomin.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_2 = res1; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_2 &gt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_1)\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d748258be09f30f7c5e7d24bab130e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d748258be09f30f7c5e7d24bab130e8">&#9670;&nbsp;</a></span>amominu_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amominu_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amominu.w&quot;,(uint32_t) 0xc000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amominu.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(res1 &gt; *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = res1;\n&quot; &quot;}\n&quot; &quot;res2 = choose1;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b069929f5ae095c040832fda1e33d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b069929f5ae095c040832fda1e33d58">&#9670;&nbsp;</a></span>amoor_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoor_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amoor.w&quot;,(uint32_t) 0x4000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amoor.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = (res1 | *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac179c0dd2fdfe9c4099b83eebd6c4237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac179c0dd2fdfe9c4099b83eebd6c4237">&#9670;&nbsp;</a></span>amoswap_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoswap_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amoswap.w&quot;,(uint32_t) 0x800202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amoswap.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a036d16bee3ad3ecd68c4aefb3011a101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a036d16bee3ad3ecd68c4aefb3011a101">&#9670;&nbsp;</a></span>amoxor_w_rd_rs1_rs2_aqu_aq_rel_rl_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> amoxor_w_rd_rs1_rs2_aqu_aq_rel_rl_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;amoxor.w&quot;,(uint32_t) 0x2000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//amoxor.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> res1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res2 = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res1;\n&quot; &quot;}\n&quot; &quot;res2 = (res1 ^ *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = res2;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af47c10dcf5d8e853bf190cabf6d8d495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af47c10dcf5d8e853bf190cabf6d8d495">&#9670;&nbsp;</a></span>and_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> and_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;and&quot;,(uint32_t) 0x7033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//and\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aaec43b7c3abc3c75cb247412c55f5fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec43b7c3abc3c75cb247412c55f5fe5">&#9670;&nbsp;</a></span>andi_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> andi_rd_rs1_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;andi&quot;,(uint32_t) 0x7013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//andi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_0 &amp; imm_extended);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab310d877c8cc9552d1cb42b035ccd49a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab310d877c8cc9552d1cb42b035ccd49a">&#9670;&nbsp;</a></span>auipc_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> auipc_rd_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;auipc&quot;,(uint32_t) 0x17,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x7f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//auipc\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0 + &quot;+toString(imm)+&quot;;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eb8852f782ffec58378c1536c7da605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb8852f782ffec58378c1536c7da605">&#9670;&nbsp;</a></span>beq_rs1_rs2_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> beq_rs1_rs2_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;beq&quot;,(uint32_t) 0x63,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//beq\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] == *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6117c9fa7ff44b9e6bd86a38fa7d893e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6117c9fa7ff44b9e6bd86a38fa7d893e">&#9670;&nbsp;</a></span>bge_rs1_rs2_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> bge_rs1_rs2_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;bge&quot;,(uint32_t) 0x5063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//bge\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_1 &gt;= (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_2 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_2 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a29778a423ec9fc1a46ae6f48204811c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29778a423ec9fc1a46ae6f48204811c7">&#9670;&nbsp;</a></span>bgeu_rs1_rs2_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> bgeu_rs1_rs2_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;bgeu&quot;,(uint32_t) 0x7063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//bgeu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &gt;= *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b8cead58b8d4cb4452782da7cee6fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b8cead58b8d4cb4452782da7cee6fac">&#9670;&nbsp;</a></span>blt_rs1_rs2_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> blt_rs1_rs2_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;blt&quot;,(uint32_t) 0x4063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//blt\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_1 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_2 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_2 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aa525a6b030aa92386d5bde8ae3468e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa525a6b030aa92386d5bde8ae3468e">&#9670;&nbsp;</a></span>bltu_rs1_rs2_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> bltu_rs1_rs2_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;bltu&quot;,(uint32_t) 0x6063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//bltu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt; *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e04e16e47c67ea5298d7e7cebd1d1f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e04e16e47c67ea5298d7e7cebd1d1f4">&#9670;&nbsp;</a></span>bne_rs1_rs2_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> bne_rs1_rs2_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;bne&quot;,(uint32_t) 0x1063,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(30, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(11, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//bne\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x1000)&gt;&gt;12 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294959104;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] != *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf279d3e5611015a2ab00c4571075e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf279d3e5611015a2ab00c4571075e01">&#9670;&nbsp;</a></span>c_add_rd_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_add_rd_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.add&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.add\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] + *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac17139bc086441e6b5fa36676b7e3acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac17139bc086441e6b5fa36676b7e3acc">&#9670;&nbsp;</a></span>c_addi16sp_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_addi16sp_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.addi16sp&quot;,(uint16_t) 0x6101,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xef83,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_9(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_9=R_imm_9.read(ba);imm+=imm_9&lt;&lt; 9;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(4, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_7=R_imm_7.read(ba);imm+=imm_7&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.addi16sp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x200)&gt;&gt;9 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294966272;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1638dcb130ec93817253ac4e0f6f1a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1638dcb130ec93817253ac4e0f6f1a8e">&#9670;&nbsp;</a></span>c_addi4spn_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_addi4spn_rd_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.addi4spn&quot;,(uint16_t) 0x0,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(12, 11);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(10, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm_2=R_imm_2.read(ba);imm+=imm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm_3=R_imm_3.read(ba);imm+=imm_3&lt;&lt; 3;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.addi4spn\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(imm)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = *((RISCV*)cpu)-&gt;X[2] + &quot;+toString(imm)+&quot;;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa93ffcdb43ad8b06c78f65583530774e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa93ffcdb43ad8b06c78f65583530774e">&#9670;&nbsp;</a></span>c_addi_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_addi_rs1_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.addi&quot;,(uint16_t) 0x1,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.addi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] = (etiss_int32)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae07694b45a5ba24a1525e9b5a58c707c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae07694b45a5ba24a1525e9b5a58c707c">&#9670;&nbsp;</a></span>c_and_8_rd_8_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_and_8_rd_8_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.and&quot;,(uint16_t) 0x8c61,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.and\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] = (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] &amp; *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8]);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af3927648c0261165b3eccb5c7bd83a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3927648c0261165b3eccb5c7bd83a1b">&#9670;&nbsp;</a></span>c_andi_8_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_andi_8_rs1_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.andi&quot;,(uint16_t) 0x8801,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xec03,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.andi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_idx = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;rs1_idx = &quot;+toString(rs1)+&quot; + 8;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rs1_idx]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rs1_idx] = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 &amp; imm_extended);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d174ae775e48a6a4a70fdca79c31ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d174ae775e48a6a4a70fdca79c31ea3">&#9670;&nbsp;</a></span>c_beqz_8_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_beqz_8_rs1_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.beqz&quot;,(uint16_t) 0xc001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_3=R_imm_3.read(ba);imm+=imm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.beqz\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x100)&gt;&gt;8 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294966784;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] == 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a977ff0d5edaf3c13584eea553ac51d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a977ff0d5edaf3c13584eea553ac51d87">&#9670;&nbsp;</a></span>c_bnez_8_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_bnez_8_rs1_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.bnez&quot;,(uint16_t) 0xe001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_3(11, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_3=R_imm_3.read(ba);imm+=imm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(4, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.bnez\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x100)&gt;&gt;8 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294966784;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;choose1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = choose1;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a74f929933849d991b68306f9dd7248e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f929933849d991b68306f9dd7248e7">&#9670;&nbsp;</a></span>c_ebreak_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_ebreak_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.ebreak&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.ebreak\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ETISS_RETURNCODE_CPUFINISHED; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a603b8f6039d0bf48746c080d0178214d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a603b8f6039d0bf48746c080d0178214d">&#9670;&nbsp;</a></span>c_fld_rd_uimm_8_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_fld_rd_uimm_8_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.fld&quot;,(uint16_t) 0x2000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.fld\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acd55078016a5cfa4cf894651bd907a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd55078016a5cfa4cf894651bd907a8f">&#9670;&nbsp;</a></span>c_fldsp_rd_uimm_x2_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_fldsp_rd_uimm_x2_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.fldsp&quot;,(uint16_t) 0x2002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_5=R_uimm_5.read(ba);uimm+=uimm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.fldsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a97cb7789bb4aac196e0cb094bacf5613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97cb7789bb4aac196e0cb094bacf5613">&#9670;&nbsp;</a></span>c_flw_rd_uimm_8_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_flw_rd_uimm_8_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.flw&quot;,(uint16_t) 0x6000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.flw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a568c08b3650ae54429b58ffca6e5d87e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a568c08b3650ae54429b58ffca6e5d87e">&#9670;&nbsp;</a></span>c_flwsp_rd_uimm_x2_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_flwsp_rd_uimm_x2_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.flwsp&quot;,(uint16_t) 0x6002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_5=R_uimm_5.read(ba);uimm+=uimm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 4);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(3, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.flwsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f3f12001a6c049997b85339fff1b6dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f3f12001a6c049997b85339fff1b6dd">&#9670;&nbsp;</a></span>c_fsd_rs2_uimm_8_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_fsd_rs2_uimm_8_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.fsd&quot;,(uint16_t) 0xa000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(6, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.fsd\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot; + 8] &amp; 0xffffffffffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5286acec0bab6abd86646c74c11a2093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5286acec0bab6abd86646c74c11a2093">&#9670;&nbsp;</a></span>c_fsdsp_rs2_uimm_x2_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_fsdsp_rs2_uimm_x2_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.fsdsp&quot;,(uint16_t) 0xa002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.fsdsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a957894f0aa254c68b049e76ba6fdee10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957894f0aa254c68b049e76ba6fdee10">&#9670;&nbsp;</a></span>c_fsw_rs2_uimm_8_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_fsw_rs2_uimm_8_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.fsw&quot;,(uint16_t) 0xe000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.fsw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot; + 8] &amp; 0xffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a66862b5651daffc2a22d7f029f907d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66862b5651daffc2a22d7f029f907d2e">&#9670;&nbsp;</a></span>c_fswsp_rs2_uimm_x2_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_fswsp_rs2_uimm_x2_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.fswsp&quot;,(uint16_t) 0xe002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(12, 9);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(8, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.fswsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acd49168f8f4f4a660058822e41977b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd49168f8f4f4a660058822e41977b68">&#9670;&nbsp;</a></span>c_j_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_j_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.j&quot;,(uint16_t) 0xa001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_10=R_imm_10.read(ba);imm+=imm_10&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_7=R_imm_7.read(ba);imm+=imm_7&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.j\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7df1cdaf0a1e9d5379017e16ccc7a9b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7df1cdaf0a1e9d5379017e16ccc7a9b3">&#9670;&nbsp;</a></span>c_jal_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_jal_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.jal&quot;,(uint16_t) 0x2001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_4(11, 11);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_4=R_imm_4.read(ba);imm+=imm_4&lt;&lt; 4;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_8(10, 9);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_8=R_imm_8.read(ba);imm+=imm_8&lt;&lt; 8;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_10(8, 8);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_10=R_imm_10.read(ba);imm+=imm_10&lt;&lt; 10;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_6(7, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_6=R_imm_6.read(ba);imm+=imm_6&lt;&lt; 6;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_7(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_7=R_imm_7.read(ba);imm+=imm_7&lt;&lt; 7;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(5, 3);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(2, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.jal\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[1] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac936d94148b7140e865bcabac48b0c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac936d94148b7140e865bcabac48b0c86">&#9670;&nbsp;</a></span>c_jalr_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_jalr_rs1(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.jalr&quot;,(uint16_t) 0x9002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.jalr\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[1] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 2;\n&quot; &quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dfa916f0cab5be3f82eb18f4251c52d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dfa916f0cab5be3f82eb18f4251c52d">&#9670;&nbsp;</a></span>c_jr_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_jr_rs1(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.jr&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf07f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.jr\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;cpu-&gt;instructionPointer = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a936f134b1e5aa7c5a720b7913df372a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a936f134b1e5aa7c5a720b7913df372a3">&#9670;&nbsp;</a></span>c_li_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_li_rd_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.li&quot;,(uint16_t) 0x4001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.li\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20)&gt;&gt;5 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294967232;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b0de4cd412ec48ab20a1ea7ec89991f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b0de4cd412ec48ab20a1ea7ec89991f">&#9670;&nbsp;</a></span>c_lui_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_lui_rd_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.lui&quot;,(uint16_t) 0x6001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_17(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm_17=R_imm_17.read(ba);imm+=imm_17&lt;&lt; 17;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.lui\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x20000)&gt;&gt;17 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294705152;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(imm_extended == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aae07d966f3a5d7712cd51f9651cb312f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae07d966f3a5d7712cd51f9651cb312f">&#9670;&nbsp;</a></span>c_lw_8_rd_uimm_8_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_lw_8_rd_uimm_8_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.lw&quot;,(uint16_t) 0x4000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.lw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8] = (etiss_int32)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f11a836532ee7ddbb72d725cbf4bd0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f11a836532ee7ddbb72d725cbf4bd0e">&#9670;&nbsp;</a></span>c_lwsp_rd_sp_uimm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_lwsp_rd_sp_uimm(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.lwsp&quot;,(uint16_t) 0x4002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_5(12, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_5=R_uimm_5.read(ba);uimm+=uimm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 4);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(3, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.lwsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b824957b32c3710d53bbfb2c410019a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b824957b32c3710d53bbfb2c410019a">&#9670;&nbsp;</a></span>c_mv_rd_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_mv_rd_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.mv&quot;,(uint16_t) 0x8002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.mv\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acdb03a3ba2c9f85c5aca16497fab4a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdb03a3ba2c9f85c5aca16497fab4a07">&#9670;&nbsp;</a></span>c_nop_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_nop_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.nop&quot;,(uint16_t) 0x1,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.nop\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="adf6cb966d6224721ed6b180ba45064d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6cb966d6224721ed6b180ba45064d8">&#9670;&nbsp;</a></span>c_or_8_rd_8_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_or_8_rd_8_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.or&quot;,(uint16_t) 0x8c41,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.or\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] = (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] | *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8]);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a32a05b776e24d58eb695a3717e6c9aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a05b776e24d58eb695a3717e6c9aef">&#9670;&nbsp;</a></span>c_slli_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_slli_rs1_shamt(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.slli&quot;,(uint16_t) 0x2,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xf003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.slli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> X = 0; \n&quot; &quot;for ( <a class="el" href="arm__mve_8h.html#af5b3c1229d93dc2a48bb969a03e1da19">int</a> i = 0; i&lt; 32 ; i++)\n&quot; &quot;{\n&quot; &quot;X ^= ((-*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[i])^X) &amp; (1 &lt;&lt; i ); \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; == 0)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt;&lt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a43eb7da79302601086a3a1f6f73c7e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43eb7da79302601086a3a1f6f73c7e8a">&#9670;&nbsp;</a></span>c_srai_8_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_srai_8_rs1_shamt(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.srai&quot;,(uint16_t) 0x8401,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc03,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.srai\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_idx = 0;\n&quot; &quot;rs1_idx = &quot;+toString(rs1)+&quot; + 8;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rs1_idx]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rs1_idx] = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7eac8c88b076c43cb212ef9611ae18d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7eac8c88b076c43cb212ef9611ae18d">&#9670;&nbsp;</a></span>c_srli_8_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_srli_8_rs1_shamt(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.srli&quot;,(uint16_t) 0x8001,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc03,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.srli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> X = 0; \n&quot; &quot;for ( <a class="el" href="arm__mve_8h.html#af5b3c1229d93dc2a48bb969a03e1da19">int</a> i = 0; i&lt; 32 ; i++)\n&quot; &quot;{\n&quot; &quot;X ^= ((-*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[i])^X) &amp; (1 &lt;&lt; i ); \n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_idx = 0;\n&quot; &quot;rs1_idx = &quot;+toString(rs1)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rs1_idx] = (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rs1_idx] &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aca468d83427da7fd23f716c5e696494d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca468d83427da7fd23f716c5e696494d">&#9670;&nbsp;</a></span>c_sub_8_rd_8_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_sub_8_rd_8_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.sub&quot;,(uint16_t) 0x8c01,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.sub\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] - *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8];\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7064630adb681d2ed483c6011c6af51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7064630adb681d2ed483c6011c6af51">&#9670;&nbsp;</a></span>c_sw_8_rs2_uimm_8_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_sw_8_rs2_uimm_8_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.sw&quot;,(uint16_t) 0xc000,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_3(12, 10);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_3=R_uimm_3.read(ba);uimm+=uimm_3&lt;&lt; 3;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(6, 6);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(5, 5);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1+8], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.sw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot; + 8] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cbd5f33fbafb150936f273f77d8ff85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cbd5f33fbafb150936f273f77d8ff85">&#9670;&nbsp;</a></span>c_swsp_rs2_uimm_sp_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_swsp_rs2_uimm_sp_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.swsp&quot;,(uint16_t) 0xc002,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xe003,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(6, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_2(12, 9);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_2=R_uimm_2.read(ba);uimm+=uimm_2&lt;&lt; 2;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_uimm_6(8, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> uimm_6=R_uimm_6.read(ba);uimm+=uimm_6&lt;&lt; 6;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.swsp\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[2] + &quot;+toString(uimm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af00228ebb4f49816175440784457c3fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af00228ebb4f49816175440784457c3fc">&#9670;&nbsp;</a></span>c_xor_8_rd_8_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> c_xor_8_rd_8_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;c.xor&quot;,(uint16_t) 0x8c21,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xfc63,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(4, 2);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(9, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2+8], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+8], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//c.xor\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rd_idx = 0;\n&quot; &quot;rd_idx = &quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; + 8;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] = (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[rd_idx] ^ *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot; + 8]);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac67461b2c69ca55b6dd2a19464b47688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67461b2c69ca55b6dd2a19464b47688">&#9670;&nbsp;</a></span>csrrc_rd_csr_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrrc_rd_csr_rs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;csrrc&quot;,(uint32_t) 0x3073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//csrrc\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> xrs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> xrd = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskM = 0;\n&quot; &quot;xrd = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;xrs1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = xrd;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((xrd &amp; ~xrs1) &amp; writeMask))&amp;0xffffffff&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (xrd &amp; ~xrs1)&amp;0xffffffff;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a15037064470f955130e05a909fb31116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15037064470f955130e05a909fb31116">&#9670;&nbsp;</a></span>csrrci_rd_csr_zimm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrrci_rd_csr_zimm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;csrrci&quot;,(uint32_t) 0x7073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> zimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_zimm_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> zimm_0=R_zimm_0.read(ba);zimm+=zimm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//csrrci\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskM = 0;\n&quot; &quot;res = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(zimm)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((res &amp; ~(<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)&quot;+toString(zimm)+&quot;) &amp; writeMask))&amp;0xffffffff&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (res &amp; ~(<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)&quot;+toString(zimm)+&quot;)&amp;0xffffffff;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aee2faa7faf7fcac964348fc323a2dda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2faa7faf7fcac964348fc323a2dda8">&#9670;&nbsp;</a></span>csrrs_rd_csr_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrrs_rd_csr_rs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;csrrs&quot;,(uint32_t) 0x2073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//csrrs\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> xrs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> xrd = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskM = 0;\n&quot; &quot;xrd = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;xrs1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = xrd;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rs1)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((xrd | xrs1) &amp; writeMask))&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (xrd | xrs1);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a90eceb576164f4ff4426166b65d5e7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90eceb576164f4ff4426166b65d5e7e9">&#9670;&nbsp;</a></span>csrrsi_rd_csr_zimm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrrsi_rd_csr_zimm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;csrrsi&quot;,(uint32_t) 0x6073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> zimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_zimm_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> zimm_0=R_zimm_0.read(ba);zimm+=zimm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//csrrsi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskM = 0;\n&quot; &quot;res = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(zimm)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((res | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)&quot;+toString(zimm)+&quot;) &amp; writeMask))&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (res | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)&quot;+toString(zimm)+&quot;);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c5cff246623327e523b6f2454fd9fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c5cff246623327e523b6f2454fd9fa3">&#9670;&nbsp;</a></span>csrrw_rd_csr_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrrw_rd_csr_rs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;csrrw&quot;,(uint32_t) 0x1073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//csrrw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskM = 0;\n&quot; &quot;rs_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;csr_val = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | (rs_val &amp; writeMask))&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = rs_val;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = csr_val;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | (rs_val &amp; writeMask))&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = rs_val;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8a2e029bcfe1dd3f19f9a27ed566b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a2e029bcfe1dd3f19f9a27ed566b3d">&#9670;&nbsp;</a></span>csrrwi_rd_csr_zimm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> csrrwi_rd_csr_zimm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;csrrwi&quot;,(uint32_t) 0x5073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_csr_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> csr_0=R_csr_0.read(ba);csr+=csr_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> zimm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_zimm_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> zimm_0=R_zimm_0.read(ba);zimm+=zimm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//csrrwi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> mAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMask = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskU = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> sAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskS = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> uAddr = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> writeMaskM = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((RISCV*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;];\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 0) || (&quot;+toString(csr)+&quot; == 256)) || (&quot;+toString(csr)+&quot; == 768))\n&quot; &quot;{\n&quot; &quot;uAddr = 0;\n&quot; &quot;sAddr = 256;\n&quot; &quot;mAddr = 768;\n&quot; &quot;writeMaskM = -2139096645;\n&quot; &quot;writeMaskS = -2146574029;\n&quot; &quot;writeMaskU = -2146574319;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 68) || (&quot;+toString(csr)+&quot; == 324)) || (&quot;+toString(csr)+&quot; == 836))\n&quot; &quot;{\n&quot; &quot;uAddr = 68;\n&quot; &quot;sAddr = 324;\n&quot; &quot;mAddr = 836;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((&quot;+toString(csr)+&quot; == 4) || (&quot;+toString(csr)+&quot; == 260)) || (&quot;+toString(csr)+&quot; == 772))\n&quot; &quot;{\n&quot; &quot;uAddr = 4;\n&quot; &quot;sAddr = 260;\n&quot; &quot;mAddr = 772;\n&quot; &quot;writeMaskM = 3003;\n&quot; &quot;writeMaskS = 819;\n&quot; &quot;writeMaskU = 273;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(uAddr != sAddr)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 3)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskM;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 1)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskS;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] == 0)\n&quot; &quot;{\n&quot; &quot;writeMask = writeMaskU;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr] &amp; ~writeMask) | ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)&quot;+toString(zimm)+&quot; &amp; writeMask))&amp;0xffffffff;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[sAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[mAddr] = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[uAddr];\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[&quot;+toString(csr)+&quot;] = (etiss_uint32)&quot;+toString(zimm)+&quot;;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a540ec74521b56216fa5e736af245a005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a540ec74521b56216fa5e736af245a005">&#9670;&nbsp;</a></span>dii_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> dii_(<a class="el" href="RISCVArchSpecificImp_8h.html#a4ebf30801aad5716c977605980cc4896">ISA16_RISCV</a>, &quot;dii&quot;,(uint16_t) 0x0,(<a class="el" href="tcc__stdlib_2stddef_8h.html#af42a039cf60fdfdb5b454d2a30630164">uint16_t</a>) 0xffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//dii\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;exception = ETISS_RETURNCODE_ILLEGALINSTRUCTION; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+2))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3ed5cf5660b64edc3a7bb1441975c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ed5cf5660b64edc3a7bb1441975c1c">&#9670;&nbsp;</a></span>div_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> div_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;div&quot;,(uint32_t) 0x2004033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//div\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> XLM1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> MMIN = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> M1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> ONE = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;M1 =  - 1;\n&quot; &quot;XLM1 = 32 - 1;\n&quot; &quot;ONE = 1;\n&quot; &quot;MMIN = (ONE &lt;&lt; XLM1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] == MMIN) &amp;&amp; (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] == M1))\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = MMIN;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_1 / (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] =  - 1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dc37972a216ef4232b47f4795b27bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc37972a216ef4232b47f4795b27bca">&#9670;&nbsp;</a></span>divu_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> divu_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;divu&quot;,(uint32_t) 0x2005033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//divu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] / *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] =  - 1;\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2c06976e1888559a5c3db6dd4649f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c06976e1888559a5c3db6dd4649f56">&#9670;&nbsp;</a></span>ebreak_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> ebreak_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;ebreak&quot;,(uint32_t) 0x100073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//ebreak\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ETISS_RETURNCODE_CPUFINISHED; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0df1ee0971ea6f9002ac58b2586d03c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0df1ee0971ea6f9002ac58b2586d03c3">&#9670;&nbsp;</a></span>ecall_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> ecall_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;ecall&quot;,(uint32_t) 0x73,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//ecall\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;exception = ETISS_RETURNCODE_SYSCALL; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a063b55eff59e133b827646278895245a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a063b55eff59e133b827646278895245a">&#9670;&nbsp;</a></span>fadd_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fadd_d_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fadd.d&quot;,(uint32_t) 0x2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ad7cf2472afebb0088a5e7a72fc3f9770">fadd_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a26fe96aaa2290c0dc4b1cbc5eaa02929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26fe96aaa2290c0dc4b1cbc5eaa02929">&#9670;&nbsp;</a></span>fadd_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fadd_s_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fadd.s&quot;,(uint32_t) 0x53,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fadd.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fadd_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a0b3120cf5c78aa2d16685666e4da3034">fadd_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a547a8fd604e0522cb66e618f9a04c3db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a547a8fd604e0522cb66e618f9a04c3db">&#9670;&nbsp;</a></span>fclass_d_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fclass_d_rd_frs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fclass.d&quot;,(uint32_t) 0xe2001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fclass.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fclass_d((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff));\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afc1ad0023689608cc293cad2b493e704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc1ad0023689608cc293cad2b493e704">&#9670;&nbsp;</a></span>fclass_s_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fclass_s_rd_frs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fclass.s&quot;,(uint32_t) 0xe0001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fclass.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fclass_s(<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]));\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c2575549e1d20337f49d2b126dc860e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c2575549e1d20337f49d2b126dc860e">&#9670;&nbsp;</a></span>fcvt_d_s_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_d_s_rd_frs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.d.s&quot;,(uint32_t) 0x42000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.d.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aa0a060ea7b95221e082b71c5d896cefa">fconv_f2d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6a584b7088918def1657616a3ab5d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6a584b7088918def1657616a3ab5d38">&#9670;&nbsp;</a></span>fcvt_d_w_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_d_w_rd_rs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.d.w&quot;,(uint32_t) 0xd2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.d.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cbca60307e31bf4e375af75445a8183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cbca60307e31bf4e375af75445a8183">&#9670;&nbsp;</a></span>fcvt_d_wu_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_d_wu_rd_rs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.d.wu&quot;,(uint32_t) 0xd2100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.d.wu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a37a58303a5ec69903e6653c35783c01c">fcvt_32_64</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a790b23dc682de6a969262f31aaaeae28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a790b23dc682de6a969262f31aaaeae28">&#9670;&nbsp;</a></span>fcvt_s_d_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_s_d_rd_frs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.s.d&quot;,(uint32_t) 0x40100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.s.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a1a9c802bfb8df8277dd2bc539d264a75">fconv_d2f</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1215db9e1671df271f09e385b4ed62c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1215db9e1671df271f09e385b4ed62c6">&#9670;&nbsp;</a></span>fcvt_s_w_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_s_w_rd_rs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.s.w&quot;,(uint32_t) 0xd0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.s.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fcvt_s((*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>((*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad86d6312a7d93f421362b9461c85d151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad86d6312a7d93f421362b9461c85d151">&#9670;&nbsp;</a></span>fcvt_s_wu_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_s_wu_rd_rs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.s.wu&quot;,(uint32_t) 0xd0100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.s.wu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fcvt_s((*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>((*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, (&quot;+toString(rm)+&quot; &amp; 0xff));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2997a6af2380dbc47a2bdb64e0a7ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2997a6af2380dbc47a2bdb64e0a7ef3">&#9670;&nbsp;</a></span>fcvt_w_d_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_w_d_rd_frs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.w.d&quot;,(uint32_t) 0xc2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.w.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae21184a0a89011471f5b7ccf07250d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae21184a0a89011471f5b7ccf07250d46">&#9670;&nbsp;</a></span>fcvt_w_s_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_w_s_rd_frs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.w.s&quot;,(uint32_t) 0xc0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.w.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], (etiss_uint32)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(frs1, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_1;\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa822a2909227c275487e8e85bf420774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa822a2909227c275487e8e85bf420774">&#9670;&nbsp;</a></span>fcvt_wu_d_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_wu_d_rd_frs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.wu.d&quot;,(uint32_t) 0xc2100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.wu.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abb9f6a5104942d0d8174e9317e9885cd">fcvt_64_32</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afd0b6f4148452051989e7e1f8a4b8499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0b6f4148452051989e7e1f8a4b8499">&#9670;&nbsp;</a></span>fcvt_wu_s_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fcvt_wu_s_rd_frs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fcvt.wu.s&quot;,(uint32_t) 0xc0100053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fcvt.wu.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], (etiss_uint32)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aae47973b52ea145abb4a5d8dd6b02acd">fcvt_s</a>(frs1, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, (&quot;+toString(rm)+&quot; &amp; 0xff)); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_1;\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad19e40d8547e74d351c285b58ca4554a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19e40d8547e74d351c285b58ca4554a">&#9670;&nbsp;</a></span>fdiv_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fdiv_d_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fdiv.d&quot;,(uint32_t) 0x1a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fdiv.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ada83279d1cc5f79292cba0f765bb9aa4">fdiv_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a40c76e976def27d5369a70183dd5d057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c76e976def27d5369a70183dd5d057">&#9670;&nbsp;</a></span>fdiv_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fdiv_s_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fdiv.s&quot;,(uint32_t) 0x18000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fdiv.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fdiv_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a546e9dbf106c07abc04e1813606baa71">fdiv_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a5d972ddd970ea1c602ce7904e7df95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a5d972ddd970ea1c602ce7904e7df95">&#9670;&nbsp;</a></span>fence_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fence_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fence&quot;,(uint32_t) 0xf,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf000707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> succ=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_succ_0(23, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> succ_0=R_succ_0.read(ba);succ+=succ_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> pred=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_pred_0(27, 24);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> pred_0=R_pred_0.read(ba);pred+=pred_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[0], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fence\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FENCE[0] = ((&quot;+toString(pred)+&quot; &lt;&lt; 4) | &quot;+toString(succ)+&quot;);\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="adbd90d4980ba297d05c0ad4df7eb1af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbd90d4980ba297d05c0ad4df7eb1af5">&#9670;&nbsp;</a></span>fence_i_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fence_i_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fence_i&quot;,(uint32_t) 0x100f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fence_i\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FENCE[1] = &quot;+toString(imm)+&quot;;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a907c08b7a352797205ba3291d67d537b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a907c08b7a352797205ba3291d67d537b">&#9670;&nbsp;</a></span>feq_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> feq_d_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;feq.d&quot;,(uint32_t) 0xa2002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//feq.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a33b4a5d577228c6d565e9115a73b7ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33b4a5d577228c6d565e9115a73b7ba1">&#9670;&nbsp;</a></span>feq_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> feq_s_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;feq.s&quot;,(uint32_t) 0xa0002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//feq.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)0);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e8729f9bf3b2fdb09132ac54ed38b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8729f9bf3b2fdb09132ac54ed38b95">&#9670;&nbsp;</a></span>fld_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fld_rd_imm_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fld&quot;,(uint32_t) 0x3007,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fld\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a857f28d33a86ad1409707b50efe636ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a857f28d33a86ad1409707b50efe636ce">&#9670;&nbsp;</a></span>fle_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fle_d_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fle.d&quot;,(uint32_t) 0xa2000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fle.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a303e7b9d1cb4c5ed1d4f9266de28b19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a303e7b9d1cb4c5ed1d4f9266de28b19a">&#9670;&nbsp;</a></span>fle_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fle_s_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fle.s&quot;,(uint32_t) 0xa0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fle.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a17fd38b1f718169aef268136c0b536bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17fd38b1f718169aef268136c0b536bf">&#9670;&nbsp;</a></span>flt_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> flt_d_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;flt.d&quot;,(uint32_t) 0xa2001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//flt.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a5cee580bd8ec5ef9df837d175b520e13">fcmp_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c5d9d67308e982a25f325ea4007d00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c5d9d67308e982a25f325ea4007d00f">&#9670;&nbsp;</a></span>flt_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> flt_s_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;flt.s&quot;,(uint32_t) 0xa0001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//flt.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)2);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a695a6d9b55e85f2f3b59a2f16e5f72f0">fcmp_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2);\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fcmp_s((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2);\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4618bc012860f14194b994a1d4eb8fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4618bc012860f14194b994a1d4eb8fe5">&#9670;&nbsp;</a></span>flw_rd_imm_xrs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> flw_rd_imm_xrs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;flw&quot;,(uint32_t) 0x2007,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//flw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;res = MEM_offs;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a63bd0f6f195ea66462d7911931a8db57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63bd0f6f195ea66462d7911931a8db57">&#9670;&nbsp;</a></span>fmadd_d_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmadd_d_rd_frs1_frs2_frs3(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmadd.d&quot;,(uint32_t) 0x2000043,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)0, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad36f39c3dab8a0285f7d01d8812a4525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad36f39c3dab8a0285f7d01d8812a4525">&#9670;&nbsp;</a></span>fmadd_s_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmadd_s_rd_frs1_frs2_frs3(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmadd.s&quot;,(uint32_t) 0x43,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmadd.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)0, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a03c59799691caaa64025d0ae69973959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03c59799691caaa64025d0ae69973959">&#9670;&nbsp;</a></span>fmax_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmax_d_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmax.d&quot;,(uint32_t) 0x2a001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmax.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#afb4f75b0d1b8ed5be59f6dd3852e5371">fsel_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b2896b2446438fc5ed04c929591d9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2896b2446438fc5ed04c929591d9bc">&#9670;&nbsp;</a></span>fmax_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmax_s_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmax.s&quot;,(uint32_t) 0x28001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmax.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsel_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a29f2bd899b4869deeb5877d7e62d9958">fsel_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a211ef0df4db7b30144e239a80a2d56d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211ef0df4db7b30144e239a80a2d56d1">&#9670;&nbsp;</a></span>fmin_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmin_d_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmin.d&quot;,(uint32_t) 0x2a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmin.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#afb4f75b0d1b8ed5be59f6dd3852e5371">fsel_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aae419cd4958a0a166c7f896ba941e554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae419cd4958a0a166c7f896ba941e554">&#9670;&nbsp;</a></span>fmin_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmin_s_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmin.s&quot;,(uint32_t) 0x28000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmin.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsel_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], (etiss_uint32)0);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a29f2bd899b4869deeb5877d7e62d9958">fsel_s</a>(frs1, frs2, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)0);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="adcfe841e4b236ac3d88dbdfc9218e47c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcfe841e4b236ac3d88dbdfc9218e47c">&#9670;&nbsp;</a></span>fmsub_d_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmsub_d_rd_frs1_frs2_frs3(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmsub.d&quot;,(uint32_t) 0x2000047,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmsub.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af98b4c332ba2e62e7480e1d9998882e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af98b4c332ba2e62e7480e1d9998882e4">&#9670;&nbsp;</a></span>fmsub_s_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmsub_s_rd_frs1_frs2_frs3(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmsub.s&quot;,(uint32_t) 0x47,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmsub.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)1, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)1, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f194b5893528c123198b4546f76e44f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f194b5893528c123198b4546f76e44f">&#9670;&nbsp;</a></span>fmul_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmul_d_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmul.d&quot;,(uint32_t) 0x12000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmul.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#aeaa50581dbb4d5db6e7606df7ff3581f">fmul_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fde4c2b37a87f7083b49ef061b4d78f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fde4c2b37a87f7083b49ef061b4d78f">&#9670;&nbsp;</a></span>fmul_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmul_s_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmul.s&quot;,(uint32_t) 0x10000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmul.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmul_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ab14dd11bb72a941f68af72a9738d6c55">fmul_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a682ece9fa45ad8cde96da2183ea0e512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a682ece9fa45ad8cde96da2183ea0e512">&#9670;&nbsp;</a></span>fmv_w_x_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmv_w_x_rd_rs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmv.w.x&quot;,(uint32_t) 0xf0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmv.w.x\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cdbe01d17db36fd834eaf1542e97d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cdbe01d17db36fd834eaf1542e97d09">&#9670;&nbsp;</a></span>fmv_x_w_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fmv_x_w_rd_frs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fmv.x.w&quot;,(uint32_t) 0xe0000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fmv.x.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> cast_0 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 - 0x8000000000000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a38c47d4aa04bc76f34461c7ad3af546e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c47d4aa04bc76f34461c7ad3af546e">&#9670;&nbsp;</a></span>fnmadd_d_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fnmadd_d_rd_frs1_frs2_frs3(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fnmadd.d&quot;,(uint32_t) 0x200004f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fnmadd.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a103a45bb1432bec4a627a6613282f72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a103a45bb1432bec4a627a6613282f72e">&#9670;&nbsp;</a></span>fnmadd_s_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fnmadd_s_rd_frs1_frs2_frs3(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fnmadd.s&quot;,(uint32_t) 0x4f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fnmadd.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)2, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac53e42a4be2fe6892f7c744893119140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53e42a4be2fe6892f7c744893119140">&#9670;&nbsp;</a></span>fnmsub_d_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fnmsub_d_rd_frs1_frs2_frs3(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fnmsub.d&quot;,(uint32_t) 0x200004b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fnmsub.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a54dc3d9389f1fbb818a3ed5cd150daa4">fmadd_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;] &amp; 0xffffffffffffffff), (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e81bfdf932555406398345b08b546dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e81bfdf932555406398345b08b546dd">&#9670;&nbsp;</a></span>fnmsub_s_rd_frs1_frs2_frs3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fnmsub_s_rd_frs1_frs2_frs3(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fnmsub.s&quot;,(uint32_t) 0x4b,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x600007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs3_0(31, 27);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs3_0=R_rs3_0.read(ba);rs3+=rs3_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fnmsub.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs3 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fmadd_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;], (etiss_uint32)3, choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;frs3 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs3)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf4c97a4a31b1409a240d341be7166cd">fmadd_s</a>(frs1, frs2, frs3, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)3, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acfb3a45df2d4c309a52df6edb56f019c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb3a45df2d4c309a52df6edb56f019c">&#9670;&nbsp;</a></span>fsd_rs2_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsd_rs2_imm_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsd&quot;,(uint32_t) 0x3027,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsd\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,8);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 8 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab123a688341d646873def5142df4103d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab123a688341d646873def5142df4103d">&#9670;&nbsp;</a></span>fsgnj_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnj_d_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsgnj.d&quot;,(uint32_t) 0x22000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsgnj.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK2 = 0;\n&quot; &quot;ONE = 1;\n&quot; &quot;MSK1 = (ONE &lt;&lt; 63);\n&quot; &quot;MSK2 = MSK1 - 1;\n&quot; &quot;res = (((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK2) | ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK1));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d541bf13a8ddf2a3568fd62fe6f4701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d541bf13a8ddf2a3568fd62fe6f4701">&#9670;&nbsp;</a></span>fsgnj_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnj_s_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsgnj.s&quot;,(uint32_t) 0x20000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsgnj.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((((RISCV*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 2147483647) | (((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; -2147483648));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = ((frs1 &amp; 2147483647) | (frs2 &amp; -2147483648));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a447c38e1c471c6623075691969b4859b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a447c38e1c471c6623075691969b4859b">&#9670;&nbsp;</a></span>fsgnjn_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnjn_d_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsgnjn.d&quot;,(uint32_t) 0x22001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsgnjn.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK2 = 0;\n&quot; &quot;ONE = 1;\n&quot; &quot;MSK1 = (ONE &lt;&lt; 63);\n&quot; &quot;MSK2 = MSK1 - 1;\n&quot; &quot;res = (((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK2) | (~(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK1))&amp;0xffffffffffffffff;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a47bb747c330f63dc1495f0a3038a58b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47bb747c330f63dc1495f0a3038a58b5">&#9670;&nbsp;</a></span>fsgnjn_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnjn_s_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsgnjn.s&quot;,(uint32_t) 0x20001053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsgnjn.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((((RISCV*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 2147483647) | (~((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; -2147483648))&amp;0xffffffffffffffff;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = ((frs1 &amp; 2147483647) | (~frs2 &amp; -2147483648))&amp;0xffffffff;\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e086692faadeab3931dc73b8fff3d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e086692faadeab3931dc73b8fff3d4b">&#9670;&nbsp;</a></span>fsgnjx_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnjx_d_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsgnjx.d&quot;,(uint32_t) 0x22002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsgnjx.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> ONE = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> MSK1 = 0;\n&quot; &quot;ONE = 1;\n&quot; &quot;MSK1 = (ONE &lt;&lt; 63);\n&quot; &quot;res = ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff) ^ ((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff) &amp; MSK1));\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3d69c1324b250e07a5bc2b725f5bf68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d69c1324b250e07a5bc2b725f5bf68">&#9670;&nbsp;</a></span>fsgnjx_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsgnjx_s_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsgnjx.s&quot;,(uint32_t) 0x20002053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsgnjx.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((RISCV*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] ^ (((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; -2147483648));\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;res = (frs1 ^ (frs2 &amp; -2147483648));\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac116c0e4a885fd2b9ee87158cbf69ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac116c0e4a885fd2b9ee87158cbf69ef0">&#9670;&nbsp;</a></span>fsqrt_d_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsqrt_d_rd_frs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsqrt.d&quot;,(uint32_t) 0x5a000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsqrt.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a1703f294057a822f960323c7cef7213a">fsqrt_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa07a6642dbf9608df6482db21bb5b7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa07a6642dbf9608df6482db21bb5b7af">&#9670;&nbsp;</a></span>fsqrt_s_rd_frs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsqrt_s_rd_frs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsqrt.s&quot;,(uint32_t) 0x58000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfff0007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsqrt.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsqrt_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a31752a4cd25952b556e6e4e469c9254d">fsqrt_s</a>(frs1, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a6cb8665d42fb79d213394124e2a7d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6cb8665d42fb79d213394124e2a7d3">&#9670;&nbsp;</a></span>fsub_d_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsub_d_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsub.d&quot;,(uint32_t) 0xa000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsub.d\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#abf0fb3961f9a2dd2c91568f72f069952">fsub_d</a>((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;] &amp; 0xffffffffffffffff), (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffffffffffff), choose1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 64)\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = res;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 64) | res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a573cb9752cb33aa5a3d2adb3a9521d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a573cb9752cb33aa5a3d2adb3a9521d29">&#9670;&nbsp;</a></span>fsub_s_rd_frs1_frs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsub_s_rd_frs1_frs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsub.s&quot;,(uint32_t) 0x8000053,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00007f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rm_0(14, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rm_0=R_rm_0.read(ba);rm+=rm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsub.s\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> res = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> upper = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> flags = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> frs2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(64 == 32)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = fsub_s(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;], ((RISCV*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;], choose1);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;frs1 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs1)+&quot;]);\n&quot; &quot;frs2 = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a23d3722408ef851dd53f88496434cd84">unbox_s</a>(((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(rm)+&quot; &lt; 7)\n&quot; &quot;{\n&quot; &quot;choose1 = (&quot;+toString(rm)+&quot; &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; 0xff);\n&quot; &quot;}\n&quot; &quot;res = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#a892d1c1c4304113d2644bc24aa4a63b9">fsub_s</a>(frs1, frs2, choose1);\n&quot; &quot;upper =  - 1;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((upper &lt;&lt; 32) | (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)res);\n&quot; &quot;}\n&quot; &quot;flags = <a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html#ac8f245e882c4d510876549cca5e4197b">fget_flags</a>();\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FCSR &amp; ~31) + (flags &amp; 0x1f)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a46bea03148d9a116b6b0f19e5368c9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46bea03148d9a116b6b0f19e5368c9d2">&#9670;&nbsp;</a></span>fsw_rs2_imm_xrs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> fsw_rs2_imm_xrs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;fsw&quot;,(uint32_t) 0x2027,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//fsw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;F[&quot;+toString(rs2)+&quot;] &amp; 0xffffffff);\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a31a7748b9f0c6141e3ee5d741283ce78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a7748b9f0c6141e3ee5d741283ce78">&#9670;&nbsp;</a></span>jal_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> jal_rd_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;jal&quot;,(uint32_t) 0x6f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x7f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_20(31, 31);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_20=R_imm_20.read(ba);imm+=imm_20&lt;&lt; 20;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_1(30, 21);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_1=R_imm_1.read(ba);imm+=imm_1&lt;&lt; 1;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_11(20, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_11=R_imm_11.read(ba);imm+=imm_11&lt;&lt; 11;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(19, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//jal\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x100000)&gt;&gt;20 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4292870144;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL ; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a76066bb82b8fcd70a0704f4fb6ac5094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76066bb82b8fcd70a0704f4fb6ac5094">&#9670;&nbsp;</a></span>jalr_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> jalr_rd_rs1_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;jalr&quot;,(uint32_t) 0x67,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//jalr\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> new_pc = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;new_pc = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) ic.current_address_)+&quot;ULL  + 4;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = (new_pc &amp; ~1)&amp;0xffffffff;\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e41d7fb78bca375b08b9771e786235e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e41d7fb78bca375b08b9771e786235e">&#9670;&nbsp;</a></span>lb_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lb_rd_imm_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lb&quot;,(uint32_t) 0x3,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lb\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,1);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_1 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a49e8cc18d7dc37b11c23edd67e3887c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49e8cc18d7dc37b11c23edd67e3887c6">&#9670;&nbsp;</a></span>lbu_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lbu_rd_imm_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lbu&quot;,(uint32_t) 0x4003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lbu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,1);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)MEM_offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a5af203f6479d9e2872e0e05d741745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a5af203f6479d9e2872e0e05d741745">&#9670;&nbsp;</a></span>lh_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lh_rd_imm_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lh&quot;,(uint32_t) 0x1003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lh\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,2);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_1 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af93af6d83c235c9ef33f581ca82e25f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93af6d83c235c9ef33f581ca82e25f2">&#9670;&nbsp;</a></span>lhu_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lhu_rd_imm_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lhu&quot;,(uint32_t) 0x5003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lhu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,2);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)MEM_offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2340c82c34365894123a32ee69db7fa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2340c82c34365894123a32ee69db7fa9">&#9670;&nbsp;</a></span>lr_w_rd_rs1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lr_w_rd_rs1(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lr.w&quot;,(uint32_t) 0x1000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf9f0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lr.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_0;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = offs;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d5592ea123f6a11fdd61c048d74e75a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5592ea123f6a11fdd61c048d74e75a">&#9670;&nbsp;</a></span>lui_rd_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lui_rd_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lui&quot;,(uint32_t) 0x37,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x7f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_12(31, 12);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_12=R_imm_12.read(ba);imm+=imm_12&lt;&lt; 12;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lui\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = &quot;+toString(imm)+&quot;;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f5380b72e06e1728cae7ab5534f74ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f5380b72e06e1728cae7ab5534f74ee">&#9670;&nbsp;</a></span>lw_rd_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lw_rd_imm_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;lw&quot;,(uint32_t) 0x2003,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//lw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = MEM_offs; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_int32)cast_1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d2a48eee15f5d662b592a5f531c1c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d2a48eee15f5d662b592a5f531c1c74">&#9670;&nbsp;</a></span>mret_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> mret_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;mret&quot;,(uint32_t) 0x30200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//mret\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768] &amp; 0x1800)&gt;&gt;11;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768] ^= (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768] &amp; 0x1800);\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768] ^= ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768] &amp; 0x80)&gt;&gt;4)) ^ (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768] &amp; 0x8);\n&quot; &quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[833];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0]= ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256]=((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c8252cfd7c82cc3cd52fdd55468a248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c8252cfd7c82cc3cd52fdd55468a248">&#9670;&nbsp;</a></span>mul_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> mul_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;mul&quot;,(uint32_t) 0x2000033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//mul\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] * (etiss_uint64)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)res;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a368a1a8fdbfbfaebbab4829335580278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a368a1a8fdbfbfaebbab4829335580278">&#9670;&nbsp;</a></span>mulh_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> mulh_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;mulh&quot;,(uint32_t) 0x2001033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//mulh\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_1 * (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)(res &gt;&gt; 32);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaf024a06ff87187f4f98f8013a889fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf024a06ff87187f4f98f8013a889fb">&#9670;&nbsp;</a></span>mulhsu_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> mulhsu_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;mulhsu&quot;,(uint32_t) 0x2002033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//mulhsu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a763479fdb00f51b52e300a6e84203a88">etiss_int64</a>)cast_0 * (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)(res &gt;&gt; 32);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d2da65f087c324816355a3faf7f996c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d2da65f087c324816355a3faf7f996c">&#9670;&nbsp;</a></span>mulhu_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> mulhu_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;mulhu&quot;,(uint32_t) 0x2003033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//mulhu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a> res = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;res = ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a2603e4f22c6361a273c96fb376934c3d">etiss_uint64</a>)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] * (etiss_uint64)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (etiss_uint32)(res &gt;&gt; 32);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1090336eec702a3d936ab465ae7584e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1090336eec702a3d936ab465ae7584e5">&#9670;&nbsp;</a></span>or_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> or_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;or&quot;,(uint32_t) 0x6033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//or\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] | *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6331c18b40f912002b5f6434e364fc85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6331c18b40f912002b5f6434e364fc85">&#9670;&nbsp;</a></span>ori_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> ori_rd_rs1_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;ori&quot;,(uint32_t) 0x6013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//ori\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_0 | imm_extended);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a08286409fe58dffb36e6ecb36f8469c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08286409fe58dffb36e6ecb36f8469c8">&#9670;&nbsp;</a></span>reg_name</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const char* const reg_name[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00228">228</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

</div>
</div>
<a id="ad280f30b7c9b27d3e0a97c1cd8566260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad280f30b7c9b27d3e0a97c1cd8566260">&#9670;&nbsp;</a></span>rem_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> rem_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;rem&quot;,(uint32_t) 0x2006033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//rem\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> XLM1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> MMIN = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> M1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> ONE = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;M1 =  - 1;\n&quot; &quot;XLM1 = 32 - 1;\n&quot; &quot;ONE = 1;\n&quot; &quot;MMIN = (ONE &lt;&lt; XLM1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] == MMIN) &amp;&amp; (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] == M1))\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_1 % (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a59e0d6e0f70db213cbbf19c8362c3aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e0d6e0f70db213cbbf19c8362c3aaa">&#9670;&nbsp;</a></span>remu_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> remu_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;remu&quot;,(uint32_t) 0x2007033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//remu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] % *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a337147c3952399b46a3655837dcf42a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a337147c3952399b46a3655837dcf42a1">&#9670;&nbsp;</a></span>sb_rs2_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sb_rs2_imm_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sb&quot;,(uint32_t) 0x23,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sb\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,1);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 1 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a670a54a6fcb078842f65284c0c32ace1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670a54a6fcb078842f65284c0c32ace1">&#9670;&nbsp;</a></span>sc_w_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sc_w_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sc.w&quot;,(uint32_t) 0x1800202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq_0=R_aq_0.read(ba);aq+=aq_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl_0=R_rl_0.read(ba);rl+=rl_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sc.w\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> offs = 0;\n&quot; &quot;offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(offs == ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 0;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = 1;\n&quot; &quot;}\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af8241be70472d8e127d7bed0f0ee3471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8241be70472d8e127d7bed0f0ee3471">&#9670;&nbsp;</a></span>scmple8_rs2_rs1_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> scmple8_rs2_rs1_rd(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;scmple8&quot;,(uint32_t) 0x1e00007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//scmple8\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_0 &lt;= rs2_0)\n&quot; &quot;{\n&quot; &quot;choose1 = 255;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;byte_1 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_1 &lt;= rs2_1)\n&quot; &quot;{\n&quot; &quot;choose1 = 255;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;byte_2 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_2 &lt;= rs2_2)\n&quot; &quot;{\n&quot; &quot;choose1 = 255;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;byte_3 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_3 &lt;= rs2_3)\n&quot; &quot;{\n&quot; &quot;choose1 = 255;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;byte_4 = choose1;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((((byte_4 &amp; 255) &lt;&lt; 24) | ((byte_3 &amp; 255) &lt;&lt; 16)) | ((byte_2 &amp; 255) &lt;&lt; 8)) | (byte_1 &amp; 255));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6de5f9bccf7fe583821b2d1f01b8c5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6de5f9bccf7fe583821b2d1f01b8c5e6">&#9670;&nbsp;</a></span>sfence_vma_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sfence_vma_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sfence.vma&quot;,(uint32_t) 0x12000073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe007fff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[2], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[3], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sfence.vma\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FENCE[2] = &quot;+toString(rs1)+&quot;;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;FENCE[3] = &quot;+toString(rs2)+&quot;;\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a44c531d80fc501a60c08cd1a26c24430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c531d80fc501a60c08cd1a26c24430">&#9670;&nbsp;</a></span>sh_rs2_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sh_rs2_imm_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sh&quot;,(uint32_t) 0x1023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sh\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,2);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 2 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f059599a03bf7e8800f4f2ef9bb9f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f059599a03bf7e8800f4f2ef9bb9f5a">&#9670;&nbsp;</a></span>sll8_rs2_rs1_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sll8_rs2_rs1_rd(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sll8&quot;,(uint32_t) 0x5c00007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sll8\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 7); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 7); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 7); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 7); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;byte_1 = (rs1_0 &lt;&lt; rs2_0);\n&quot; &quot;byte_2 = (rs1_1 &lt;&lt; rs2_1);\n&quot; &quot;byte_3 = (rs1_2 &lt;&lt; rs2_2);\n&quot; &quot;byte_4 = (rs1_3 &lt;&lt; rs2_3);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((((byte_4 &amp; 255) &lt;&lt; 24) | ((byte_3 &amp; 255) &lt;&lt; 16)) | ((byte_2 &amp; 255) &lt;&lt; 8)) | (byte_1 &amp; 255));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a54d6684d473a73f9c8a668dd8b59ef96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54d6684d473a73f9c8a668dd8b59ef96">&#9670;&nbsp;</a></span>sll_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sll_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sll&quot;,(uint32_t) 0x1033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sll\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> X = 0; \n&quot; &quot;for ( <a class="el" href="arm__mve_8h.html#af5b3c1229d93dc2a48bb969a03e1da19">int</a> i = 0; i&lt; 32 ; i++)\n&quot; &quot;{\n&quot; &quot;X ^= ((-*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[i])^X) &amp; (1 &lt;&lt; i ); \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt;&lt; (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 32 - 1));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c43499f67b3e45ea86da6de860da710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c43499f67b3e45ea86da6de860da710">&#9670;&nbsp;</a></span>slli_rd_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> slli_rd_rs1_shamt(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;slli&quot;,(uint32_t) 0x1013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//slli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> X = 0; \n&quot; &quot;for ( <a class="el" href="arm__mve_8h.html#af5b3c1229d93dc2a48bb969a03e1da19">int</a> i = 0; i&lt; 32 ; i++)\n&quot; &quot;{\n&quot; &quot;X ^= ((-*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[i])^X) &amp; (1 &lt;&lt; i ); \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(shamt)+&quot; &gt; 31)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt;&lt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6122acab6d43f3b6e6c370a4aa32b49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6122acab6d43f3b6e6c370a4aa32b49d">&#9670;&nbsp;</a></span>slt_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> slt_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;slt&quot;,(uint32_t) 0x2033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//slt\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_1 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a005af662e81f1f9f8a8834a2e20ed8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a005af662e81f1f9f8a8834a2e20ed8ee">&#9670;&nbsp;</a></span>slti_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> slti_rd_rs1_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;slti&quot;,(uint32_t) 0x2013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//slti\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = imm_extended; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_1 &lt; (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0)\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a83aa3014e9b5ba496ba1a0d0ead79627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83aa3014e9b5ba496ba1a0d0ead79627">&#9670;&nbsp;</a></span>sltiu_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sltiu_rd_rs1_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sltiu&quot;,(uint32_t) 0x3013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sltiu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> full_imm = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = imm_extended; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;full_imm = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt; (etiss_uint32)full_imm)\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="addfeded549eb3df730ca039d904e3089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addfeded549eb3df730ca039d904e3089">&#9670;&nbsp;</a></span>sltu_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sltu_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sltu&quot;,(uint32_t) 0x3033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sltu\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &lt; (etiss_uint32)*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;])\n&quot; &quot;{\n&quot; &quot;choose1 = 1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = 0;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = choose1;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac97c6f9863417693a4222d07c0741337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac97c6f9863417693a4222d07c0741337">&#9670;&nbsp;</a></span>smaqa_rs2_rs1_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> smaqa_rs2_rs1_rd(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;smaqa&quot;,(uint32_t) 0xc800007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//smaqa\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;rd_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;byte_1 = (rs1_0 * rs2_0);\n&quot; &quot;byte_2 = (rs1_1 * rs2_1);\n&quot; &quot;byte_3 = (rs1_2 * rs2_2);\n&quot; &quot;byte_4 = (rs1_3 * rs2_3);\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = rd_val + byte_1 + byte_2 + byte_3 + byte_4;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a45f0d73a11c4371315ca110ebd2078ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45f0d73a11c4371315ca110ebd2078ab">&#9670;&nbsp;</a></span>smax16_rs2_rs1_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> smax16_rs2_rs1_rd(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;smax16&quot;,(uint32_t) 0x8200007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//smax16\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> half_word_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> half_word_1 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_0 = (rs1_val &amp; 0xffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_0 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_1 = ((rs1_val &gt;&gt; 16) &amp; 65535); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_1 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = (rs2_val &amp; 0xffff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_3 = ((rs2_val &gt;&gt; 16) &amp; 65535); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_3 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)cast_3;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_0 &gt; rs2_0)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_0;\n&quot; &quot;}\n&quot; &quot;half_word_1 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_1 &gt; rs2_1)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_1;\n&quot; &quot;}\n&quot; &quot;half_word_2 = choose1;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((half_word_2 &amp; 65535) &lt;&lt; 16) | (half_word_1 &amp; 65535));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6ea545e9036bd3f6108f64bd4ab34c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ea545e9036bd3f6108f64bd4ab34c9">&#9670;&nbsp;</a></span>smax8_rs2_rs1_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> smax8_rs2_rs1_rd(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;smax8&quot;,(uint32_t) 0x8a00007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//smax8\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_0 &gt; rs2_0)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_0;\n&quot; &quot;}\n&quot; &quot;byte_1 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_1 &gt; rs2_1)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_1;\n&quot; &quot;}\n&quot; &quot;byte_2 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_2 &gt; rs2_2)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_2;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_2;\n&quot; &quot;}\n&quot; &quot;byte_3 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_3 &gt; rs2_3)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_3;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_3;\n&quot; &quot;}\n&quot; &quot;byte_4 = choose1;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((((byte_4 &amp; 255) &lt;&lt; 24) | ((byte_3 &amp; 255) &lt;&lt; 16)) | ((byte_2 &amp; 255) &lt;&lt; 8)) | (byte_1 &amp; 255));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af26aeda1a262d5b3f310ccef9e970d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af26aeda1a262d5b3f310ccef9e970d1d">&#9670;&nbsp;</a></span>smin8_rs2_rs1_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> smin8_rs2_rs1_rd(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;smin8&quot;,(uint32_t) 0x8800007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//smin8\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> choose1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_0 &lt; rs2_0)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_0;\n&quot; &quot;}\n&quot; &quot;byte_1 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_1 &lt; rs2_1)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_1;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_1;\n&quot; &quot;}\n&quot; &quot;byte_2 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_2 &lt; rs2_2)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_2;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_2;\n&quot; &quot;}\n&quot; &quot;byte_3 = choose1;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(rs1_3 &lt; rs2_3)\n&quot; &quot;{\n&quot; &quot;choose1 = rs1_3;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;choose1 = rs2_3;\n&quot; &quot;}\n&quot; &quot;byte_4 = choose1;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((((byte_4 &amp; 255) &lt;&lt; 24) | ((byte_3 &amp; 255) &lt;&lt; 16)) | ((byte_2 &amp; 255) &lt;&lt; 8)) | (byte_1 &amp; 255));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c9ac9bead4e54ee56f037897ccef176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9ac9bead4e54ee56f037897ccef176">&#9670;&nbsp;</a></span>sra_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sra_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sra&quot;,(uint32_t) 0x40005033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sra\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_0 &gt;&gt; (*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 32 - 1));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a14067528c233ac49e126ce28a1eb76a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14067528c233ac49e126ce28a1eb76a4">&#9670;&nbsp;</a></span>srai_rd_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> srai_rd_rs1_shamt(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;srai&quot;,(uint32_t) 0x40005013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//srai\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(shamt)+&quot; &gt; 31)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_0 &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fe14a8ef64b4922984cc8e5f27d4f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe14a8ef64b4922984cc8e5f27d4f36">&#9670;&nbsp;</a></span>sret_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sret_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sret&quot;,(uint32_t) 0x10200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sret\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] = (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256] &amp; 0x100)&gt;&gt;8;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256] ^= (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256] &amp; 0x100);\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256] ^= ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256] &amp; 0x20)&gt;&gt;4)) ^ (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256] &amp; 0x2);\n&quot; &quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[321];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768]= ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0]=((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a53491ed8d97d1cb371dc7e42f69cbc88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53491ed8d97d1cb371dc7e42f69cbc88">&#9670;&nbsp;</a></span>srl_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> srl_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;srl&quot;,(uint32_t) 0x5033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//srl\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> X = 0; \n&quot; &quot;for ( <a class="el" href="arm__mve_8h.html#af5b3c1229d93dc2a48bb969a03e1da19">int</a> i = 0; i&lt; 32 ; i++)\n&quot; &quot;{\n&quot; &quot;X ^= ((-*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[i])^X) &amp; (1 &lt;&lt; i ); \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &gt;&gt; (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;] &amp; 32 - 1));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f4670b39ed4b8f83136dcc1b2c680a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4670b39ed4b8f83136dcc1b2c680a5">&#9670;&nbsp;</a></span>srli_rd_rs1_shamt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> srli_rd_rs1_shamt(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;srli&quot;,(uint32_t) 0x5013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_shamt_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> shamt_0=R_shamt_0.read(ba);shamt+=shamt_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//srli\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> X = 0; \n&quot; &quot;for ( <a class="el" href="arm__mve_8h.html#af5b3c1229d93dc2a48bb969a03e1da19">int</a> i = 0; i&lt; 32 ; i++)\n&quot; &quot;{\n&quot; &quot;X ^= ((-*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[i])^X) &amp; (1 &lt;&lt; i ); \n&quot; &quot;}\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(shamt)+&quot; &gt; 31)\n&quot; &quot;{\n&quot; &quot;exception = ETISS_RETURNCODE_IBUS_READ_ERROR; \n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] &gt;&gt; &quot;+toString(shamt)+&quot;);\n&quot; &quot;}\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a97c182cffc2346ae77a94f4ab171ed88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c182cffc2346ae77a94f4ab171ed88">&#9670;&nbsp;</a></span>sub8_rs2_rs1_rd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sub8_rs2_rs1_rd(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sub8&quot;,(uint32_t) 0x4a00007f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sub8\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> byte_4 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_val = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_2 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_1 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_0 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs1_3 = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> rs2_2 = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;rs1_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;];\n&quot; &quot;rs2_val = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_0 = (rs1_val &amp; 0xff); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;rs1_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_1 = ((rs1_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_1 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_1 ;\n&quot; &quot;}\n&quot; &quot;rs1_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_1;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_2 = ((rs1_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_2 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_2 ;\n&quot; &quot;}\n&quot; &quot;rs1_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_2;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_3 = ((rs1_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_3 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_3 ;\n&quot; &quot;}\n&quot; &quot;rs1_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_3;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_4 = ((rs2_val &amp; 0xff) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_4 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_4 ;\n&quot; &quot;}\n&quot; &quot;rs2_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_4;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_5 = ((rs2_val &gt;&gt; 8) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 - 0x800000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_5 =0xff000000 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_5 ;\n&quot; &quot;}\n&quot; &quot;rs2_1 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_5;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a> cast_6 = ((rs2_val &gt;&gt; 16) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a0f3bc77fd5dfd0bb3af17159cb5e9c4f">etiss_int16</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 - 0x8000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_6 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#af522f2a46da6657992376c32075e92db">etiss_uint16</a>)cast_6 ;\n&quot; &quot;}\n&quot; &quot;rs2_2 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_6;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a> cast_7 = ((rs2_val &gt;&gt; 24) &amp; 255); \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 - 0x80) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_7 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>)cast_7 ;\n&quot; &quot;}\n&quot; &quot;rs2_3 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#aabe977d3e58cee3c1d25207562635fc4">etiss_int8</a>)cast_7;\n&quot; &quot;byte_1 = rs1_0 - rs2_0;\n&quot; &quot;byte_2 = rs1_1 - rs2_1;\n&quot; &quot;byte_3 = rs1_2 - rs2_2;\n&quot; &quot;byte_4 = rs1_3 - rs2_3;\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (((((byte_4 &amp; 255) &lt;&lt; 24) | ((byte_3 &amp; 255) &lt;&lt; 16)) | ((byte_2 &amp; 255) &lt;&lt; 8)) | (byte_1 &amp; 255));\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a25cafb1f6b4c8fedb3fc4ee12d0652c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25cafb1f6b4c8fedb3fc4ee12d0652c9">&#9670;&nbsp;</a></span>sub_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sub_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sub&quot;,(uint32_t) 0x40000033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sub\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = *((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] - *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3199966820846ef96056aad5958f424f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3199966820846ef96056aad5958f424f">&#9670;&nbsp;</a></span>sw_rs2_imm_rs1_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> sw_rs2_imm_rs1_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;sw&quot;,(uint32_t) 0x2023,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_5(31, 25);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_5=R_imm_5.read(ba);imm+=imm_5&lt;&lt; 5;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//sw\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> offs = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;offs = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)cast_0 + imm_extended;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> MEM_offs;\n&quot; &quot;tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;MEM_offs;\n&quot; &quot;MEM_offs = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;];\n&quot; &quot;exception = (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle,cpu,offs,tmpbuf,4);\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((offs + 4 &gt; ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES) &amp;&amp; (offs &lt; 4 + ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES))\n&quot; &quot;{\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;RES = 0;\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afdf8be22a0cf956b4accf88d5baf2d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf8be22a0cf956b4accf88d5baf2d88">&#9670;&nbsp;</a></span>uret_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> uret_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;uret&quot;,(uint32_t) 0x200073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//uret\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[3088] = 0;\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0] ^= ((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)((((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0] &amp; 0x10)&gt;&gt;4)) ^ (((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0] &amp; 0x1);\n&quot; &quot;cpu-&gt;instructionPointer = ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[65];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[768]= ((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0];\n&quot; &quot;((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[256]=((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;CSR[0];\n&quot; &quot;cpu-&gt;instructionPointer = (<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)cpu-&gt;instructionPointer; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> 0;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad154289246668d5639780378006c45c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad154289246668d5639780378006c45c7">&#9670;&nbsp;</a></span>wfi_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> wfi_(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;wfi&quot;,(uint32_t) 0x10500073,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xffffffff,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//wfi\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> exception = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ETISS_RETURNCODE_CPUFINISHED; \n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; &quot;<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8566cd5ad2ad14db11733d15ea240d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8566cd5ad2ad14db11733d15ea240d93">&#9670;&nbsp;</a></span>xor_rd_rs1_rs2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> xor_rd_rs1_rs2(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;xor&quot;,(uint32_t) 0x4033,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xfe00707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2_0=R_rs2_0.read(ba);rs2+=rs2_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//xor\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = (*((RISCV*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;] ^ *((RISCV*)cpu)-&gt;X[&quot;+toString(rs2)+&quot;]);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ace65ee2d016e993cee9d6eca3ba545fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace65ee2d016e993cee9d6eca3ba545fa">&#9670;&nbsp;</a></span>xori_rd_rs1_imm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> xori_rd_rs1_imm(<a class="el" href="RISCVArchSpecificImp_8h.html#ab8cf85cc150c75b46d7a1f5387575c8e">ISA32_RISCV</a>, &quot;xori&quot;,(uint32_t) 0x4013,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0x707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1_0=R_rs1_0.read(ba);rs1+=rs1_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rd_0=R_rd_0.read(ba);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=rd_0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_imm_0(31, 20);<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_0=R_imm_0.read(ba);imm+=imm_0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);partInit.code()=std::string(&quot;//xori\n&quot;)+&quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> temp = 0;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> * tmpbuf = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a> *)&amp;temp;\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> imm_extended = 0;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((&quot;+toString(imm)+&quot; &amp; 0x800)&gt;&gt;11 == 0)\n&quot; &quot;{\n&quot; &quot;imm_extended = 0;\n&quot; &quot;}\n&quot; &quot;else\n&quot; &quot;{\n&quot; &quot;imm_extended = 4294963200;\n&quot; &quot;}\n&quot; &quot;imm_extended = imm_extended + &quot;+toString(imm)+&quot;;\n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>(&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; != 0)\n&quot; &quot;{\n&quot; &quot;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a> cast_0 = *((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(rs1)+&quot;]; \n&quot; &quot;<a class="el" href="src_2mm_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6">if</a>((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)((<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 - 0x80000000) &gt; 0x0)\n&quot; &quot;{\n&quot; &quot;cast_0 =0x0 + (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a>)cast_0 ;\n&quot; &quot;}\n&quot; &quot;*((<a class="el" href="structRISCV.html">RISCV</a>*)cpu)-&gt;X[&quot;+toString(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot;] = ((etiss_int32)cast_0 ^ imm_extended);\n&quot; &quot;}\n&quot; &quot;cpu-&gt;instructionPointer = &quot;+toString((<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>)(ic.current_address_+4))+&quot;ULL; \n&quot; ;return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, nullptr)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:20 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
