IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.31        Core1: 39.61        
Core2: 28.64        Core3: 38.83        
Core4: 27.05        Core5: 39.65        
Core6: 26.60        Core7: 33.32        
Core8: 29.08        Core9: 33.47        
Core10: 29.84        Core11: 44.00        
Core12: 27.73        Core13: 35.21        
Core14: 26.83        Core15: 44.97        
Core16: 26.83        Core17: 33.35        
Core18: 27.18        Core19: 34.19        
Core20: 27.03        Core21: 34.10        
Core22: 30.77        Core23: 38.05        
Core24: 28.55        Core25: 31.53        
Core26: 28.38        Core27: 43.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.11
Socket1: 38.48
DDR read Latency(ns)
Socket0: 45341.55
Socket1: 208.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.51        Core1: 39.69        
Core2: 26.94        Core3: 38.39        
Core4: 28.73        Core5: 40.50        
Core6: 27.28        Core7: 33.44        
Core8: 30.57        Core9: 33.20        
Core10: 26.54        Core11: 43.84        
Core12: 28.16        Core13: 34.77        
Core14: 27.37        Core15: 44.48        
Core16: 27.56        Core17: 33.32        
Core18: 26.61        Core19: 34.96        
Core20: 26.80        Core21: 33.51        
Core22: 28.55        Core23: 38.64        
Core24: 28.48        Core25: 30.71        
Core26: 28.38        Core27: 42.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 38.40
DDR read Latency(ns)
Socket0: 46384.53
Socket1: 207.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.90        Core1: 39.26        
Core2: 23.60        Core3: 38.39        
Core4: 26.43        Core5: 39.94        
Core6: 22.76        Core7: 32.72        
Core8: 17.55        Core9: 31.87        
Core10: 20.55        Core11: 43.17        
Core12: 29.87        Core13: 35.10        
Core14: 27.30        Core15: 42.51        
Core16: 25.42        Core17: 32.69        
Core18: 25.02        Core19: 32.60        
Core20: 27.23        Core21: 32.77        
Core22: 26.87        Core23: 37.20        
Core24: 30.01        Core25: 30.36        
Core26: 29.44        Core27: 42.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 37.74
DDR read Latency(ns)
Socket0: 44047.43
Socket1: 210.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.80        Core1: 39.03        
Core2: 28.97        Core3: 37.80        
Core4: 28.46        Core5: 39.76        
Core6: 28.65        Core7: 31.42        
Core8: 30.80        Core9: 31.69        
Core10: 27.40        Core11: 42.80        
Core12: 29.18        Core13: 35.59        
Core14: 28.22        Core15: 43.35        
Core16: 25.53        Core17: 31.86        
Core18: 27.70        Core19: 32.47        
Core20: 26.87        Core21: 32.55        
Core22: 27.38        Core23: 38.47        
Core24: 28.62        Core25: 31.14        
Core26: 27.54        Core27: 43.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.02
Socket1: 37.75
DDR read Latency(ns)
Socket0: 45544.26
Socket1: 214.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.61        Core1: 38.36        
Core2: 27.18        Core3: 38.12        
Core4: 28.92        Core5: 39.24        
Core6: 28.03        Core7: 31.52        
Core8: 31.10        Core9: 31.14        
Core10: 27.77        Core11: 42.70        
Core12: 27.22        Core13: 36.07        
Core14: 26.10        Core15: 36.23        
Core16: 28.83        Core17: 32.55        
Core18: 27.70        Core19: 32.36        
Core20: 27.26        Core21: 33.30        
Core22: 27.48        Core23: 35.18        
Core24: 26.83        Core25: 30.91        
Core26: 30.10        Core27: 42.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 36.94
DDR read Latency(ns)
Socket0: 43579.23
Socket1: 215.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 38.79        
Core2: 26.74        Core3: 37.40        
Core4: 29.90        Core5: 38.71        
Core6: 28.71        Core7: 31.83        
Core8: 27.13        Core9: 31.95        
Core10: 26.66        Core11: 42.72        
Core12: 26.62        Core13: 35.91        
Core14: 26.68        Core15: 41.16        
Core16: 25.22        Core17: 32.59        
Core18: 26.81        Core19: 33.46        
Core20: 27.13        Core21: 32.09        
Core22: 27.24        Core23: 36.12        
Core24: 27.35        Core25: 30.74        
Core26: 26.96        Core27: 36.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.07
Socket1: 36.74
DDR read Latency(ns)
Socket0: 44705.55
Socket1: 216.19
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.94        Core1: 39.85        
Core2: 27.50        Core3: 37.68        
Core4: 29.41        Core5: 39.45        
Core6: 27.35        Core7: 29.94        
Core8: 27.14        Core9: 30.53        
Core10: 28.67        Core11: 38.99        
Core12: 26.97        Core13: 35.80        
Core14: 25.64        Core15: 37.01        
Core16: 26.97        Core17: 30.40        
Core18: 25.89        Core19: 30.00        
Core20: 28.88        Core21: 32.72        
Core22: 29.66        Core23: 34.33        
Core24: 29.41        Core25: 35.92        
Core26: 28.39        Core27: 38.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.78
Socket1: 36.38
DDR read Latency(ns)
Socket0: 37829.50
Socket1: 211.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.66        Core1: 39.26        
Core2: 28.31        Core3: 35.66        
Core4: 25.99        Core5: 38.97        
Core6: 26.97        Core7: 29.44        
Core8: 29.17        Core9: 29.65        
Core10: 31.52        Core11: 38.81        
Core12: 25.04        Core13: 36.25        
Core14: 24.15        Core15: 36.15        
Core16: 26.50        Core17: 27.47        
Core18: 25.47        Core19: 29.44        
Core20: 28.84        Core21: 32.72        
Core22: 30.55        Core23: 29.75        
Core24: 29.42        Core25: 37.17        
Core26: 25.63        Core27: 37.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.49
Socket1: 35.47
DDR read Latency(ns)
Socket0: 38236.48
Socket1: 218.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.17        Core1: 39.15        
Core2: 22.92        Core3: 36.65        
Core4: 22.79        Core5: 39.38        
Core6: 27.18        Core7: 28.94        
Core8: 22.82        Core9: 29.40        
Core10: 26.23        Core11: 36.91        
Core12: 19.71        Core13: 36.88        
Core14: 25.40        Core15: 35.85        
Core16: 28.36        Core17: 26.73        
Core18: 25.80        Core19: 28.46        
Core20: 28.29        Core21: 33.34        
Core22: 29.52        Core23: 31.21        
Core24: 30.66        Core25: 36.69        
Core26: 29.58        Core27: 38.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.81
Socket1: 35.35
DDR read Latency(ns)
Socket0: 36733.52
Socket1: 219.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.78        Core1: 39.14        
Core2: 27.15        Core3: 36.84        
Core4: 27.04        Core5: 38.90        
Core6: 25.80        Core7: 29.08        
Core8: 29.65        Core9: 29.38        
Core10: 28.59        Core11: 37.54        
Core12: 29.07        Core13: 36.59        
Core14: 24.74        Core15: 35.93        
Core16: 26.78        Core17: 26.95        
Core18: 26.96        Core19: 27.73        
Core20: 28.47        Core21: 32.44        
Core22: 31.25        Core23: 32.98        
Core24: 31.92        Core25: 37.06        
Core26: 27.75        Core27: 37.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.32
Socket1: 35.38
DDR read Latency(ns)
Socket0: 37797.24
Socket1: 218.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.86        Core1: 39.68        
Core2: 27.55        Core3: 33.91        
Core4: 26.98        Core5: 38.41        
Core6: 27.64        Core7: 29.84        
Core8: 29.12        Core9: 29.55        
Core10: 31.15        Core11: 34.47        
Core12: 25.99        Core13: 35.60        
Core14: 25.99        Core15: 36.30        
Core16: 27.32        Core17: 28.46        
Core18: 25.61        Core19: 27.95        
Core20: 26.78        Core21: 36.27        
Core22: 29.16        Core23: 29.48        
Core24: 27.82        Core25: 37.18        
Core26: 27.79        Core27: 37.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.01
Socket1: 34.72
DDR read Latency(ns)
Socket0: 37210.03
Socket1: 223.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.58        Core1: 39.35        
Core2: 27.73        Core3: 34.70        
Core4: 28.22        Core5: 38.49        
Core6: 27.85        Core7: 28.93        
Core8: 26.48        Core9: 28.90        
Core10: 27.39        Core11: 39.40        
Core12: 27.90        Core13: 34.91        
Core14: 28.24        Core15: 36.47        
Core16: 25.32        Core17: 27.20        
Core18: 25.39        Core19: 28.43        
Core20: 29.19        Core21: 35.12        
Core22: 28.20        Core23: 29.35        
Core24: 28.94        Core25: 36.99        
Core26: 28.13        Core27: 37.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.72
Socket1: 35.21
DDR read Latency(ns)
Socket0: 37764.58
Socket1: 219.16
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 36.79        
Core2: 27.39        Core3: 36.74        
Core4: 26.79        Core5: 39.19        
Core6: 27.59        Core7: 28.18        
Core8: 27.38        Core9: 29.14        
Core10: 26.58        Core11: 38.44        
Core12: 28.20        Core13: 37.60        
Core14: 27.58        Core15: 39.64        
Core16: 27.97        Core17: 31.61        
Core18: 28.26        Core19: 29.25        
Core20: 28.74        Core21: 31.66        
Core22: 27.42        Core23: 35.35        
Core24: 29.59        Core25: 29.44        
Core26: 28.31        Core27: 40.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.90
Socket1: 35.85
DDR read Latency(ns)
Socket0: 39498.73
Socket1: 222.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.25        Core1: 38.05        
Core2: 26.60        Core3: 36.08        
Core4: 27.24        Core5: 40.02        
Core6: 29.14        Core7: 28.69        
Core8: 32.78        Core9: 29.26        
Core10: 26.47        Core11: 40.39        
Core12: 27.35        Core13: 37.85        
Core14: 28.23        Core15: 42.49        
Core16: 27.29        Core17: 32.61        
Core18: 28.48        Core19: 28.27        
Core20: 28.97        Core21: 34.12        
Core22: 26.56        Core23: 35.73        
Core24: 29.16        Core25: 29.59        
Core26: 28.65        Core27: 41.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.26
Socket1: 36.56
DDR read Latency(ns)
Socket0: 39203.29
Socket1: 221.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.25        Core1: 36.83        
Core2: 26.69        Core3: 35.36        
Core4: 19.91        Core5: 39.60        
Core6: 35.13        Core7: 28.69        
Core8: 19.19        Core9: 29.19        
Core10: 19.63        Core11: 36.06        
Core12: 23.98        Core13: 37.28        
Core14: 24.33        Core15: 42.95        
Core16: 28.37        Core17: 33.24        
Core18: 26.82        Core19: 29.52        
Core20: 28.34        Core21: 30.83        
Core22: 27.54        Core23: 35.08        
Core24: 29.62        Core25: 29.55        
Core26: 30.73        Core27: 41.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.64
Socket1: 35.85
DDR read Latency(ns)
Socket0: 38479.49
Socket1: 224.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.52        Core1: 37.24        
Core2: 26.32        Core3: 35.42        
Core4: 25.40        Core5: 38.80        
Core6: 28.00        Core7: 28.72        
Core8: 29.22        Core9: 28.22        
Core10: 26.72        Core11: 37.04        
Core12: 27.80        Core13: 34.66        
Core14: 27.63        Core15: 41.97        
Core16: 28.87        Core17: 31.07        
Core18: 26.31        Core19: 28.51        
Core20: 28.25        Core21: 31.46        
Core22: 26.15        Core23: 33.55        
Core24: 29.03        Core25: 29.00        
Core26: 26.76        Core27: 41.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.13
Socket1: 35.52
DDR read Latency(ns)
Socket0: 40740.28
Socket1: 228.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 38.87        
Core2: 27.24        Core3: 36.50        
Core4: 24.80        Core5: 37.80        
Core6: 28.40        Core7: 27.24        
Core8: 26.45        Core9: 29.53        
Core10: 27.46        Core11: 39.71        
Core12: 28.07        Core13: 36.58        
Core14: 26.51        Core15: 41.12        
Core16: 25.02        Core17: 33.77        
Core18: 26.57        Core19: 26.51        
Core20: 26.66        Core21: 32.76        
Core22: 27.57        Core23: 33.17        
Core24: 26.85        Core25: 28.93        
Core26: 29.16        Core27: 41.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 35.74
DDR read Latency(ns)
Socket0: 39337.07
Socket1: 227.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.63        Core1: 38.27        
Core2: 26.12        Core3: 35.06        
Core4: 26.71        Core5: 39.56        
Core6: 30.06        Core7: 28.03        
Core8: 28.82        Core9: 28.44        
Core10: 28.36        Core11: 36.46        
Core12: 27.66        Core13: 38.58        
Core14: 28.72        Core15: 43.24        
Core16: 30.06        Core17: 33.46        
Core18: 27.79        Core19: 28.70        
Core20: 29.03        Core21: 33.23        
Core22: 30.14        Core23: 33.74        
Core24: 28.53        Core25: 28.71        
Core26: 26.96        Core27: 40.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.46
Socket1: 36.01
DDR read Latency(ns)
Socket0: 39643.16
Socket1: 223.73
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.86        Core1: 39.86        
Core2: 27.72        Core3: 36.10        
Core4: 28.00        Core5: 33.71        
Core6: 27.72        Core7: 28.93        
Core8: 27.39        Core9: 23.24        
Core10: 26.50        Core11: 33.03        
Core12: 26.83        Core13: 38.73        
Core14: 27.61        Core15: 42.39        
Core16: 25.88        Core17: 26.12        
Core18: 27.69        Core19: 34.74        
Core20: 27.79        Core21: 35.99        
Core22: 25.63        Core23: 35.31        
Core24: 28.35        Core25: 30.69        
Core26: 28.24        Core27: 36.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.06
Socket1: 35.31
DDR read Latency(ns)
Socket0: 41539.27
Socket1: 229.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.77        Core1: 39.28        
Core2: 25.15        Core3: 34.93        
Core4: 26.88        Core5: 31.73        
Core6: 26.97        Core7: 35.90        
Core8: 27.22        Core9: 21.68        
Core10: 26.22        Core11: 32.78        
Core12: 26.02        Core13: 37.02        
Core14: 26.53        Core15: 42.23        
Core16: 24.98        Core17: 24.48        
Core18: 27.14        Core19: 29.87        
Core20: 25.81        Core21: 40.44        
Core22: 26.62        Core23: 30.69        
Core24: 25.83        Core25: 28.93        
Core26: 25.71        Core27: 36.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.48
Socket1: 34.42
DDR read Latency(ns)
Socket0: 41145.59
Socket1: 237.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.83        Core1: 39.84        
Core2: 27.34        Core3: 35.21        
Core4: 21.73        Core5: 32.67        
Core6: 23.28        Core7: 33.42        
Core8: 23.46        Core9: 20.54        
Core10: 22.89        Core11: 32.37        
Core12: 15.05        Core13: 37.90        
Core14: 26.84        Core15: 42.09        
Core16: 27.07        Core17: 24.37        
Core18: 26.87        Core19: 30.20        
Core20: 27.23        Core21: 36.66        
Core22: 25.66        Core23: 32.73        
Core24: 27.76        Core25: 28.74        
Core26: 24.61        Core27: 33.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.70
Socket1: 34.27
DDR read Latency(ns)
Socket0: 39201.67
Socket1: 235.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.40        Core1: 39.05        
Core2: 27.68        Core3: 35.00        
Core4: 28.59        Core5: 32.71        
Core6: 28.24        Core7: 33.01        
Core8: 27.43        Core9: 20.60        
Core10: 26.63        Core11: 32.69        
Core12: 26.84        Core13: 37.47        
Core14: 27.10        Core15: 42.19        
Core16: 26.20        Core17: 24.09        
Core18: 30.62        Core19: 31.44        
Core20: 26.27        Core21: 36.96        
Core22: 26.07        Core23: 27.90        
Core24: 27.41        Core25: 28.78        
Core26: 25.57        Core27: 35.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 34.09
DDR read Latency(ns)
Socket0: 40588.39
Socket1: 238.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.65        Core1: 39.46        
Core2: 28.84        Core3: 36.02        
Core4: 27.71        Core5: 34.68        
Core6: 27.08        Core7: 27.35        
Core8: 27.31        Core9: 23.40        
Core10: 25.86        Core11: 34.69        
Core12: 25.85        Core13: 38.21        
Core14: 26.80        Core15: 42.83        
Core16: 29.19        Core17: 29.12        
Core18: 26.67        Core19: 36.24        
Core20: 26.64        Core21: 36.31        
Core22: 25.58        Core23: 31.70        
Core24: 27.67        Core25: 30.39        
Core26: 26.91        Core27: 38.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.26
Socket1: 35.76
DDR read Latency(ns)
Socket0: 41511.36
Socket1: 229.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.77        Core1: 38.04        
Core2: 27.82        Core3: 35.65        
Core4: 26.74        Core5: 33.06        
Core6: 28.55        Core7: 29.92        
Core8: 28.73        Core9: 21.40        
Core10: 26.35        Core11: 32.33        
Core12: 26.05        Core13: 38.19        
Core14: 28.26        Core15: 40.03        
Core16: 25.78        Core17: 26.61        
Core18: 27.37        Core19: 28.66        
Core20: 28.02        Core21: 38.24        
Core22: 24.37        Core23: 33.77        
Core24: 27.18        Core25: 30.02        
Core26: 26.39        Core27: 35.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.52
Socket1: 34.26
DDR read Latency(ns)
Socket0: 39848.30
Socket1: 234.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.33        Core1: 36.72        
Core2: 27.49        Core3: 34.75        
Core4: 25.60        Core5: 35.75        
Core6: 28.54        Core7: 28.66        
Core8: 27.53        Core9: 23.12        
Core10: 28.41        Core11: 38.09        
Core12: 27.01        Core13: 34.69        
Core14: 27.95        Core15: 32.75        
Core16: 27.39        Core17: 33.45        
Core18: 27.73        Core19: 35.38        
Core20: 27.29        Core21: 31.63        
Core22: 27.14        Core23: 33.82        
Core24: 27.42        Core25: 31.31        
Core26: 28.09        Core27: 41.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 34.90
DDR read Latency(ns)
Socket0: 38491.92
Socket1: 226.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.60        Core1: 35.08        
Core2: 26.25        Core3: 32.64        
Core4: 26.80        Core5: 32.75        
Core6: 27.87        Core7: 32.39        
Core8: 27.85        Core9: 23.20        
Core10: 28.01        Core11: 37.27        
Core12: 26.84        Core13: 34.66        
Core14: 26.63        Core15: 33.03        
Core16: 26.89        Core17: 31.74        
Core18: 27.61        Core19: 33.19        
Core20: 27.75        Core21: 34.07        
Core22: 26.02        Core23: 34.89        
Core24: 28.54        Core25: 27.01        
Core26: 27.10        Core27: 40.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.34
Socket1: 33.88
DDR read Latency(ns)
Socket0: 39034.35
Socket1: 234.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 35.62        
Core2: 26.00        Core3: 33.00        
Core4: 18.80        Core5: 32.43        
Core6: 20.38        Core7: 32.51        
Core8: 19.56        Core9: 23.25        
Core10: 26.12        Core11: 37.67        
Core12: 25.56        Core13: 34.65        
Core14: 27.20        Core15: 33.85        
Core16: 26.64        Core17: 31.44        
Core18: 28.07        Core19: 34.53        
Core20: 26.71        Core21: 34.52        
Core22: 28.25        Core23: 36.09        
Core24: 27.40        Core25: 27.39        
Core26: 27.16        Core27: 41.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.40
Socket1: 34.21
DDR read Latency(ns)
Socket0: 39086.85
Socket1: 234.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 36.00        
Core2: 26.01        Core3: 34.50        
Core4: 26.53        Core5: 33.11        
Core6: 27.93        Core7: 32.31        
Core8: 28.92        Core9: 23.54        
Core10: 25.01        Core11: 37.66        
Core12: 27.25        Core13: 33.58        
Core14: 26.40        Core15: 31.34        
Core16: 25.77        Core17: 32.76        
Core18: 26.82        Core19: 34.25        
Core20: 29.41        Core21: 33.38        
Core22: 29.08        Core23: 34.16        
Core24: 27.65        Core25: 28.26        
Core26: 27.43        Core27: 40.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 34.28
DDR read Latency(ns)
Socket0: 38682.12
Socket1: 230.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.87        Core1: 35.95        
Core2: 25.98        Core3: 32.87        
Core4: 26.75        Core5: 33.68        
Core6: 27.92        Core7: 30.32        
Core8: 27.53        Core9: 23.01        
Core10: 26.57        Core11: 37.41        
Core12: 26.96        Core13: 34.97        
Core14: 26.45        Core15: 32.88        
Core16: 25.93        Core17: 33.01        
Core18: 27.89        Core19: 34.12        
Core20: 25.74        Core21: 33.68        
Core22: 28.00        Core23: 34.44        
Core24: 28.01        Core25: 29.36        
Core26: 26.56        Core27: 40.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.91
Socket1: 34.28
DDR read Latency(ns)
Socket0: 39357.01
Socket1: 232.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 35.70        
Core2: 28.55        Core3: 34.12        
Core4: 28.61        Core5: 34.58        
Core6: 27.51        Core7: 32.54        
Core8: 27.53        Core9: 22.94        
Core10: 25.79        Core11: 37.77        
Core12: 27.40        Core13: 34.48        
Core14: 26.38        Core15: 32.95        
Core16: 26.11        Core17: 31.74        
Core18: 27.81        Core19: 34.85        
Core20: 27.92        Core21: 32.48        
Core22: 27.01        Core23: 33.72        
Core24: 26.95        Core25: 30.49        
Core26: 27.65        Core27: 41.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.09
Socket1: 34.66
DDR read Latency(ns)
Socket0: 38980.92
Socket1: 228.93
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.50        Core1: 35.34        
Core2: 29.15        Core3: 38.39        
Core4: 28.83        Core5: 29.67        
Core6: 28.53        Core7: 32.82        
Core8: 30.81        Core9: 26.42        
Core10: 25.88        Core11: 32.07        
Core12: 28.81        Core13: 42.00        
Core14: 27.26        Core15: 43.77        
Core16: 27.48        Core17: 33.18        
Core18: 28.68        Core19: 25.13        
Core20: 26.52        Core21: 30.92        
Core22: 27.70        Core23: 33.72        
Core24: 29.61        Core25: 29.71        
Core26: 28.93        Core27: 41.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 34.68
DDR read Latency(ns)
Socket0: 36833.61
Socket1: 236.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.15        Core1: 37.31        
Core2: 25.98        Core3: 38.31        
Core4: 30.15        Core5: 30.76        
Core6: 29.59        Core7: 34.59        
Core8: 28.50        Core9: 25.99        
Core10: 26.77        Core11: 33.42        
Core12: 28.30        Core13: 41.51        
Core14: 27.42        Core15: 44.74        
Core16: 26.70        Core17: 31.20        
Core18: 30.36        Core19: 25.97        
Core20: 28.40        Core21: 31.41        
Core22: 25.88        Core23: 34.52        
Core24: 29.64        Core25: 29.86        
Core26: 29.38        Core27: 41.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.96
Socket1: 35.37
DDR read Latency(ns)
Socket0: 37159.29
Socket1: 231.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 37.11        
Core2: 27.83        Core3: 38.24        
Core4: 28.37        Core5: 32.11        
Core6: 23.44        Core7: 31.66        
Core8: 23.91        Core9: 26.29        
Core10: 26.18        Core11: 36.30        
Core12: 22.51        Core13: 41.68        
Core14: 27.20        Core15: 43.61        
Core16: 21.45        Core17: 35.47        
Core18: 29.40        Core19: 27.08        
Core20: 30.13        Core21: 31.19        
Core22: 25.93        Core23: 34.80        
Core24: 29.93        Core25: 32.13        
Core26: 30.82        Core27: 41.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.86
Socket1: 36.16
DDR read Latency(ns)
Socket0: 35495.84
Socket1: 225.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.64        Core1: 37.68        
Core2: 27.83        Core3: 38.73        
Core4: 30.05        Core5: 32.32        
Core6: 28.76        Core7: 33.10        
Core8: 29.28        Core9: 26.28        
Core10: 26.44        Core11: 35.62        
Core12: 29.72        Core13: 41.82        
Core14: 28.18        Core15: 44.05        
Core16: 26.72        Core17: 30.54        
Core18: 29.25        Core19: 27.69        
Core20: 29.97        Core21: 31.56        
Core22: 25.56        Core23: 36.55        
Core24: 30.08        Core25: 30.80        
Core26: 31.40        Core27: 41.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.40
Socket1: 36.08
DDR read Latency(ns)
Socket0: 36607.40
Socket1: 228.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.91        Core1: 38.01        
Core2: 28.63        Core3: 38.98        
Core4: 31.64        Core5: 32.70        
Core6: 31.22        Core7: 33.35        
Core8: 30.07        Core9: 26.64        
Core10: 26.55        Core11: 41.71        
Core12: 28.80        Core13: 41.91        
Core14: 28.83        Core15: 44.86        
Core16: 29.84        Core17: 31.80        
Core18: 28.26        Core19: 27.25        
Core20: 25.60        Core21: 32.24        
Core22: 26.28        Core23: 35.51        
Core24: 31.72        Core25: 31.95        
Core26: 30.73        Core27: 41.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.15
Socket1: 37.05
DDR read Latency(ns)
Socket0: 37741.13
Socket1: 225.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.73        Core1: 36.15        
Core2: 25.75        Core3: 38.26        
Core4: 27.59        Core5: 32.46        
Core6: 28.71        Core7: 30.15        
Core8: 28.27        Core9: 25.97        
Core10: 25.74        Core11: 35.70        
Core12: 26.33        Core13: 42.33        
Core14: 27.34        Core15: 44.01        
Core16: 25.81        Core17: 33.65        
Core18: 27.16        Core19: 28.04        
Core20: 27.97        Core21: 31.84        
Core22: 24.01        Core23: 36.13        
Core24: 27.13        Core25: 31.89        
Core26: 29.52        Core27: 41.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 36.07
DDR read Latency(ns)
Socket0: 36042.87
Socket1: 226.72
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 38.61        
Core2: 25.89        Core3: 38.92        
Core4: 27.26        Core5: 36.98        
Core6: 28.82        Core7: 32.93        
Core8: 28.34        Core9: 32.49        
Core10: 27.59        Core11: 36.59        
Core12: 26.59        Core13: 43.76        
Core14: 28.75        Core15: 37.63        
Core16: 26.11        Core17: 31.12        
Core18: 28.07        Core19: 31.93        
Core20: 29.46        Core21: 32.16        
Core22: 26.09        Core23: 32.12        
Core24: 29.72        Core25: 35.38        
Core26: 28.81        Core27: 42.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.02
Socket1: 37.26
DDR read Latency(ns)
Socket0: 38352.88
Socket1: 220.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.46        Core1: 38.50        
Core2: 27.33        Core3: 38.81        
Core4: 25.75        Core5: 36.35        
Core6: 29.16        Core7: 33.84        
Core8: 28.65        Core9: 33.62        
Core10: 26.88        Core11: 37.07        
Core12: 27.03        Core13: 43.80        
Core14: 27.14        Core15: 38.68        
Core16: 28.72        Core17: 31.94        
Core18: 27.49        Core19: 31.54        
Core20: 29.65        Core21: 31.41        
Core22: 27.69        Core23: 31.40        
Core24: 29.18        Core25: 35.50        
Core26: 26.41        Core27: 43.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.62
Socket1: 37.34
DDR read Latency(ns)
Socket0: 37864.78
Socket1: 220.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.44        Core1: 37.36        
Core2: 27.19        Core3: 38.17        
Core4: 27.00        Core5: 36.61        
Core6: 22.85        Core7: 32.80        
Core8: 20.86        Core9: 32.95        
Core10: 18.91        Core11: 36.10        
Core12: 21.78        Core13: 43.28        
Core14: 13.00        Core15: 36.16        
Core16: 21.75        Core17: 34.24        
Core18: 27.21        Core19: 29.78        
Core20: 29.14        Core21: 30.26        
Core22: 26.81        Core23: 31.65        
Core24: 26.98        Core25: 34.11        
Core26: 27.50        Core27: 42.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.66
Socket1: 36.55
DDR read Latency(ns)
Socket0: 37181.85
Socket1: 223.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.33        Core1: 38.62        
Core2: 25.32        Core3: 38.24        
Core4: 27.15        Core5: 35.90        
Core6: 30.78        Core7: 34.03        
Core8: 27.34        Core9: 32.18        
Core10: 28.33        Core11: 34.11        
Core12: 29.67        Core13: 42.98        
Core14: 26.98        Core15: 37.96        
Core16: 28.43        Core17: 30.51        
Core18: 29.49        Core19: 30.53        
Core20: 29.49        Core21: 30.62        
Core22: 28.30        Core23: 30.69        
Core24: 27.86        Core25: 34.95        
Core26: 26.75        Core27: 42.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.82
Socket1: 36.36
DDR read Latency(ns)
Socket0: 37145.78
Socket1: 222.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.08        Core1: 39.53        
Core2: 28.04        Core3: 40.23        
Core4: 24.87        Core5: 36.25        
Core6: 30.32        Core7: 32.34        
Core8: 26.37        Core9: 32.55        
Core10: 27.66        Core11: 37.02        
Core12: 27.65        Core13: 43.60        
Core14: 28.35        Core15: 39.24        
Core16: 27.34        Core17: 31.30        
Core18: 28.44        Core19: 31.60        
Core20: 29.02        Core21: 32.09        
Core22: 28.11        Core23: 32.17        
Core24: 29.27        Core25: 35.19        
Core26: 25.92        Core27: 42.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.50
Socket1: 37.54
DDR read Latency(ns)
Socket0: 39010.43
Socket1: 220.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.64        Core1: 37.64        
Core2: 26.84        Core3: 38.06        
Core4: 29.01        Core5: 35.99        
Core6: 28.87        Core7: 32.38        
Core8: 27.77        Core9: 33.04        
Core10: 29.11        Core11: 35.05        
Core12: 27.08        Core13: 43.76        
Core14: 28.42        Core15: 35.55        
Core16: 27.41        Core17: 31.24        
Core18: 29.55        Core19: 31.87        
Core20: 31.36        Core21: 31.32        
Core22: 28.40        Core23: 31.99        
Core24: 28.50        Core25: 35.87        
Core26: 28.55        Core27: 43.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 36.65
DDR read Latency(ns)
Socket0: 37101.46
Socket1: 220.40
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.37        Core1: 37.40        
Core2: 25.47        Core3: 39.10        
Core4: 25.26        Core5: 39.18        
Core6: 27.76        Core7: 32.16        
Core8: 28.00        Core9: 26.83        
Core10: 25.62        Core11: 38.61        
Core12: 26.53        Core13: 37.11        
Core14: 26.03        Core15: 41.33        
Core16: 27.00        Core17: 26.14        
Core18: 25.75        Core19: 25.96        
Core20: 27.53        Core21: 31.19        
Core22: 28.00        Core23: 33.08        
Core24: 27.28        Core25: 27.22        
Core26: 28.21        Core27: 38.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.95
Socket1: 35.50
DDR read Latency(ns)
Socket0: 36775.47
Socket1: 227.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 36.20        
Core2: 27.00        Core3: 37.00        
Core4: 26.07        Core5: 38.12        
Core6: 27.81        Core7: 32.27        
Core8: 25.42        Core9: 24.99        
Core10: 26.27        Core11: 38.85        
Core12: 25.83        Core13: 36.63        
Core14: 25.75        Core15: 41.10        
Core16: 25.03        Core17: 24.40        
Core18: 26.83        Core19: 24.87        
Core20: 25.77        Core21: 34.66        
Core22: 27.10        Core23: 30.09        
Core24: 27.33        Core25: 24.47        
Core26: 27.97        Core27: 34.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.86
Socket1: 33.99
DDR read Latency(ns)
Socket0: 35789.24
Socket1: 237.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.12        Core1: 36.85        
Core2: 29.14        Core3: 38.59        
Core4: 19.23        Core5: 38.38        
Core6: 19.24        Core7: 31.47        
Core8: 20.13        Core9: 27.34        
Core10: 27.29        Core11: 39.29        
Core12: 25.85        Core13: 35.12        
Core14: 25.68        Core15: 40.28        
Core16: 24.68        Core17: 25.95        
Core18: 24.88        Core19: 26.91        
Core20: 21.74        Core21: 34.60        
Core22: 14.34        Core23: 30.93        
Core24: 27.21        Core25: 26.72        
Core26: 26.28        Core27: 37.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.90
Socket1: 34.99
DDR read Latency(ns)
Socket0: 35576.04
Socket1: 229.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.65        Core1: 37.28        
Core2: 26.04        Core3: 39.19        
Core4: 25.80        Core5: 38.87        
Core6: 25.82        Core7: 31.32        
Core8: 27.65        Core9: 26.61        
Core10: 25.08        Core11: 38.82        
Core12: 26.10        Core13: 37.53        
Core14: 26.19        Core15: 41.08        
Core16: 25.71        Core17: 25.00        
Core18: 25.62        Core19: 25.93        
Core20: 27.18        Core21: 34.13        
Core22: 26.57        Core23: 31.95        
Core24: 28.11        Core25: 25.93        
Core26: 25.63        Core27: 37.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.10
Socket1: 35.21
DDR read Latency(ns)
Socket0: 37100.13
Socket1: 230.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 37.84        
Core2: 27.18        Core3: 40.11        
Core4: 26.82        Core5: 38.81        
Core6: 28.29        Core7: 30.95        
Core8: 27.69        Core9: 26.85        
Core10: 27.63        Core11: 39.06        
Core12: 27.26        Core13: 35.41        
Core14: 26.43        Core15: 41.55        
Core16: 26.29        Core17: 26.59        
Core18: 25.57        Core19: 26.90        
Core20: 27.13        Core21: 32.93        
Core22: 25.89        Core23: 35.28        
Core24: 28.71        Core25: 28.12        
Core26: 28.28        Core27: 38.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.39
Socket1: 35.91
DDR read Latency(ns)
Socket0: 36262.86
Socket1: 224.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.74        Core1: 36.47        
Core2: 26.87        Core3: 37.73        
Core4: 29.25        Core5: 39.53        
Core6: 27.53        Core7: 30.10        
Core8: 28.48        Core9: 26.11        
Core10: 27.37        Core11: 36.84        
Core12: 26.78        Core13: 34.52        
Core14: 27.20        Core15: 38.10        
Core16: 26.15        Core17: 24.62        
Core18: 26.23        Core19: 25.44        
Core20: 29.47        Core21: 35.36        
Core22: 27.37        Core23: 29.28        
Core24: 28.27        Core25: 26.76        
Core26: 26.63        Core27: 38.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.30
Socket1: 34.25
DDR read Latency(ns)
Socket0: 35553.94
Socket1: 233.13
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.70        Core1: 37.72        
Core2: 26.40        Core3: 38.11        
Core4: 26.37        Core5: 37.03        
Core6: 25.32        Core7: 34.04        
Core8: 25.14        Core9: 29.05        
Core10: 26.01        Core11: 34.52        
Core12: 24.51        Core13: 31.08        
Core14: 25.42        Core15: 33.45        
Core16: 24.29        Core17: 30.12        
Core18: 25.89        Core19: 27.77        
Core20: 24.44        Core21: 31.14        
Core22: 24.97        Core23: 29.77        
Core24: 26.26        Core25: 36.01        
Core26: 27.35        Core27: 39.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.46
Socket1: 34.64
DDR read Latency(ns)
Socket0: 35583.13
Socket1: 227.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 38.53        
Core2: 28.61        Core3: 38.48        
Core4: 25.34        Core5: 37.11        
Core6: 27.17        Core7: 31.82        
Core8: 25.54        Core9: 28.82        
Core10: 24.85        Core11: 32.96        
Core12: 26.85        Core13: 30.18        
Core14: 25.56        Core15: 33.90        
Core16: 24.46        Core17: 29.46        
Core18: 27.76        Core19: 28.53        
Core20: 26.41        Core21: 32.08        
Core22: 25.26        Core23: 30.52        
Core24: 26.52        Core25: 32.69        
Core26: 26.26        Core27: 33.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.40
Socket1: 33.96
DDR read Latency(ns)
Socket0: 34885.63
Socket1: 228.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.85        Core1: 38.00        
Core2: 28.04        Core3: 37.37        
Core4: 27.51        Core5: 37.07        
Core6: 26.93        Core7: 30.05        
Core8: 24.46        Core9: 28.52        
Core10: 25.71        Core11: 32.22        
Core12: 27.62        Core13: 31.02        
Core14: 22.23        Core15: 32.70        
Core16: 26.59        Core17: 30.69        
Core18: 23.18        Core19: 30.35        
Core20: 24.43        Core21: 30.59        
Core22: 21.38        Core23: 29.39        
Core24: 27.20        Core25: 35.24        
Core26: 27.95        Core27: 32.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.68
Socket1: 33.54
DDR read Latency(ns)
Socket0: 33332.76
Socket1: 228.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.96        Core1: 38.72        
Core2: 26.69        Core3: 38.67        
Core4: 25.53        Core5: 37.63        
Core6: 26.67        Core7: 32.77        
Core8: 26.59        Core9: 29.04        
Core10: 26.25        Core11: 34.50        
Core12: 26.31        Core13: 31.26        
Core14: 26.92        Core15: 33.72        
Core16: 25.32        Core17: 30.36        
Core18: 26.53        Core19: 30.44        
Core20: 26.29        Core21: 30.90        
Core22: 25.80        Core23: 29.46        
Core24: 25.51        Core25: 33.52        
Core26: 25.78        Core27: 38.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.12
Socket1: 34.92
DDR read Latency(ns)
Socket0: 35784.80
Socket1: 225.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.96        Core1: 38.36        
Core2: 26.15        Core3: 38.81        
Core4: 28.41        Core5: 37.50        
Core6: 25.22        Core7: 34.05        
Core8: 25.80        Core9: 29.30        
Core10: 24.53        Core11: 34.27        
Core12: 26.15        Core13: 31.76        
Core14: 25.87        Core15: 34.77        
Core16: 25.95        Core17: 29.82        
Core18: 25.54        Core19: 30.52        
Core20: 26.28        Core21: 31.19        
Core22: 25.70        Core23: 29.62        
Core24: 25.70        Core25: 32.64        
Core26: 26.83        Core27: 37.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 34.82
DDR read Latency(ns)
Socket0: 35056.09
Socket1: 227.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 36.21        
Core2: 27.95        Core3: 35.87        
Core4: 26.49        Core5: 35.49        
Core6: 26.12        Core7: 24.41        
Core8: 25.87        Core9: 27.05        
Core10: 25.43        Core11: 32.48        
Core12: 27.55        Core13: 28.44        
Core14: 24.88        Core15: 30.58        
Core16: 25.14        Core17: 30.94        
Core18: 26.10        Core19: 24.07        
Core20: 25.67        Core21: 31.57        
Core22: 24.66        Core23: 28.51        
Core24: 26.66        Core25: 35.49        
Core26: 26.03        Core27: 31.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.39
Socket1: 31.93
DDR read Latency(ns)
Socket0: 34102.22
Socket1: 239.81
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.57        Core1: 36.22        
Core2: 27.77        Core3: 36.70        
Core4: 28.48        Core5: 37.65        
Core6: 26.41        Core7: 32.60        
Core8: 28.73        Core9: 30.01        
Core10: 25.45        Core11: 32.08        
Core12: 26.57        Core13: 41.90        
Core14: 26.38        Core15: 36.89        
Core16: 26.79        Core17: 31.33        
Core18: 28.87        Core19: 32.44        
Core20: 26.15        Core21: 31.85        
Core22: 25.40        Core23: 31.44        
Core24: 27.21        Core25: 31.27        
Core26: 26.27        Core27: 36.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.25
Socket1: 35.53
DDR read Latency(ns)
Socket0: 37362.92
Socket1: 227.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.42        Core1: 35.46        
Core2: 28.06        Core3: 38.02        
Core4: 28.37        Core5: 38.06        
Core6: 26.81        Core7: 34.78        
Core8: 27.98        Core9: 30.60        
Core10: 26.10        Core11: 33.23        
Core12: 28.50        Core13: 41.58        
Core14: 26.85        Core15: 38.43        
Core16: 26.74        Core17: 33.46        
Core18: 27.33        Core19: 30.76        
Core20: 28.30        Core21: 32.32        
Core22: 27.53        Core23: 32.69        
Core24: 28.58        Core25: 33.07        
Core26: 27.29        Core27: 36.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.10
Socket1: 36.15
DDR read Latency(ns)
Socket0: 37681.16
Socket1: 226.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.68        Core1: 36.33        
Core2: 25.73        Core3: 36.76        
Core4: 28.10        Core5: 37.06        
Core6: 28.20        Core7: 31.15        
Core8: 30.34        Core9: 29.76        
Core10: 21.28        Core11: 32.21        
Core12: 27.93        Core13: 41.39        
Core14: 26.89        Core15: 37.65        
Core16: 26.92        Core17: 31.20        
Core18: 29.38        Core19: 33.41        
Core20: 28.50        Core21: 31.51        
Core22: 26.34        Core23: 31.15        
Core24: 22.69        Core25: 30.38        
Core26: 25.93        Core27: 36.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.57
Socket1: 35.39
DDR read Latency(ns)
Socket0: 36444.54
Socket1: 230.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 36.64        
Core2: 26.78        Core3: 37.09        
Core4: 27.19        Core5: 36.54        
Core6: 26.70        Core7: 31.90        
Core8: 28.83        Core9: 27.76        
Core10: 26.42        Core11: 31.93        
Core12: 27.84        Core13: 40.91        
Core14: 27.00        Core15: 37.19        
Core16: 25.42        Core17: 29.72        
Core18: 28.19        Core19: 33.94        
Core20: 27.48        Core21: 31.05        
Core22: 26.04        Core23: 30.36        
Core24: 27.91        Core25: 29.73        
Core26: 26.57        Core27: 36.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.50
Socket1: 35.13
DDR read Latency(ns)
Socket0: 37720.64
Socket1: 233.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.80        Core1: 36.63        
Core2: 26.99        Core3: 38.34        
Core4: 28.68        Core5: 37.43        
Core6: 28.24        Core7: 33.48        
Core8: 27.75        Core9: 29.11        
Core10: 28.11        Core11: 32.16        
Core12: 27.93        Core13: 41.44        
Core14: 26.48        Core15: 37.68        
Core16: 26.72        Core17: 30.34        
Core18: 28.54        Core19: 34.13        
Core20: 28.06        Core21: 31.43        
Core22: 28.11        Core23: 32.56        
Core24: 28.61        Core25: 31.65        
Core26: 27.58        Core27: 36.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 35.92
DDR read Latency(ns)
Socket0: 37553.39
Socket1: 227.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.87        Core1: 35.66        
Core2: 27.07        Core3: 37.27        
Core4: 28.77        Core5: 38.68        
Core6: 26.76        Core7: 32.62        
Core8: 26.73        Core9: 28.32        
Core10: 25.67        Core11: 31.50        
Core12: 27.29        Core13: 41.26        
Core14: 27.15        Core15: 37.97        
Core16: 26.57        Core17: 30.01        
Core18: 28.01        Core19: 31.70        
Core20: 25.95        Core21: 31.84        
Core22: 27.53        Core23: 31.95        
Core24: 29.29        Core25: 33.10        
Core26: 26.82        Core27: 35.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.90
Socket1: 35.59
DDR read Latency(ns)
Socket0: 37649.14
Socket1: 227.49
