// Seed: 2222334405
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1;
  supply0 id_3;
  assign id_3 = 1;
  wire id_4;
  assign id_3 = 1 ? id_2 : {id_3 - 1'b0{(1)}};
  wire id_5;
endmodule
macromodule module_1 (
    output wire id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3#(
        .id_6(1'b0),
        .id_7(1)
    ),
    input supply0 id_4
);
  wire id_8;
  module_0();
endmodule
