# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/miriam/Downloads/EE\ 425/labs/Lab5/quartes {C:/Users/miriam/Downloads/EE 425/labs/Lab5/quartes/arm_single.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:05:20 on Jun 01,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/miriam/Downloads/EE 425/labs/Lab5/quartes" C:/Users/miriam/Downloads/EE 425/labs/Lab5/quartes/arm_single.sv 
# -- Compiling module testbench
# -- Compiling module arm_single
# -- Compiling module dmem
# -- Compiling module imem
# -- Compiling module arm
# -- Compiling module controller
# -- Compiling module decode
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module datapath
# -- Compiling module regfile
# -- Compiling module extend
# -- Compiling module adder
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module mux2
# -- Compiling module alu
# 
# Top level modules:
# 	testbench
# 	arm_single
# End time: 18:05:21 on Jun 01,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.arm_single
# vsim work.arm_single 
# Start time: 18:05:43 on Jun 01,2018
# Loading sv_std.std
# Loading work.arm_single
# Loading work.arm
# Loading work.controller
# Loading work.decode
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
add wave -position end  sim:/arm_single/clk
add wave -position end  sim:/arm_single/reset
add wave -position end  sim:/arm_single/WriteData
add wave -position end  sim:/arm_single/DataAdr
add wave -position end  sim:/arm_single/MemWrite
add wave -position end  sim:/arm_single/PC
add wave -position end  sim:/arm_single/Instr
add wave -position end  sim:/arm_single/ReadData
run
# ** Warning: (vsim-7) Failed to open readmem file "memfile.dat" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : C:/Users/miriam/Downloads/EE 425/labs/Lab5/quartes/arm_single.sv(70)
#    Time: 0 ps  Iteration: 0  Instance: /arm_single/imem
run
run
run
run
run
run
run
# End time: 18:23:24 on Jun 01,2018, Elapsed time: 0:17:41
# Errors: 0, Warnings: 1
