#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jul  9 12:13:12 2024
# Process ID: 6231
# Current directory: /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado
# Command line: vivado
# Log file: /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/vivado.log
# Journal file: /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/vivado.jou
# Running On        :ax
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :Intel(R) Core(TM) i5-8300H CPU @ 2.30GHz
# CPU Frequency     :3999.999 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8185 MB
# Swap memory       :16383 MB
# Total Virtual     :24569 MB
# Available Virtual :22345 MB
#-----------------------------------------------------------
start_gui
create_project lab5 /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5 -part xc7a35tcpg236-1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5/vsrc/Adder.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5/vsrc/Adder.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5/sim/Adder_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5/sim/Adder_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Adder_tb [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
synth_design -top Adder -part xc7a35tcpg236-1 -lint 
update_compile_order -fileset sim_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
close_design
synth_design -top Adder -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source Adder_tb.tcl
close_sim
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5/vsrc/ArithOut.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5/vsrc/ArithOut.v
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5/vsrc/LogicOut.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5/vsrc/LogicOut.v
update_compile_order -fileset sources_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5/vsrc/ALU.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5/vsrc/ALU.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -top ALU -part xc7a35tcpg236-1 -lint 
synth_design -top ALU -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
set_max_delay -from * 20.0
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5/constr/time.xdc w ]
add_files -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5/constr/time.xdc
set_property target_constrs_file /home/ax/Desktop/my_work/DDAC/labs/lab5/vivado/lab5/constr/time.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
save_constraints -force
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
close_design
