#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Mar 22 13:23:43 2024
# Process ID: 10460
# Current directory: M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.runs/impl_1
# Command line: vivado.exe -log CE869_CPU_SYS.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source CE869_CPU_SYS.tcl -notrace
# Log file: M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.runs/impl_1/CE869_CPU_SYS.vdi
# Journal file: M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.runs/impl_1\vivado.jou
# Running On: cseelab831, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34033 MB
#-----------------------------------------------------------
source CE869_CPU_SYS.tcl -notrace
Command: link_design -top CE869_CPU_SYS -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1260.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/IE_reg[0]_i_3_0'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/IE_reg[0]_i_4_0'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/IE_reg[0]_i_4_1'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/IRMux_reg_i_3_0'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/IRMux_reg_i_4_0'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/pc[0]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/pc[2]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/pc[3]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/IR_reg[9]_i_10_n_0'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/ir_reg_instance/pc[0]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/ir_reg_instance/pc[1]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/ir_reg_instance/btn_C_0'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/ir_reg_instance/btnC'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/ir_reg_instance/btnC_0'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/IRLoad_reg_i_2_n_0'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/IRLoad_reg_i_3_n_0'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/btnC'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/btnC_0'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/pc[1]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/plusOp[0]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/pc_reg_instance/btnC[0]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/pc_reg_instance/PC_reg[3]_i_3_n_0'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/pclRMux[1]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/pc_reg_instance/IRMux_reg_i_3_0'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/pc_reg_instance/IRMux_reg_i_4_0'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/pclRMux_0[0]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/pclRMux[1]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'cpu_instance/contorl_unit_instance/pclRMux__0[0]'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnU_IBUF'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnD_IBUF'. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [M:/pc/desktop/HighLevelLogic/Assigment2/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.540 . Memory (MB): peak = 1260.156 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a8c46da8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1420.246 ; gain = 160.090

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/IE_reg[1]_i_2 into driver instance cpu_instance/contorl_unit_instance/IE_reg[1]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry__0_i_1 into driver instance cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry__0_i_2 into driver instance cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry__0_i_3 into driver instance cpu_instance/contorl_unit_instance/minusOp_carry__0_i_7, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry__0_i_4 into driver instance cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry__1_i_1 into driver instance cpu_instance/contorl_unit_instance/minusOp_carry__1_i_5, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry__1_i_2 into driver instance cpu_instance/contorl_unit_instance/minusOp_carry__1_i_6, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry__1_i_3 into driver instance cpu_instance/contorl_unit_instance/minusOp_carry__1_i_7, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry__1_i_4 into driver instance cpu_instance/contorl_unit_instance/minusOp_carry__1_i_8, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry__2_i_1 into driver instance cpu_instance/contorl_unit_instance/minusOp_carry__2_i_5, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry__2_i_2 into driver instance cpu_instance/contorl_unit_instance/minusOp_carry__2_i_6, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry__2_i_3 into driver instance cpu_instance/contorl_unit_instance/minusOp_carry__2_i_7, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry__2_i_4 into driver instance cpu_instance/contorl_unit_instance/minusOp_carry__2_i_8, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry_i_1 into driver instance cpu_instance/contorl_unit_instance/output_reg[3]_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry_i_2 into driver instance cpu_instance/contorl_unit_instance/output_reg[2]_i_2, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry_i_3 into driver instance cpu_instance/contorl_unit_instance/output_reg[1]_i_2, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_instance/contorl_unit_instance/minusOp_carry_i_4 into driver instance cpu_instance/contorl_unit_instance/output_reg[0]_i_2, which resulted in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e12d41bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1716.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 24 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23011c7a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1716.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2667eba7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1716.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2667eba7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1716.355 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2667eba7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1716.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2667eba7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1716.355 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              24  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1716.355 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2315ec4c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1716.355 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2315ec4c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1716.355 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2315ec4c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1716.355 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.355 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2315ec4c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1716.355 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1716.355 ; gain = 456.199
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1716.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.runs/impl_1/CE869_CPU_SYS_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CE869_CPU_SYS_drc_opted.rpt -pb CE869_CPU_SYS_drc_opted.pb -rpx CE869_CPU_SYS_drc_opted.rpx
Command: report_drc -file CE869_CPU_SYS_drc_opted.rpt -pb CE869_CPU_SYS_drc_opted.pb -rpx CE869_CPU_SYS_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.runs/impl_1/CE869_CPU_SYS_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/IE_reg[1]_i_3_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/IRLoad_reg_i_3.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/IRLoad_reg_i_2_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/IRLoad_reg_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/IE_reg[1]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/IE_reg[1]_i_3, and cpu_instance/contorl_unit_instance/IRLoad_reg_i_3.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][10]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][10]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__1_i_6.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][11]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][11]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__1_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][12]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][12]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__2_i_8.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][13]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][13]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__2_i_7.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][14]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][14]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__2_i_6.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3, and cpu_instance/contorl_unit_instance/minusOp_carry__2_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__0_i_7.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__1_i_8.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__1_i_7.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[2]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/output_reg[2]_i_1, and cpu_instance/contorl_unit_instance/output_reg[2]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[3]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/output_reg[3]_i_1, and cpu_instance/contorl_unit_instance/output_reg[3]_i_3.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/ID[0]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][0]_i_1, cpu_instance/contorl_unit_instance/output_reg[0]_i_1, and cpu_instance/contorl_unit_instance/output_reg[0]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/ID[1]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][1]_i_1, cpu_instance/contorl_unit_instance/output_reg[1]_i_1, and cpu_instance/contorl_unit_instance/output_reg[1]_i_2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu_instance/contorl_unit_instance/PC_reg[0]_i_2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu_instance/contorl_unit_instance/PC_reg[1]_i_2, and cpu_instance/contorl_unit_instance/PC_reg[1]_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu_instance/contorl_unit_instance/PC_reg[2]_i_2, and cpu_instance/contorl_unit_instance/PC_reg[2]_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu_instance/contorl_unit_instance/PC_reg[3]_i_3, and cpu_instance/contorl_unit_instance/PC_reg[3]_i_4.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 19 Critical Warnings, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.559 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 154075f48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1765.559 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18c230c40

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2483d6a7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2483d6a7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1765.559 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2483d6a7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 237541ef0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.316 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 254d68af6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.344 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 254d68af6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.347 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.559 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 130a31c1c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1765.559 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 10a2e253d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1765.559 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10a2e253d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1be5251b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10940799a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1592d5ac9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f5865fa9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13ff1ddf8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e4f176d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c24c81b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1765.559 ; gain = 0.000
Phase 3 Detail Placement | Checksum: c24c81b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1da625868

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.830 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 263507528

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1765.559 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e8e96a2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1765.559 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1da625868

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.830. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c7ec0220

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.559 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.559 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c7ec0220

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c7ec0220

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c7ec0220

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.559 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c7ec0220

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.559 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.559 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.559 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1debf59cb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.559 ; gain = 0.000
Ending Placer Task | Checksum: 122655c58

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.559 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 37 Warnings, 52 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 1765.559 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.runs/impl_1/CE869_CPU_SYS_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CE869_CPU_SYS_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1765.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CE869_CPU_SYS_utilization_placed.rpt -pb CE869_CPU_SYS_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CE869_CPU_SYS_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1765.559 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 37 Warnings, 52 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 1765.562 ; gain = 0.004
INFO: [Common 17-1381] The checkpoint 'M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.runs/impl_1/CE869_CPU_SYS_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/IE_reg[1]_i_3_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/IRLoad_reg_i_3.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/IRLoad_reg_i_2_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/IRLoad_reg_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/IE_reg[1]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/IE_reg[1]_i_3, and cpu_instance/contorl_unit_instance/IRLoad_reg_i_3.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][10]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][10]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__1_i_6.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][11]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][11]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__1_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][12]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][12]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__2_i_8.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][13]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][13]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__2_i_7.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][14]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][14]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__2_i_6.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3, and cpu_instance/contorl_unit_instance/minusOp_carry__2_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__0_i_7.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__1_i_8.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__1_i_7.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[2]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/output_reg[2]_i_1, and cpu_instance/contorl_unit_instance/output_reg[2]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[3]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/output_reg[3]_i_1, and cpu_instance/contorl_unit_instance/output_reg[3]_i_3.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/ID[0]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][0]_i_1, cpu_instance/contorl_unit_instance/output_reg[0]_i_1, and cpu_instance/contorl_unit_instance/output_reg[0]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/ID[1]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][1]_i_1, cpu_instance/contorl_unit_instance/output_reg[1]_i_1, and cpu_instance/contorl_unit_instance/output_reg[1]_i_2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu_instance/contorl_unit_instance/PC_reg[0]_i_2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu_instance/contorl_unit_instance/PC_reg[1]_i_2, and cpu_instance/contorl_unit_instance/PC_reg[1]_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu_instance/contorl_unit_instance/PC_reg[2]_i_2, and cpu_instance/contorl_unit_instance/PC_reg[2]_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu_instance/contorl_unit_instance/PC_reg[3]_i_3, and cpu_instance/contorl_unit_instance/PC_reg[3]_i_4.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 19 Critical Warnings, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 546948bd ConstDB: 0 ShapeSum: cdfc139b RouteDB: 0
Post Restoration Checksum: NetGraph: c80766e9 NumContArr: 927224c5 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 15a798bae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1843.879 ; gain = 66.270

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15a798bae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1843.879 ; gain = 66.270

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15a798bae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1849.891 ; gain = 72.281

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15a798bae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1849.891 ; gain = 72.281
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e214b284

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.418 ; gain = 76.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.833  | TNS=0.000  | WHS=-0.064 | THS=-0.064 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0162641 %
  Global Horizontal Routing Utilization  = 0.0121031 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 478
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 467
  Number of Partially Routed Nets     = 11
  Number of Node Overlaps             = 39

Phase 2 Router Initialization | Checksum: 1b2ea1ad2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.898 ; gain = 77.289

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b2ea1ad2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.898 ; gain = 77.289
Phase 3 Initial Routing | Checksum: 18f8eeb75

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.898 ; gain = 77.289

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.252  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1df3c67f0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.898 ; gain = 77.289
Phase 4 Rip-up And Reroute | Checksum: 1df3c67f0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.898 ; gain = 77.289

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1df3c67f0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.898 ; gain = 77.289

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1df3c67f0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.898 ; gain = 77.289
Phase 5 Delay and Skew Optimization | Checksum: 1df3c67f0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.898 ; gain = 77.289

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 275bf457e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.898 ; gain = 77.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.331  | TNS=0.000  | WHS=0.266  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 275bf457e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.898 ; gain = 77.289
Phase 6 Post Hold Fix | Checksum: 275bf457e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.898 ; gain = 77.289

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.132185 %
  Global Horizontal Routing Utilization  = 0.161635 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 275bf457e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.898 ; gain = 77.289

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 275bf457e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1855.711 ; gain = 78.102

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 286e2ebba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1855.711 ; gain = 78.102

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.331  | TNS=0.000  | WHS=0.266  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 286e2ebba

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1855.711 ; gain = 78.102
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1855.711 ; gain = 78.102

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 41 Warnings, 71 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1855.711 ; gain = 90.148
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.437 . Memory (MB): peak = 1865.531 ; gain = 9.820
INFO: [Common 17-1381] The checkpoint 'M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.runs/impl_1/CE869_CPU_SYS_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CE869_CPU_SYS_drc_routed.rpt -pb CE869_CPU_SYS_drc_routed.pb -rpx CE869_CPU_SYS_drc_routed.rpx
Command: report_drc -file CE869_CPU_SYS_drc_routed.rpt -pb CE869_CPU_SYS_drc_routed.pb -rpx CE869_CPU_SYS_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.runs/impl_1/CE869_CPU_SYS_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CE869_CPU_SYS_methodology_drc_routed.rpt -pb CE869_CPU_SYS_methodology_drc_routed.pb -rpx CE869_CPU_SYS_methodology_drc_routed.rpx
Command: report_methodology -file CE869_CPU_SYS_methodology_drc_routed.rpt -pb CE869_CPU_SYS_methodology_drc_routed.pb -rpx CE869_CPU_SYS_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file M:/pc/desktop/HighLevelLogic/Assigment2/Assigment2/Assigment2.runs/impl_1/CE869_CPU_SYS_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CE869_CPU_SYS_power_routed.rpt -pb CE869_CPU_SYS_power_summary_routed.pb -rpx CE869_CPU_SYS_power_routed.rpx
Command: report_power -file CE869_CPU_SYS_power_routed.rpt -pb CE869_CPU_SYS_power_summary_routed.pb -rpx CE869_CPU_SYS_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 41 Warnings, 71 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CE869_CPU_SYS_route_status.rpt -pb CE869_CPU_SYS_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file CE869_CPU_SYS_timing_summary_routed.rpt -pb CE869_CPU_SYS_timing_summary_routed.pb -rpx CE869_CPU_SYS_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CE869_CPU_SYS_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CE869_CPU_SYS_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CE869_CPU_SYS_bus_skew_routed.rpt -pb CE869_CPU_SYS_bus_skew_routed.pb -rpx CE869_CPU_SYS_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force CE869_CPU_SYS.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/IE_reg[1]_i_3_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/IRLoad_reg_i_3.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/IRLoad_reg_i_2_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/IRLoad_reg_i_2.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/IE_reg[1]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/IE_reg[1]_i_3, and cpu_instance/contorl_unit_instance/IRLoad_reg_i_3.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][10]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][10]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__1_i_6.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][11]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][11]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__1_i_5.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][12]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][12]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__2_i_8.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][13]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][13]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__2_i_7.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][14]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][14]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__2_i_6.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3, and cpu_instance/contorl_unit_instance/minusOp_carry__2_i_5.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__0_i_7.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__1_i_8.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2, and cpu_instance/contorl_unit_instance/minusOp_carry__1_i_7.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[2]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/output_reg[2]_i_1, and cpu_instance/contorl_unit_instance/output_reg[2]_i_2.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[3]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/output_reg[3]_i_1, and cpu_instance/contorl_unit_instance/output_reg[3]_i_3.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/ID[0]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][0]_i_1, cpu_instance/contorl_unit_instance/output_reg[0]_i_1, and cpu_instance/contorl_unit_instance/output_reg[0]_i_2.
ERROR: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/ID[1]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg[3][1]_i_1, cpu_instance/contorl_unit_instance/output_reg[1]_i_1, and cpu_instance/contorl_unit_instance/output_reg[1]_i_2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu_instance/contorl_unit_instance/PC_reg[0]_i_2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu_instance/contorl_unit_instance/PC_reg[1]_i_2, and cpu_instance/contorl_unit_instance/PC_reg[1]_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu_instance/contorl_unit_instance/PC_reg[2]_i_2, and cpu_instance/contorl_unit_instance/PC_reg[2]_i_3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu_instance/contorl_unit_instance/PC_reg[3]_i_3, and cpu_instance/contorl_unit_instance/PC_reg[3]_i_4.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu_instance/contorl_unit_instance/IE_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin cpu_instance/contorl_unit_instance/IE_reg[1]_i_3/O, cell cpu_instance/contorl_unit_instance/IE_reg[1]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu_instance/contorl_unit_instance/IRLoad_reg_i_1_n_0 is a gated clock net sourced by a combinational pin cpu_instance/contorl_unit_instance/IRLoad_reg_i_1/O, cell cpu_instance/contorl_unit_instance/IRLoad_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu_instance/contorl_unit_instance/IRMux_reg_i_2_n_0 is a gated clock net sourced by a combinational pin cpu_instance/contorl_unit_instance/IRMux_reg_i_2/O, cell cpu_instance/contorl_unit_instance/IRMux_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu_instance/contorl_unit_instance/WA_reg[0]_0[0] is a gated clock net sourced by a combinational pin cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_2/O, cell cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu_instance/contorl_unit_instance/WA_reg[0]_1[0] is a gated clock net sourced by a combinational pin cpu_instance/contorl_unit_instance/memory_reg[1][15]_i_1/O, cell cpu_instance/contorl_unit_instance/memory_reg[1][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu_instance/contorl_unit_instance/WA_reg[0]_2[0] is a gated clock net sourced by a combinational pin cpu_instance/contorl_unit_instance/memory_reg[0][15]_i_1/O, cell cpu_instance/contorl_unit_instance/memory_reg[0][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu_instance/contorl_unit_instance/WA_reg[1]_0[0] is a gated clock net sourced by a combinational pin cpu_instance/contorl_unit_instance/memory_reg[2][15]_i_1/O, cell cpu_instance/contorl_unit_instance/memory_reg[2][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu_instance/contorl_unit_instance/btnC[0] is a gated clock net sourced by a combinational pin cpu_instance/contorl_unit_instance/PC_reg[3]_i_2/O, cell cpu_instance/contorl_unit_instance/PC_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu_instance/ir_reg_instance/IRLoad_reg_i_3[0] is a gated clock net sourced by a combinational pin cpu_instance/ir_reg_instance/RAA_reg[1]_i_2/O, cell cpu_instance/ir_reg_instance/RAA_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu_instance/ir_reg_instance/IRLoad_reg_i_3_0[0] is a gated clock net sourced by a combinational pin cpu_instance/ir_reg_instance/WA_reg[1]_i_2/O, cell cpu_instance/ir_reg_instance/WA_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu_instance/ir_reg_instance/IRLoad_reg_i_3_1[0] is a gated clock net sourced by a combinational pin cpu_instance/ir_reg_instance/RBA_reg[1]_i_2/O, cell cpu_instance/ir_reg_instance/RBA_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 19 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 15 Warnings, 0 Critical Warnings and 20 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 13:24:17 2024...
