{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508877919183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508877919183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 13:45:18 2017 " "Processing started: Tue Oct 24 13:45:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508877919183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508877919183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LB05 -c LB05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LB05 -c LB05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508877919183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1508877920026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timesten.vhd 3 1 " "Found 3 design units, including 1 entities, in source file timesten.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimesTen-LogicFunction " "Found design unit 1: TimesTen-LogicFunction" {  } { { "TimesTen.vhd" "" { Text "H:/ENSC252_Projects/LB05/TimesTen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933661 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TimesTen-operator " "Found design unit 2: TimesTen-operator" {  } { { "TimesTen.vhd" "" { Text "H:/ENSC252_Projects/LB05/TimesTen.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933661 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimesTen " "Found entity 1: TimesTen" {  } { { "TimesTen.vhd" "" { Text "H:/ENSC252_Projects/LB05/TimesTen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877933661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-LogicFunction " "Found design unit 1: SegDecoder-LogicFunction" {  } { { "SegDecoder.vhd" "" { Text "H:/ENSC252_Projects/LB05/SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933692 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "SegDecoder.vhd" "" { Text "H:/ENSC252_Projects/LB05/SegDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877933692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispfrac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispfrac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispFrac-LogicFunction " "Found design unit 1: DispFrac-LogicFunction" {  } { { "DispFrac.vhd" "" { Text "H:/ENSC252_Projects/LB05/DispFrac.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933723 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispFrac " "Found entity 1: DispFrac" {  } { { "DispFrac.vhd" "" { Text "H:/ENSC252_Projects/LB05/DispFrac.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877933723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-LogicFunction " "Found design unit 1: Top-LogicFunction" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933770 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877933770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/fcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fcount-behavioural " "Found design unit 1: Fcount-behavioural" {  } { { "output_files/Fcount.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/Fcount.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933801 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fcount " "Found entity 1: Fcount" {  } { { "output_files/Fcount.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/Fcount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877933801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/register6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/register6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register6bit-behavioural " "Found design unit 1: Register6bit-behavioural" {  } { { "output_files/Register6bit.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/Register6bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933848 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register6bit " "Found entity 1: Register6bit" {  } { { "output_files/Register6bit.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/Register6bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877933848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seccount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/seccount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SecCount-First " "Found design unit 1: SecCount-First" {  } { { "output_files/SecCount.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/SecCount.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933879 ""} { "Info" "ISGN_ENTITY_NAME" "1 SecCount " "Found entity 1: SecCount" {  } { { "output_files/SecCount.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/SecCount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877933879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over59.vhd 2 1 " "Found 2 design units, including 1 entities, in source file over59.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Over59-LogicFunction " "Found design unit 1: Over59-LogicFunction" {  } { { "Over59.vhd" "" { Text "H:/ENSC252_Projects/LB05/Over59.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933910 ""} { "Info" "ISGN_ENTITY_NAME" "1 Over59 " "Found entity 1: Over59" {  } { { "Over59.vhd" "" { Text "H:/ENSC252_Projects/LB05/Over59.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877933910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc6-LogicFunction " "Found design unit 1: Inc6-LogicFunction" {  } { { "Inc6.vhd" "" { Text "H:/ENSC252_Projects/LB05/Inc6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933957 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc6 " "Found entity 1: Inc6" {  } { { "Inc6.vhd" "" { Text "H:/ENSC252_Projects/LB05/Inc6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877933957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incstage0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incstage0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IncStage0-LogicFunction " "Found design unit 1: IncStage0-LogicFunction" {  } { { "IncStage0.vhd" "" { Text "H:/ENSC252_Projects/LB05/IncStage0.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933988 ""} { "Info" "ISGN_ENTITY_NAME" "1 IncStage0 " "Found entity 1: IncStage0" {  } { { "IncStage0.vhd" "" { Text "H:/ENSC252_Projects/LB05/IncStage0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877933988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877933988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incstagei.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incstagei.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IncStageI-LogicFunction " "Found design unit 1: IncStageI-LogicFunction" {  } { { "IncStageI.vhd" "" { Text "H:/ENSC252_Projects/LB05/IncStageI.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877934035 ""} { "Info" "ISGN_ENTITY_NAME" "1 IncStageI " "Found entity 1: IncStageI" {  } { { "IncStageI.vhd" "" { Text "H:/ENSC252_Projects/LB05/IncStageI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877934035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877934035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/disphex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/disphex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispHex-operator " "Found design unit 1: DispHex-operator" {  } { { "output_files/DispHex.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/DispHex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877934066 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispHex " "Found entity 1: DispHex" {  } { { "output_files/DispHex.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/DispHex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877934066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877934066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508877934285 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 Top.vhd(9) " "VHDL Signal Declaration warning at Top.vhd(9): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1508877934300 "|Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 Top.vhd(9) " "VHDL Signal Declaration warning at Top.vhd(9): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1508877934300 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecCount SecCount:stage0 " "Elaborating entity \"SecCount\" for hierarchy \"SecCount:stage0\"" {  } { { "Top.vhd" "stage0" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508877934300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inc6 SecCount:stage0\|Inc6:Incrementer " "Elaborating entity \"Inc6\" for hierarchy \"SecCount:stage0\|Inc6:Incrementer\"" {  } { { "output_files/SecCount.vhd" "Incrementer" { Text "H:/ENSC252_Projects/LB05/output_files/SecCount.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508877934363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncStage0 SecCount:stage0\|Inc6:Incrementer\|IncStage0:Stage0 " "Elaborating entity \"IncStage0\" for hierarchy \"SecCount:stage0\|Inc6:Incrementer\|IncStage0:Stage0\"" {  } { { "Inc6.vhd" "Stage0" { Text "H:/ENSC252_Projects/LB05/Inc6.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508877934363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncStageI SecCount:stage0\|Inc6:Incrementer\|IncStageI:Stage1 " "Elaborating entity \"IncStageI\" for hierarchy \"SecCount:stage0\|Inc6:Incrementer\|IncStageI:Stage1\"" {  } { { "Inc6.vhd" "Stage1" { Text "H:/ENSC252_Projects/LB05/Inc6.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508877934378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Over59 SecCount:stage0\|Over59:LimitTest " "Elaborating entity \"Over59\" for hierarchy \"SecCount:stage0\|Over59:LimitTest\"" {  } { { "output_files/SecCount.vhd" "LimitTest" { Text "H:/ENSC252_Projects/LB05/output_files/SecCount.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508877934378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDecoder SegDecoder:stage1 " "Elaborating entity \"SegDecoder\" for hierarchy \"SegDecoder:stage1\"" {  } { { "Top.vhd" "stage1" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508877934394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508877935096 "|Top|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1508877935096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508877935174 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508877936126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508877936126 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508877936406 "|Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508877936406 "|Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508877936406 "|Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508877936406 "|Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508877936406 "|Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508877936406 "|Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508877936406 "|Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508877936406 "|Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508877936406 "|Top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508877936406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508877936406 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508877936406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508877936406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508877936406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508877936500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 13:45:36 2017 " "Processing ended: Tue Oct 24 13:45:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508877936500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508877936500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508877936500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508877936500 ""}
