<profile>

<section name = "Vitis HLS Report for 'processPseudoHeader_512_s'" level="0">
<item name = "Date">Sat Mar 18 14:39:03 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 1.924 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 9.600 ns, 9.600 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2631, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 151, -</column>
<column name="Register">-, -, 1642, 128, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln229_fu_873_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln67_fu_465_p2">+, 0, 0, 23, 16, 1</column>
<column name="meta_length_V_1_fu_734_p2">-, 0, 0, 23, 16, 16</column>
<column name="and_ln414_22_fu_441_p2">and, 0, 0, 256, 256, 256</column>
<column name="and_ln414_23_fu_447_p2">and, 0, 0, 256, 256, 256</column>
<column name="and_ln414_fu_429_p2">and, 0, 0, 256, 256, 256</column>
<column name="ap_condition_278">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_285">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_62">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_325_nbreadreq_fu_192_p3">and, 0, 0, 256, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_184_p3">and, 0, 0, 256, 1, 0</column>
<column name="icmp_ln1068_4_fu_855_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1068_fu_566_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1080_4_fu_861_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln1080_fu_572_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln414_fu_370_p2">icmp, 0, 0, 16, 24, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_259">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_289">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op130_write_state3">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op141_write_state4">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op146_write_state4">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op40_read_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln457_fu_578_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln478_fu_867_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln492_1_fu_476_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln492_2_fu_493_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln492_fu_331_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Result_s_fu_453_p2">or, 0, 0, 256, 256, 256</column>
<column name="select_ln414_18_fu_405_p3">select, 0, 0, 221, 1, 256</column>
<column name="select_ln414_19_fu_413_p3">select, 0, 0, 221, 1, 257</column>
<column name="select_ln414_20_fu_421_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln414_fu_387_p3">select, 0, 0, 221, 1, 256</column>
<column name="select_ln492_fu_486_p3">select, 0, 0, 16, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln414_fu_435_p2">xor, 0, 0, 256, 2, 256</column>
<column name="xor_ln492_fu_481_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_firstWord_flag_0_i_phi_fu_250_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_header_idx_6_new_0_i_phi_fu_272_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_header_ready_1_flag_0_i_phi_fu_261_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_292_p4">14, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_279">14, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300">14, 3, 256, 768</column>
<column name="rxEng2portTable_check_req_blk_n">9, 2, 1, 2</column>
<column name="rxEng_checksumValidFifo_blk_n">9, 2, 1, 2</column>
<column name="rxEng_dataBuffer2_blk_n">9, 2, 1, 2</column>
<column name="rxEng_dataBuffer3a_blk_n">9, 2, 1, 2</column>
<column name="rxEng_headerMetaFifo_blk_n">9, 2, 1, 2</column>
<column name="rxEng_optionalFieldsMetaFifo_blk_n">9, 2, 1, 2</column>
<column name="rxEng_tupleBuffer_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_Val2_44_in_i_in_in_reg_300">256, 0, 256, 0</column>
<column name="ap_phi_reg_pp0_iter1_pkgValid_loc_0_i_reg_279">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter2_p_Val2_44_in_i_in_in_reg_300">256, 0, 256, 0</column>
<column name="firstWord">1, 0, 1, 0</column>
<column name="firstWord_load_reg_896">1, 0, 1, 0</column>
<column name="header_header_V_2">256, 0, 256, 0</column>
<column name="header_idx_2">16, 0, 16, 0</column>
<column name="header_ready_1">1, 0, 1, 0</column>
<column name="metaWritten_1">1, 0, 1, 0</column>
<column name="metaWritten_1_load_reg_945">1, 0, 1, 0</column>
<column name="metaWritten_1_load_reg_945_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="meta_dataOffset_V_1_reg_959">4, 0, 4, 0</column>
<column name="or_ln457_reg_955">1, 0, 1, 0</column>
<column name="or_ln478_reg_969">1, 0, 1, 0</column>
<column name="pkgValid">1, 0, 1, 0</column>
<column name="pkgValid_loc_0_i_reg_279">1, 0, 1, 0</column>
<column name="pkgValid_loc_0_i_reg_279_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="rxEng_dataBuffer2_read_reg_904">577, 0, 577, 0</column>
<column name="tmp_285_reg_964">1, 0, 1, 0</column>
<column name="tmp_i_325_reg_900">1, 0, 1, 0</column>
<column name="tmp_i_reg_892">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_911">1, 0, 1, 0</column>
<column name="firstWord_load_reg_896">64, 32, 1, 0</column>
<column name="rxEng_dataBuffer2_read_reg_904">64, 32, 577, 0</column>
<column name="tmp_i_325_reg_900">64, 32, 1, 0</column>
<column name="tmp_i_reg_892">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, processPseudoHeader&lt;512&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, processPseudoHeader&lt;512&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, processPseudoHeader&lt;512&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, processPseudoHeader&lt;512&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, processPseudoHeader&lt;512&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, processPseudoHeader&lt;512&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, processPseudoHeader&lt;512&gt;, return value</column>
<column name="rxEng_dataBuffer2_dout">in, 577, ap_fifo, rxEng_dataBuffer2, pointer</column>
<column name="rxEng_dataBuffer2_empty_n">in, 1, ap_fifo, rxEng_dataBuffer2, pointer</column>
<column name="rxEng_dataBuffer2_read">out, 1, ap_fifo, rxEng_dataBuffer2, pointer</column>
<column name="rxEng_checksumValidFifo_dout">in, 1, ap_fifo, rxEng_checksumValidFifo, pointer</column>
<column name="rxEng_checksumValidFifo_empty_n">in, 1, ap_fifo, rxEng_checksumValidFifo, pointer</column>
<column name="rxEng_checksumValidFifo_read">out, 1, ap_fifo, rxEng_checksumValidFifo, pointer</column>
<column name="rxEng_headerMetaFifo_din">out, 160, ap_fifo, rxEng_headerMetaFifo, pointer</column>
<column name="rxEng_headerMetaFifo_full_n">in, 1, ap_fifo, rxEng_headerMetaFifo, pointer</column>
<column name="rxEng_headerMetaFifo_write">out, 1, ap_fifo, rxEng_headerMetaFifo, pointer</column>
<column name="rxEng2portTable_check_req_din">out, 16, ap_fifo, rxEng2portTable_check_req, pointer</column>
<column name="rxEng2portTable_check_req_full_n">in, 1, ap_fifo, rxEng2portTable_check_req, pointer</column>
<column name="rxEng2portTable_check_req_write">out, 1, ap_fifo, rxEng2portTable_check_req, pointer</column>
<column name="rxEng_tupleBuffer_din">out, 96, ap_fifo, rxEng_tupleBuffer, pointer</column>
<column name="rxEng_tupleBuffer_full_n">in, 1, ap_fifo, rxEng_tupleBuffer, pointer</column>
<column name="rxEng_tupleBuffer_write">out, 1, ap_fifo, rxEng_tupleBuffer, pointer</column>
<column name="rxEng_dataBuffer3a_din">out, 577, ap_fifo, rxEng_dataBuffer3a, pointer</column>
<column name="rxEng_dataBuffer3a_full_n">in, 1, ap_fifo, rxEng_dataBuffer3a, pointer</column>
<column name="rxEng_dataBuffer3a_write">out, 1, ap_fifo, rxEng_dataBuffer3a, pointer</column>
<column name="rxEng_optionalFieldsMetaFifo_din">out, 16, ap_fifo, rxEng_optionalFieldsMetaFifo, pointer</column>
<column name="rxEng_optionalFieldsMetaFifo_full_n">in, 1, ap_fifo, rxEng_optionalFieldsMetaFifo, pointer</column>
<column name="rxEng_optionalFieldsMetaFifo_write">out, 1, ap_fifo, rxEng_optionalFieldsMetaFifo, pointer</column>
</table>
</item>
</section>
</profile>
