{"vcs1":{"timestamp_begin":1727081807.249180777, "rt":1.68, "ut":0.80, "st":0.31}}
{"vcselab":{"timestamp_begin":1727081809.063001212, "rt":1.12, "ut":0.49, "st":0.18}}
{"link":{"timestamp_begin":1727081810.290186093, "rt":0.52, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727081806.396165165}
{"VCS_COMP_START_TIME": 1727081806.396165165}
{"VCS_COMP_END_TIME": 1727081812.584786650}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src/AXI+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim +define+prog3 +prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog3 +notimingcheck"}
{"vcs1": {"peak_mem": 350532}}
{"vcselab": {"peak_mem": 225820}}
