Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Oct 29 01:40:47 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys4DDR_control_sets_placed.rpt
| Design       : nexys4DDR
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             151 |           49 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             152 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------+---------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                 Enable Signal                 |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  U_MAN_RECEIVER/U_CORREL_ZERO/E[0] |                                               |                                                         |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_CORREL_ZERO/E[0]             | U_MAN_RECEIVER/U_BYTE_COUNTER/Q[3]_i_1__2_n_0           |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SFD_SHREG/corroborating0_out | U_MAN_RECEIVER/U_SFD_SHREG/counter[3]_i_1_n_0           |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_TRANSMITTER/U_BAUD_2_PULSE/E[0]         | U_MAN_TRANSMITTER/U_FSM/Q_reg[0]_0[0]                   |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_TRANSMITTER/U_FSM/E[0]                  | U_MAN_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[3]_i_1_n_0       |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_TRANSMITTER/U_FSM/Q_reg[3][0]           | U_MAN_TRANSMITTER/U_FSM/Q_reg[0][0]                     |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG               | U_TEST/byte_addr_enable                       | U_TEST/byte_addr[4]_i_1_n_0                             |                1 |              5 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SAMPLER/Q_reg[0]             | U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1_n_0              |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SAMPLER/Q_reg[0]             | U_MAN_RECEIVER/U_SYNC/U_BIT_RECOG_COUNT/Q[5]_i_1__0_n_0 |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_CORREL_ZERO/E[0]             | U_MAN_RECEIVER/U_SAMP_COUNTER/SR[0]                     |                2 |              7 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SYNC/E[0]                    | U_RESET_DEBOUNCE/debounced_reset                        |                6 |              8 |
|  CLK100MHZ_IBUF_BUFG               |                                               | U_MAN_TRANSMITTER/U_FSM/enb_reg[0]                      |                4 |             11 |
|  CLK100MHZ_IBUF_BUFG               |                                               | U_MAN_TRANSMITTER/U_FSM/SR[0]                           |                4 |             12 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SAMPLER/Q_reg[0]             | U_RESET_DEBOUNCE/SS[0]                                  |                7 |             16 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SAMPLER/Q_reg[0]             | U_MAN_RECEIVER/U_SFD_FSM/SR[0]                          |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SAMPLER/Q_reg[0]             | U_MAN_RECEIVER/U_SFD_FSM/SS[0]                          |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG               | U_TEST/wait_count_enable                      | U_TEST/byte_addr[4]_i_1_n_0                             |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG               |                                               | U_RESET_DEBOUNCE/count_reg[26]_i_1__0_n_0               |                8 |             27 |
|  CLK100MHZ_IBUF_BUFG               |                                               | U_SEND_DEBOUNCE/button_state_next1                      |                8 |             27 |
|  CLK100MHZ_IBUF_BUFG               |                                               |                                                         |               20 |             28 |
|  CLK100MHZ_IBUF_BUFG               |                                               | U_RESET_DEBOUNCE/q_reg[31]                              |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG               | U_MAN_RECEIVER/U_SAMPLER/Q_reg[0]             | U_MAN_RECEIVER/U_CORREL_ZERO/shreg_reg[1]_0             |                9 |             32 |
|  CLK100MHZ_IBUF_BUFG               |                                               | U_RESET_DEBOUNCE/debounced_reset                        |               17 |             42 |
+------------------------------------+-----------------------------------------------+---------------------------------------------------------+------------------+----------------+


