<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="30" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="234" />
   <clocksource preferredWidth="235" />
   <frequency preferredWidth="218" />
  </columns>
 </clocktable>
 <window width="1100" height="791" x="483" y="93" />
 <library
   expandedCategories="Library/Qsys Interconnect/Memory-Mapped,Project,Library,Library/Memories and Memory Controllers/External Memory Interfaces/Pattern Generators,Library/Interface Protocols,Library/Memories and Memory Controllers,Library/Interface Protocols/PCI,Library/Memories and Memory Controllers/External Memory Interfaces,Library/Qsys Interconnect" />
 <hdlexample language="VERILOG" />
 <generation simulation="VERILOG" testbench_system="STANDARD" />
</preferences>
