
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={4,rS,rT,offset}                       Premise(F2)
	S3= ICache[addr]={4,rS,rT,offset}                           Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.CIA=>ALU.A                                           Premise(F4)
	S7= SEXT.Out=>ALU.B                                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= A_MEM.Out=>A_WB.In                                     Premise(F9)
	S12= FU.OutID2=>B_EX.In                                     Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= A_EX.Out=>CMPU.A                                       Premise(F12)
	S15= B_EX.Out=>CMPU.B                                       Premise(F13)
	S16= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F14)
	S17= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F15)
	S18= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F16)
	S19= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F17)
	S20= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F18)
	S21= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F19)
	S22= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F20)
	S23= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F21)
	S24= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F23)
	S26= FU.Bub_ID=>CU_ID.Bub                                   Premise(F24)
	S27= FU.Halt_ID=>CU_ID.Halt                                 Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F27)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F28)
	S31= FU.Halt_IF=>CU_IF.Halt                                 Premise(F29)
	S32= ICache.Hit=>CU_IF.ICacheHit                            Premise(F30)
	S33= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F31)
	S34= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F32)
	S35= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F33)
	S36= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F34)
	S37= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F35)
	S38= ConditionReg_MEM.Out=>CU_MEM.zero                      Premise(F36)
	S39= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F37)
	S40= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F38)
	S41= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F39)
	S42= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F40)
	S43= CMPU.zero=>ConditionReg_MEM.In                         Premise(F41)
	S44= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F42)
	S45= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F43)
	S46= ICache.Hit=>FU.ICacheHit                               Premise(F44)
	S47= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F45)
	S48= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F46)
	S49= IR_EX.Out=>FU.IR_EX                                    Premise(F47)
	S50= IR_ID.Out=>FU.IR_ID                                    Premise(F48)
	S51= IR_MEM.Out=>FU.IR_MEM                                  Premise(F49)
	S52= IR_WB.Out=>FU.IR_WB                                    Premise(F50)
	S53= GPR.Rdata1=>FU.InID1                                   Premise(F51)
	S54= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F52)
	S55= GPR.Rdata2=>FU.InID2                                   Premise(F53)
	S56= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F54)
	S57= IR_ID.Out25_21=>GPR.RReg1                              Premise(F55)
	S58= IR_ID.Out20_16=>GPR.RReg2                              Premise(F56)
	S59= IMMU.Addr=>IAddrReg.In                                 Premise(F57)
	S60= PC.Out=>ICache.IEA                                     Premise(F58)
	S61= ICache.IEA=addr                                        Path(S5,S60)
	S62= ICache.Hit=ICacheHit(addr)                             ICache-Search(S61)
	S63= ICache.Out={4,rS,rT,offset}                            ICache-Search(S61,S3)
	S64= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S62,S32)
	S65= FU.ICacheHit=ICacheHit(addr)                           Path(S62,S46)
	S66= ICache.Out=>ICacheReg.In                               Premise(F59)
	S67= ICacheReg.In={4,rS,rT,offset}                          Path(S63,S66)
	S68= PC.Out=>IMMU.IEA                                       Premise(F60)
	S69= IMMU.IEA=addr                                          Path(S5,S68)
	S70= CP0.ASID=>IMMU.PID                                     Premise(F61)
	S71= IMMU.PID=pid                                           Path(S4,S70)
	S72= IMMU.Addr={pid,addr}                                   IMMU-Search(S71,S69)
	S73= IAddrReg.In={pid,addr}                                 Path(S72,S59)
	S74= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S71,S69)
	S75= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S74,S33)
	S76= IR_MEM.Out=>IR_DMMU1.In                                Premise(F62)
	S77= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F63)
	S78= IR_ID.Out=>IR_EX.In                                    Premise(F64)
	S79= ICache.Out=>IR_ID.In                                   Premise(F65)
	S80= IR_ID.In={4,rS,rT,offset}                              Path(S63,S79)
	S81= ICache.Out=>IR_IMMU.In                                 Premise(F66)
	S82= IR_IMMU.In={4,rS,rT,offset}                            Path(S63,S81)
	S83= IR_EX.Out=>IR_MEM.In                                   Premise(F67)
	S84= IR_DMMU2.Out=>IR_WB.In                                 Premise(F68)
	S85= IR_MEM.Out=>IR_WB.In                                   Premise(F69)
	S86= ALUOut_MEM.Out=>PC.In                                  Premise(F70)
	S87= IR_EX.Out15_0=>SEXT.In                                 Premise(F71)
	S88= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F72)
	S89= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F73)
	S90= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F74)
	S91= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F75)
	S92= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F76)
	S93= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F77)
	S94= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F78)
	S95= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F79)
	S96= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F80)
	S97= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F81)
	S98= IR_EX.Out31_26=>CU_EX.Op                               Premise(F82)
	S99= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F83)
	S100= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F84)
	S101= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F85)
	S102= IR_ID.Out31_26=>CU_ID.Op                              Premise(F86)
	S103= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F87)
	S104= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F88)
	S105= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F89)
	S106= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F90)
	S107= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F91)
	S108= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F92)
	S109= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F93)
	S110= IR_WB.Out31_26=>CU_WB.Op                              Premise(F94)
	S111= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F95)
	S112= CtrlPC=0                                              Premise(F96)
	S113= CtrlPCInc=1                                           Premise(F97)
	S114= PC[Out]=addr+4                                        PC-Inc(S1,S112,S113)
	S115= PC[CIA]=addr                                          PC-Inc(S1,S112,S113)
	S116= CtrlALUOut_MEM=0                                      Premise(F98)
	S117= CtrlALUOut_WB=0                                       Premise(F99)
	S118= CtrlA_EX=0                                            Premise(F100)
	S119= CtrlA_MEM=0                                           Premise(F101)
	S120= CtrlA_WB=0                                            Premise(F102)
	S121= CtrlB_EX=0                                            Premise(F103)
	S122= CtrlB_MEM=0                                           Premise(F104)
	S123= CtrlB_WB=0                                            Premise(F105)
	S124= CtrlICache=0                                          Premise(F106)
	S125= ICache[addr]={4,rS,rT,offset}                         ICache-Hold(S3,S124)
	S126= CtrlIMMU=0                                            Premise(F107)
	S127= CtrlConditionReg_MEM=0                                Premise(F108)
	S128= CtrlConditionReg_WB=0                                 Premise(F109)
	S129= CtrlIR_DMMU1=0                                        Premise(F110)
	S130= CtrlIR_DMMU2=0                                        Premise(F111)
	S131= CtrlIR_EX=0                                           Premise(F112)
	S132= CtrlIR_ID=1                                           Premise(F113)
	S133= [IR_ID]={4,rS,rT,offset}                              IR_ID-Write(S80,S132)
	S134= CtrlIR_IMMU=0                                         Premise(F114)
	S135= CtrlIR_MEM=0                                          Premise(F115)
	S136= CtrlIR_WB=0                                           Premise(F116)
	S137= CtrlGPR=0                                             Premise(F117)
	S138= CtrlIAddrReg=0                                        Premise(F118)
	S139= CtrlIMem=0                                            Premise(F119)
	S140= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S2,S139)
	S141= CtrlICacheReg=0                                       Premise(F120)
	S142= CtrlASIDIn=0                                          Premise(F121)
	S143= CtrlCP0=0                                             Premise(F122)
	S144= CP0[ASID]=pid                                         CP0-Hold(S0,S143)
	S145= CtrlEPCIn=0                                           Premise(F123)
	S146= CtrlExCodeIn=0                                        Premise(F124)
	S147= CtrlIRMux=0                                           Premise(F125)
	S148= GPR[rS]=a                                             Premise(F126)
	S149= GPR[rT]=b                                             Premise(F127)

ID	S150= PC.Out=addr+4                                         PC-Out(S114)
	S151= PC.CIA=addr                                           PC-Out(S115)
	S152= PC.CIA31_28=addr[31:28]                               PC-Out(S115)
	S153= IR_ID.Out={4,rS,rT,offset}                            IR-Out(S133)
	S154= IR_ID.Out31_26=4                                      IR-Out(S133)
	S155= IR_ID.Out25_21=rS                                     IR-Out(S133)
	S156= IR_ID.Out20_16=rT                                     IR-Out(S133)
	S157= IR_ID.Out15_0=offset                                  IR-Out(S133)
	S158= CP0.ASID=pid                                          CP0-Read-ASID(S144)
	S159= PC.CIA=>ALU.A                                         Premise(F250)
	S160= ALU.A=addr                                            Path(S151,S159)
	S161= SEXT.Out=>ALU.B                                       Premise(F251)
	S162= ALU.Out=>ALUOut_MEM.In                                Premise(F252)
	S163= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F253)
	S164= FU.OutID1=>A_EX.In                                    Premise(F254)
	S165= A_MEM.Out=>A_WB.In                                    Premise(F255)
	S166= FU.OutID2=>B_EX.In                                    Premise(F256)
	S167= B_MEM.Out=>B_WB.In                                    Premise(F257)
	S168= A_EX.Out=>CMPU.A                                      Premise(F258)
	S169= B_EX.Out=>CMPU.B                                      Premise(F259)
	S170= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F260)
	S171= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F261)
	S172= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F262)
	S173= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F263)
	S174= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F264)
	S175= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F265)
	S176= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F266)
	S177= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F267)
	S178= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F268)
	S179= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F269)
	S180= FU.Bub_ID=>CU_ID.Bub                                  Premise(F270)
	S181= FU.Halt_ID=>CU_ID.Halt                                Premise(F271)
	S182= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F272)
	S183= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F273)
	S184= FU.Bub_IF=>CU_IF.Bub                                  Premise(F274)
	S185= FU.Halt_IF=>CU_IF.Halt                                Premise(F275)
	S186= ICache.Hit=>CU_IF.ICacheHit                           Premise(F276)
	S187= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F277)
	S188= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F278)
	S189= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F279)
	S190= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F280)
	S191= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F281)
	S192= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F282)
	S193= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F283)
	S194= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F284)
	S195= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F285)
	S196= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F286)
	S197= CMPU.zero=>ConditionReg_MEM.In                        Premise(F287)
	S198= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F288)
	S199= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F289)
	S200= ICache.Hit=>FU.ICacheHit                              Premise(F290)
	S201= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F291)
	S202= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F292)
	S203= IR_EX.Out=>FU.IR_EX                                   Premise(F293)
	S204= IR_ID.Out=>FU.IR_ID                                   Premise(F294)
	S205= FU.IR_ID={4,rS,rT,offset}                             Path(S153,S204)
	S206= IR_MEM.Out=>FU.IR_MEM                                 Premise(F295)
	S207= IR_WB.Out=>FU.IR_WB                                   Premise(F296)
	S208= GPR.Rdata1=>FU.InID1                                  Premise(F297)
	S209= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F298)
	S210= FU.InID1_RReg=rS                                      Path(S155,S209)
	S211= GPR.Rdata2=>FU.InID2                                  Premise(F299)
	S212= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F300)
	S213= FU.InID2_RReg=rT                                      Path(S156,S212)
	S214= IR_ID.Out25_21=>GPR.RReg1                             Premise(F301)
	S215= GPR.RReg1=rS                                          Path(S155,S214)
	S216= GPR.Rdata1=a                                          GPR-Read(S215,S148)
	S217= FU.InID1=a                                            Path(S216,S208)
	S218= FU.OutID1=FU(a)                                       FU-Forward(S217)
	S219= A_EX.In=FU(a)                                         Path(S218,S164)
	S220= IR_ID.Out20_16=>GPR.RReg2                             Premise(F302)
	S221= GPR.RReg2=rT                                          Path(S156,S220)
	S222= GPR.Rdata2=b                                          GPR-Read(S221,S149)
	S223= FU.InID2=b                                            Path(S222,S211)
	S224= FU.OutID2=FU(b)                                       FU-Forward(S223)
	S225= B_EX.In=FU(b)                                         Path(S224,S166)
	S226= IMMU.Addr=>IAddrReg.In                                Premise(F303)
	S227= PC.Out=>ICache.IEA                                    Premise(F304)
	S228= ICache.IEA=addr+4                                     Path(S150,S227)
	S229= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S228)
	S230= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S229,S186)
	S231= FU.ICacheHit=ICacheHit(addr+4)                        Path(S229,S200)
	S232= ICache.Out=>ICacheReg.In                              Premise(F305)
	S233= PC.Out=>IMMU.IEA                                      Premise(F306)
	S234= IMMU.IEA=addr+4                                       Path(S150,S233)
	S235= CP0.ASID=>IMMU.PID                                    Premise(F307)
	S236= IMMU.PID=pid                                          Path(S158,S235)
	S237= IMMU.Addr={pid,addr+4}                                IMMU-Search(S236,S234)
	S238= IAddrReg.In={pid,addr+4}                              Path(S237,S226)
	S239= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S236,S234)
	S240= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S239,S187)
	S241= IR_MEM.Out=>IR_DMMU1.In                               Premise(F308)
	S242= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F309)
	S243= IR_ID.Out=>IR_EX.In                                   Premise(F310)
	S244= IR_EX.In={4,rS,rT,offset}                             Path(S153,S243)
	S245= ICache.Out=>IR_ID.In                                  Premise(F311)
	S246= ICache.Out=>IR_IMMU.In                                Premise(F312)
	S247= IR_EX.Out=>IR_MEM.In                                  Premise(F313)
	S248= IR_DMMU2.Out=>IR_WB.In                                Premise(F314)
	S249= IR_MEM.Out=>IR_WB.In                                  Premise(F315)
	S250= ALUOut_MEM.Out=>PC.In                                 Premise(F316)
	S251= IR_EX.Out15_0=>SEXT.In                                Premise(F317)
	S252= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F318)
	S253= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F319)
	S254= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F320)
	S255= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F321)
	S256= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F322)
	S257= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F323)
	S258= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F324)
	S259= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F325)
	S260= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F326)
	S261= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F327)
	S262= IR_EX.Out31_26=>CU_EX.Op                              Premise(F328)
	S263= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F329)
	S264= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F330)
	S265= CU_ID.IRFunc1=rT                                      Path(S156,S264)
	S266= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F331)
	S267= CU_ID.IRFunc2=rS                                      Path(S155,S266)
	S268= IR_ID.Out31_26=>CU_ID.Op                              Premise(F332)
	S269= CU_ID.Op=4                                            Path(S154,S268)
	S270= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F333)
	S271= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F334)
	S272= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F335)
	S273= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F336)
	S274= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F337)
	S275= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F338)
	S276= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F339)
	S277= IR_WB.Out31_26=>CU_WB.Op                              Premise(F340)
	S278= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F341)
	S279= CtrlPC=0                                              Premise(F342)
	S280= CtrlPCInc=0                                           Premise(F343)
	S281= PC[CIA]=addr                                          PC-Hold(S115,S280)
	S282= PC[Out]=addr+4                                        PC-Hold(S114,S279,S280)
	S283= CtrlALUOut_MEM=0                                      Premise(F344)
	S284= CtrlALUOut_WB=0                                       Premise(F345)
	S285= CtrlA_EX=1                                            Premise(F346)
	S286= [A_EX]=FU(a)                                          A_EX-Write(S219,S285)
	S287= CtrlA_MEM=0                                           Premise(F347)
	S288= CtrlA_WB=0                                            Premise(F348)
	S289= CtrlB_EX=1                                            Premise(F349)
	S290= [B_EX]=FU(b)                                          B_EX-Write(S225,S289)
	S291= CtrlB_MEM=0                                           Premise(F350)
	S292= CtrlB_WB=0                                            Premise(F351)
	S293= CtrlICache=0                                          Premise(F352)
	S294= ICache[addr]={4,rS,rT,offset}                         ICache-Hold(S125,S293)
	S295= CtrlIMMU=0                                            Premise(F353)
	S296= CtrlConditionReg_MEM=0                                Premise(F354)
	S297= CtrlConditionReg_WB=0                                 Premise(F355)
	S298= CtrlIR_DMMU1=0                                        Premise(F356)
	S299= CtrlIR_DMMU2=0                                        Premise(F357)
	S300= CtrlIR_EX=1                                           Premise(F358)
	S301= [IR_EX]={4,rS,rT,offset}                              IR_EX-Write(S244,S300)
	S302= CtrlIR_ID=0                                           Premise(F359)
	S303= [IR_ID]={4,rS,rT,offset}                              IR_ID-Hold(S133,S302)
	S304= CtrlIR_IMMU=0                                         Premise(F360)
	S305= CtrlIR_MEM=0                                          Premise(F361)
	S306= CtrlIR_WB=0                                           Premise(F362)
	S307= CtrlGPR=0                                             Premise(F363)
	S308= GPR[rS]=a                                             GPR-Hold(S148,S307)
	S309= GPR[rT]=b                                             GPR-Hold(S149,S307)
	S310= CtrlIAddrReg=0                                        Premise(F364)
	S311= CtrlIMem=0                                            Premise(F365)
	S312= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S140,S311)
	S313= CtrlICacheReg=0                                       Premise(F366)
	S314= CtrlASIDIn=0                                          Premise(F367)
	S315= CtrlCP0=0                                             Premise(F368)
	S316= CP0[ASID]=pid                                         CP0-Hold(S144,S315)
	S317= CtrlEPCIn=0                                           Premise(F369)
	S318= CtrlExCodeIn=0                                        Premise(F370)
	S319= CtrlIRMux=0                                           Premise(F371)

EX	S320= PC.CIA=addr                                           PC-Out(S281)
	S321= PC.CIA31_28=addr[31:28]                               PC-Out(S281)
	S322= PC.Out=addr+4                                         PC-Out(S282)
	S323= A_EX.Out=FU(a)                                        A_EX-Out(S286)
	S324= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S286)
	S325= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S286)
	S326= B_EX.Out=FU(b)                                        B_EX-Out(S290)
	S327= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S290)
	S328= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S290)
	S329= IR_EX.Out={4,rS,rT,offset}                            IR_EX-Out(S301)
	S330= IR_EX.Out31_26=4                                      IR_EX-Out(S301)
	S331= IR_EX.Out25_21=rS                                     IR_EX-Out(S301)
	S332= IR_EX.Out20_16=rT                                     IR_EX-Out(S301)
	S333= IR_EX.Out15_0=offset                                  IR_EX-Out(S301)
	S334= IR_ID.Out={4,rS,rT,offset}                            IR-Out(S303)
	S335= IR_ID.Out31_26=4                                      IR-Out(S303)
	S336= IR_ID.Out25_21=rS                                     IR-Out(S303)
	S337= IR_ID.Out20_16=rT                                     IR-Out(S303)
	S338= IR_ID.Out15_0=offset                                  IR-Out(S303)
	S339= CP0.ASID=pid                                          CP0-Read-ASID(S316)
	S340= PC.CIA=>ALU.A                                         Premise(F372)
	S341= ALU.A=addr                                            Path(S320,S340)
	S342= SEXT.Out=>ALU.B                                       Premise(F373)
	S343= ALU.Func=6'b010010                                    Premise(F374)
	S344= ALU.Out=>ALUOut_MEM.In                                Premise(F375)
	S345= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F376)
	S346= FU.OutID1=>A_EX.In                                    Premise(F377)
	S347= A_MEM.Out=>A_WB.In                                    Premise(F378)
	S348= FU.OutID2=>B_EX.In                                    Premise(F379)
	S349= B_MEM.Out=>B_WB.In                                    Premise(F380)
	S350= A_EX.Out=>CMPU.A                                      Premise(F381)
	S351= CMPU.A=FU(a)                                          Path(S323,S350)
	S352= B_EX.Out=>CMPU.B                                      Premise(F382)
	S353= CMPU.B=FU(b)                                          Path(S326,S352)
	S354= CMPU.Func=6'b000011                                   Premise(F383)
	S355= CMPU.Out=CompareS(FU(a),FU(b))                        CMPU-CMPS(S351,S353)
	S356= CMPU.zero=CompareS(FU(a),FU(b))                       CMPU-CMPS(S351,S353)
	S357= CMPU.gt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S351,S353)
	S358= CMPU.lt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S351,S353)
	S359= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F384)
	S360= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F385)
	S361= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F386)
	S362= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F387)
	S363= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F388)
	S364= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F389)
	S365= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F390)
	S366= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F391)
	S367= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F392)
	S368= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F393)
	S369= FU.Bub_ID=>CU_ID.Bub                                  Premise(F394)
	S370= FU.Halt_ID=>CU_ID.Halt                                Premise(F395)
	S371= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F396)
	S372= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F397)
	S373= FU.Bub_IF=>CU_IF.Bub                                  Premise(F398)
	S374= FU.Halt_IF=>CU_IF.Halt                                Premise(F399)
	S375= ICache.Hit=>CU_IF.ICacheHit                           Premise(F400)
	S376= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F401)
	S377= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F402)
	S378= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F403)
	S379= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F404)
	S380= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F405)
	S381= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F406)
	S382= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F407)
	S383= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F408)
	S384= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F409)
	S385= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F410)
	S386= CMPU.zero=>ConditionReg_MEM.In                        Premise(F411)
	S387= ConditionReg_MEM.In=CompareS(FU(a),FU(b))             Path(S356,S386)
	S388= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F412)
	S389= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F413)
	S390= ICache.Hit=>FU.ICacheHit                              Premise(F414)
	S391= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F415)
	S392= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F416)
	S393= IR_EX.Out=>FU.IR_EX                                   Premise(F417)
	S394= FU.IR_EX={4,rS,rT,offset}                             Path(S329,S393)
	S395= IR_ID.Out=>FU.IR_ID                                   Premise(F418)
	S396= FU.IR_ID={4,rS,rT,offset}                             Path(S334,S395)
	S397= IR_MEM.Out=>FU.IR_MEM                                 Premise(F419)
	S398= IR_WB.Out=>FU.IR_WB                                   Premise(F420)
	S399= FU.InEX_WReg=5'b00000                                 Premise(F421)
	S400= GPR.Rdata1=>FU.InID1                                  Premise(F422)
	S401= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F423)
	S402= FU.InID1_RReg=rS                                      Path(S336,S401)
	S403= GPR.Rdata2=>FU.InID2                                  Premise(F424)
	S404= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F425)
	S405= FU.InID2_RReg=rT                                      Path(S337,S404)
	S406= IR_ID.Out25_21=>GPR.RReg1                             Premise(F426)
	S407= GPR.RReg1=rS                                          Path(S336,S406)
	S408= GPR.Rdata1=a                                          GPR-Read(S407,S308)
	S409= FU.InID1=a                                            Path(S408,S400)
	S410= FU.OutID1=FU(a)                                       FU-Forward(S409)
	S411= A_EX.In=FU(a)                                         Path(S410,S346)
	S412= IR_ID.Out20_16=>GPR.RReg2                             Premise(F427)
	S413= GPR.RReg2=rT                                          Path(S337,S412)
	S414= GPR.Rdata2=b                                          GPR-Read(S413,S309)
	S415= FU.InID2=b                                            Path(S414,S403)
	S416= FU.OutID2=FU(b)                                       FU-Forward(S415)
	S417= B_EX.In=FU(b)                                         Path(S416,S348)
	S418= IMMU.Addr=>IAddrReg.In                                Premise(F428)
	S419= PC.Out=>ICache.IEA                                    Premise(F429)
	S420= ICache.IEA=addr+4                                     Path(S322,S419)
	S421= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S420)
	S422= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S421,S375)
	S423= FU.ICacheHit=ICacheHit(addr+4)                        Path(S421,S390)
	S424= ICache.Out=>ICacheReg.In                              Premise(F430)
	S425= PC.Out=>IMMU.IEA                                      Premise(F431)
	S426= IMMU.IEA=addr+4                                       Path(S322,S425)
	S427= CP0.ASID=>IMMU.PID                                    Premise(F432)
	S428= IMMU.PID=pid                                          Path(S339,S427)
	S429= IMMU.Addr={pid,addr+4}                                IMMU-Search(S428,S426)
	S430= IAddrReg.In={pid,addr+4}                              Path(S429,S418)
	S431= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S428,S426)
	S432= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S431,S376)
	S433= IR_MEM.Out=>IR_DMMU1.In                               Premise(F433)
	S434= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F434)
	S435= IR_ID.Out=>IR_EX.In                                   Premise(F435)
	S436= IR_EX.In={4,rS,rT,offset}                             Path(S334,S435)
	S437= ICache.Out=>IR_ID.In                                  Premise(F436)
	S438= ICache.Out=>IR_IMMU.In                                Premise(F437)
	S439= IR_EX.Out=>IR_MEM.In                                  Premise(F438)
	S440= IR_MEM.In={4,rS,rT,offset}                            Path(S329,S439)
	S441= IR_DMMU2.Out=>IR_WB.In                                Premise(F439)
	S442= IR_MEM.Out=>IR_WB.In                                  Premise(F440)
	S443= ALUOut_MEM.Out=>PC.In                                 Premise(F441)
	S444= IR_EX.Out15_0=>SEXT.In                                Premise(F442)
	S445= SEXT.In=offset                                        Path(S333,S444)
	S446= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S445)
	S447= ALU.B={14{offset[15]},offset,2{0}}                    Path(S446,S342)
	S448= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S341,S447)
	S449= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S448,S344)
	S450= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S341,S447)
	S451= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S341,S447)
	S452= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S341,S447)
	S453= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S341,S447)
	S454= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F443)
	S455= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F444)
	S456= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F445)
	S457= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F446)
	S458= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F447)
	S459= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F448)
	S460= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F449)
	S461= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F450)
	S462= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F451)
	S463= CU_EX.IRFunc1=rT                                      Path(S332,S462)
	S464= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F452)
	S465= CU_EX.IRFunc2=rS                                      Path(S331,S464)
	S466= IR_EX.Out31_26=>CU_EX.Op                              Premise(F453)
	S467= CU_EX.Op=4                                            Path(S330,S466)
	S468= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F454)
	S469= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F455)
	S470= CU_ID.IRFunc1=rT                                      Path(S337,S469)
	S471= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F456)
	S472= CU_ID.IRFunc2=rS                                      Path(S336,S471)
	S473= IR_ID.Out31_26=>CU_ID.Op                              Premise(F457)
	S474= CU_ID.Op=4                                            Path(S335,S473)
	S475= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F458)
	S476= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F459)
	S477= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F460)
	S478= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F461)
	S479= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F462)
	S480= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F463)
	S481= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F464)
	S482= IR_WB.Out31_26=>CU_WB.Op                              Premise(F465)
	S483= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F466)
	S484= CtrlPC=0                                              Premise(F467)
	S485= CtrlPCInc=0                                           Premise(F468)
	S486= PC[CIA]=addr                                          PC-Hold(S281,S485)
	S487= PC[Out]=addr+4                                        PC-Hold(S282,S484,S485)
	S488= CtrlALUOut_MEM=1                                      Premise(F469)
	S489= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S449,S488)
	S490= CtrlALUOut_WB=0                                       Premise(F470)
	S491= CtrlA_EX=0                                            Premise(F471)
	S492= [A_EX]=FU(a)                                          A_EX-Hold(S286,S491)
	S493= CtrlA_MEM=0                                           Premise(F472)
	S494= CtrlA_WB=0                                            Premise(F473)
	S495= CtrlB_EX=0                                            Premise(F474)
	S496= [B_EX]=FU(b)                                          B_EX-Hold(S290,S495)
	S497= CtrlB_MEM=0                                           Premise(F475)
	S498= CtrlB_WB=0                                            Premise(F476)
	S499= CtrlICache=0                                          Premise(F477)
	S500= ICache[addr]={4,rS,rT,offset}                         ICache-Hold(S294,S499)
	S501= CtrlIMMU=0                                            Premise(F478)
	S502= CtrlConditionReg_MEM=1                                Premise(F479)
	S503= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Write(S387,S502)
	S504= CtrlConditionReg_WB=0                                 Premise(F480)
	S505= CtrlIR_DMMU1=0                                        Premise(F481)
	S506= CtrlIR_DMMU2=0                                        Premise(F482)
	S507= CtrlIR_EX=0                                           Premise(F483)
	S508= [IR_EX]={4,rS,rT,offset}                              IR_EX-Hold(S301,S507)
	S509= CtrlIR_ID=0                                           Premise(F484)
	S510= [IR_ID]={4,rS,rT,offset}                              IR_ID-Hold(S303,S509)
	S511= CtrlIR_IMMU=0                                         Premise(F485)
	S512= CtrlIR_MEM=1                                          Premise(F486)
	S513= [IR_MEM]={4,rS,rT,offset}                             IR_MEM-Write(S440,S512)
	S514= CtrlIR_WB=0                                           Premise(F487)
	S515= CtrlGPR=0                                             Premise(F488)
	S516= GPR[rS]=a                                             GPR-Hold(S308,S515)
	S517= GPR[rT]=b                                             GPR-Hold(S309,S515)
	S518= CtrlIAddrReg=0                                        Premise(F489)
	S519= CtrlIMem=0                                            Premise(F490)
	S520= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S312,S519)
	S521= CtrlICacheReg=0                                       Premise(F491)
	S522= CtrlASIDIn=0                                          Premise(F492)
	S523= CtrlCP0=0                                             Premise(F493)
	S524= CP0[ASID]=pid                                         CP0-Hold(S316,S523)
	S525= CtrlEPCIn=0                                           Premise(F494)
	S526= CtrlExCodeIn=0                                        Premise(F495)
	S527= CtrlIRMux=0                                           Premise(F496)

MEM	S528= PC.CIA=addr                                           PC-Out(S486)
	S529= PC.CIA31_28=addr[31:28]                               PC-Out(S486)
	S530= PC.Out=addr+4                                         PC-Out(S487)
	S531= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S489)
	S532= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S489)
	S533= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S489)
	S534= A_EX.Out=FU(a)                                        A_EX-Out(S492)
	S535= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S492)
	S536= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S492)
	S537= B_EX.Out=FU(b)                                        B_EX-Out(S496)
	S538= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S496)
	S539= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S496)
	S540= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S503)
	S541= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S503)
	S542= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S503)
	S543= IR_EX.Out={4,rS,rT,offset}                            IR_EX-Out(S508)
	S544= IR_EX.Out31_26=4                                      IR_EX-Out(S508)
	S545= IR_EX.Out25_21=rS                                     IR_EX-Out(S508)
	S546= IR_EX.Out20_16=rT                                     IR_EX-Out(S508)
	S547= IR_EX.Out15_0=offset                                  IR_EX-Out(S508)
	S548= IR_ID.Out={4,rS,rT,offset}                            IR-Out(S510)
	S549= IR_ID.Out31_26=4                                      IR-Out(S510)
	S550= IR_ID.Out25_21=rS                                     IR-Out(S510)
	S551= IR_ID.Out20_16=rT                                     IR-Out(S510)
	S552= IR_ID.Out15_0=offset                                  IR-Out(S510)
	S553= IR_MEM.Out={4,rS,rT,offset}                           IR_MEM-Out(S513)
	S554= IR_MEM.Out31_26=4                                     IR_MEM-Out(S513)
	S555= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S513)
	S556= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S513)
	S557= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S513)
	S558= CP0.ASID=pid                                          CP0-Read-ASID(S524)
	S559= PC.CIA=>ALU.A                                         Premise(F497)
	S560= ALU.A=addr                                            Path(S528,S559)
	S561= SEXT.Out=>ALU.B                                       Premise(F498)
	S562= ALU.Out=>ALUOut_MEM.In                                Premise(F499)
	S563= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F500)
	S564= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S531,S563)
	S565= FU.OutID1=>A_EX.In                                    Premise(F501)
	S566= A_MEM.Out=>A_WB.In                                    Premise(F502)
	S567= FU.OutID2=>B_EX.In                                    Premise(F503)
	S568= B_MEM.Out=>B_WB.In                                    Premise(F504)
	S569= A_EX.Out=>CMPU.A                                      Premise(F505)
	S570= CMPU.A=FU(a)                                          Path(S534,S569)
	S571= B_EX.Out=>CMPU.B                                      Premise(F506)
	S572= CMPU.B=FU(b)                                          Path(S537,S571)
	S573= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F507)
	S574= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F508)
	S575= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F509)
	S576= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F510)
	S577= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F511)
	S578= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F512)
	S579= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F513)
	S580= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F514)
	S581= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F515)
	S582= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F516)
	S583= FU.Bub_ID=>CU_ID.Bub                                  Premise(F517)
	S584= FU.Halt_ID=>CU_ID.Halt                                Premise(F518)
	S585= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F519)
	S586= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F520)
	S587= FU.Bub_IF=>CU_IF.Bub                                  Premise(F521)
	S588= FU.Halt_IF=>CU_IF.Halt                                Premise(F522)
	S589= ICache.Hit=>CU_IF.ICacheHit                           Premise(F523)
	S590= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F524)
	S591= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F525)
	S592= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F526)
	S593= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F527)
	S594= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F528)
	S595= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F529)
	S596= CU_MEM.zero=CompareS(FU(a),FU(b))                     Path(S540,S595)
	S597= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F530)
	S598= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F531)
	S599= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F532)
	S600= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F533)
	S601= CMPU.zero=>ConditionReg_MEM.In                        Premise(F534)
	S602= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F535)
	S603= ConditionReg_WB.In=CompareS(FU(a),FU(b))              Path(S540,S602)
	S604= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F536)
	S605= ICache.Hit=>FU.ICacheHit                              Premise(F537)
	S606= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F538)
	S607= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F539)
	S608= IR_EX.Out=>FU.IR_EX                                   Premise(F540)
	S609= FU.IR_EX={4,rS,rT,offset}                             Path(S543,S608)
	S610= IR_ID.Out=>FU.IR_ID                                   Premise(F541)
	S611= FU.IR_ID={4,rS,rT,offset}                             Path(S548,S610)
	S612= IR_MEM.Out=>FU.IR_MEM                                 Premise(F542)
	S613= FU.IR_MEM={4,rS,rT,offset}                            Path(S553,S612)
	S614= IR_WB.Out=>FU.IR_WB                                   Premise(F543)
	S615= GPR.Rdata1=>FU.InID1                                  Premise(F544)
	S616= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F545)
	S617= FU.InID1_RReg=rS                                      Path(S550,S616)
	S618= GPR.Rdata2=>FU.InID2                                  Premise(F546)
	S619= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F547)
	S620= FU.InID2_RReg=rT                                      Path(S551,S619)
	S621= FU.InMEM_WReg=5'b00000                                Premise(F548)
	S622= IR_ID.Out25_21=>GPR.RReg1                             Premise(F549)
	S623= GPR.RReg1=rS                                          Path(S550,S622)
	S624= GPR.Rdata1=a                                          GPR-Read(S623,S516)
	S625= FU.InID1=a                                            Path(S624,S615)
	S626= FU.OutID1=FU(a)                                       FU-Forward(S625)
	S627= A_EX.In=FU(a)                                         Path(S626,S565)
	S628= IR_ID.Out20_16=>GPR.RReg2                             Premise(F550)
	S629= GPR.RReg2=rT                                          Path(S551,S628)
	S630= GPR.Rdata2=b                                          GPR-Read(S629,S517)
	S631= FU.InID2=b                                            Path(S630,S618)
	S632= FU.OutID2=FU(b)                                       FU-Forward(S631)
	S633= B_EX.In=FU(b)                                         Path(S632,S567)
	S634= IMMU.Addr=>IAddrReg.In                                Premise(F551)
	S635= PC.Out=>ICache.IEA                                    Premise(F552)
	S636= ICache.IEA=addr+4                                     Path(S530,S635)
	S637= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S636)
	S638= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S637,S589)
	S639= FU.ICacheHit=ICacheHit(addr+4)                        Path(S637,S605)
	S640= ICache.Out=>ICacheReg.In                              Premise(F553)
	S641= PC.Out=>IMMU.IEA                                      Premise(F554)
	S642= IMMU.IEA=addr+4                                       Path(S530,S641)
	S643= CP0.ASID=>IMMU.PID                                    Premise(F555)
	S644= IMMU.PID=pid                                          Path(S558,S643)
	S645= IMMU.Addr={pid,addr+4}                                IMMU-Search(S644,S642)
	S646= IAddrReg.In={pid,addr+4}                              Path(S645,S634)
	S647= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S644,S642)
	S648= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S647,S590)
	S649= IR_MEM.Out=>IR_DMMU1.In                               Premise(F556)
	S650= IR_DMMU1.In={4,rS,rT,offset}                          Path(S553,S649)
	S651= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F557)
	S652= IR_ID.Out=>IR_EX.In                                   Premise(F558)
	S653= IR_EX.In={4,rS,rT,offset}                             Path(S548,S652)
	S654= ICache.Out=>IR_ID.In                                  Premise(F559)
	S655= ICache.Out=>IR_IMMU.In                                Premise(F560)
	S656= IR_EX.Out=>IR_MEM.In                                  Premise(F561)
	S657= IR_MEM.In={4,rS,rT,offset}                            Path(S543,S656)
	S658= IR_DMMU2.Out=>IR_WB.In                                Premise(F562)
	S659= IR_MEM.Out=>IR_WB.In                                  Premise(F563)
	S660= IR_WB.In={4,rS,rT,offset}                             Path(S553,S659)
	S661= ALUOut_MEM.Out=>PC.In                                 Premise(F564)
	S662= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S531,S661)
	S663= IR_EX.Out15_0=>SEXT.In                                Premise(F565)
	S664= SEXT.In=offset                                        Path(S547,S663)
	S665= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S664)
	S666= ALU.B={14{offset[15]},offset,2{0}}                    Path(S665,S561)
	S667= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F566)
	S668= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F567)
	S669= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F568)
	S670= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F569)
	S671= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F570)
	S672= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F571)
	S673= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F572)
	S674= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F573)
	S675= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F574)
	S676= CU_EX.IRFunc1=rT                                      Path(S546,S675)
	S677= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F575)
	S678= CU_EX.IRFunc2=rS                                      Path(S545,S677)
	S679= IR_EX.Out31_26=>CU_EX.Op                              Premise(F576)
	S680= CU_EX.Op=4                                            Path(S544,S679)
	S681= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F577)
	S682= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F578)
	S683= CU_ID.IRFunc1=rT                                      Path(S551,S682)
	S684= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F579)
	S685= CU_ID.IRFunc2=rS                                      Path(S550,S684)
	S686= IR_ID.Out31_26=>CU_ID.Op                              Premise(F580)
	S687= CU_ID.Op=4                                            Path(S549,S686)
	S688= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F581)
	S689= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F582)
	S690= CU_MEM.IRFunc1=rT                                     Path(S556,S689)
	S691= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F583)
	S692= CU_MEM.IRFunc2=rS                                     Path(S555,S691)
	S693= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F584)
	S694= CU_MEM.Op=4                                           Path(S554,S693)
	S695= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F585)
	S696= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F586)
	S697= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F587)
	S698= IR_WB.Out31_26=>CU_WB.Op                              Premise(F588)
	S699= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F589)
	S700= CtrlPC=0                                              Premise(F590)
	S701= CtrlPCInc=0                                           Premise(F591)
	S702= PC[CIA]=addr                                          PC-Hold(S486,S701)
	S703= PC[Out]=addr+4                                        PC-Hold(S487,S700,S701)
	S704= CtrlALUOut_MEM=0                                      Premise(F592)
	S705= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S489,S704)
	S706= CtrlALUOut_WB=1                                       Premise(F593)
	S707= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Write(S564,S706)
	S708= CtrlA_EX=0                                            Premise(F594)
	S709= [A_EX]=FU(a)                                          A_EX-Hold(S492,S708)
	S710= CtrlA_MEM=0                                           Premise(F595)
	S711= CtrlA_WB=1                                            Premise(F596)
	S712= CtrlB_EX=0                                            Premise(F597)
	S713= [B_EX]=FU(b)                                          B_EX-Hold(S496,S712)
	S714= CtrlB_MEM=0                                           Premise(F598)
	S715= CtrlB_WB=1                                            Premise(F599)
	S716= CtrlICache=0                                          Premise(F600)
	S717= ICache[addr]={4,rS,rT,offset}                         ICache-Hold(S500,S716)
	S718= CtrlIMMU=0                                            Premise(F601)
	S719= CtrlConditionReg_MEM=0                                Premise(F602)
	S720= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S503,S719)
	S721= CtrlConditionReg_WB=1                                 Premise(F603)
	S722= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Write(S603,S721)
	S723= CtrlIR_DMMU1=1                                        Premise(F604)
	S724= [IR_DMMU1]={4,rS,rT,offset}                           IR_DMMU1-Write(S650,S723)
	S725= CtrlIR_DMMU2=0                                        Premise(F605)
	S726= CtrlIR_EX=0                                           Premise(F606)
	S727= [IR_EX]={4,rS,rT,offset}                              IR_EX-Hold(S508,S726)
	S728= CtrlIR_ID=0                                           Premise(F607)
	S729= [IR_ID]={4,rS,rT,offset}                              IR_ID-Hold(S510,S728)
	S730= CtrlIR_IMMU=0                                         Premise(F608)
	S731= CtrlIR_MEM=0                                          Premise(F609)
	S732= [IR_MEM]={4,rS,rT,offset}                             IR_MEM-Hold(S513,S731)
	S733= CtrlIR_WB=1                                           Premise(F610)
	S734= [IR_WB]={4,rS,rT,offset}                              IR_WB-Write(S660,S733)
	S735= CtrlGPR=0                                             Premise(F611)
	S736= GPR[rS]=a                                             GPR-Hold(S516,S735)
	S737= GPR[rT]=b                                             GPR-Hold(S517,S735)
	S738= CtrlIAddrReg=0                                        Premise(F612)
	S739= CtrlIMem=0                                            Premise(F613)
	S740= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S520,S739)
	S741= CtrlICacheReg=0                                       Premise(F614)
	S742= CtrlASIDIn=0                                          Premise(F615)
	S743= CtrlCP0=0                                             Premise(F616)
	S744= CP0[ASID]=pid                                         CP0-Hold(S524,S743)
	S745= CtrlEPCIn=0                                           Premise(F617)
	S746= CtrlExCodeIn=0                                        Premise(F618)
	S747= CtrlIRMux=0                                           Premise(F619)

WB	S748= PC.CIA=addr                                           PC-Out(S702)
	S749= PC.CIA31_28=addr[31:28]                               PC-Out(S702)
	S750= PC.Out=addr+4                                         PC-Out(S703)
	S751= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S705)
	S752= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S705)
	S753= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S705)
	S754= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}       ALUOut_WB-Out(S707)
	S755= ALUOut_WB.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_WB-Out(S707)
	S756= ALUOut_WB.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_WB-Out(S707)
	S757= A_EX.Out=FU(a)                                        A_EX-Out(S709)
	S758= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S709)
	S759= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S709)
	S760= B_EX.Out=FU(b)                                        B_EX-Out(S713)
	S761= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S713)
	S762= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S713)
	S763= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S720)
	S764= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S720)
	S765= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S720)
	S766= ConditionReg_WB.Out=CompareS(FU(a),FU(b))             ConditionReg_WB-Out(S722)
	S767= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(b))}[1:0]   ConditionReg_WB-Out(S722)
	S768= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(b))}[4:0]   ConditionReg_WB-Out(S722)
	S769= IR_DMMU1.Out={4,rS,rT,offset}                         IR_DMMU1-Out(S724)
	S770= IR_DMMU1.Out31_26=4                                   IR_DMMU1-Out(S724)
	S771= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S724)
	S772= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S724)
	S773= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S724)
	S774= IR_EX.Out={4,rS,rT,offset}                            IR_EX-Out(S727)
	S775= IR_EX.Out31_26=4                                      IR_EX-Out(S727)
	S776= IR_EX.Out25_21=rS                                     IR_EX-Out(S727)
	S777= IR_EX.Out20_16=rT                                     IR_EX-Out(S727)
	S778= IR_EX.Out15_0=offset                                  IR_EX-Out(S727)
	S779= IR_ID.Out={4,rS,rT,offset}                            IR-Out(S729)
	S780= IR_ID.Out31_26=4                                      IR-Out(S729)
	S781= IR_ID.Out25_21=rS                                     IR-Out(S729)
	S782= IR_ID.Out20_16=rT                                     IR-Out(S729)
	S783= IR_ID.Out15_0=offset                                  IR-Out(S729)
	S784= IR_MEM.Out={4,rS,rT,offset}                           IR_MEM-Out(S732)
	S785= IR_MEM.Out31_26=4                                     IR_MEM-Out(S732)
	S786= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S732)
	S787= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S732)
	S788= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S732)
	S789= IR_WB.Out={4,rS,rT,offset}                            IR-Out(S734)
	S790= IR_WB.Out31_26=4                                      IR-Out(S734)
	S791= IR_WB.Out25_21=rS                                     IR-Out(S734)
	S792= IR_WB.Out20_16=rT                                     IR-Out(S734)
	S793= IR_WB.Out15_0=offset                                  IR-Out(S734)
	S794= CP0.ASID=pid                                          CP0-Read-ASID(S744)
	S795= PC.CIA=>ALU.A                                         Premise(F866)
	S796= ALU.A=addr                                            Path(S748,S795)
	S797= SEXT.Out=>ALU.B                                       Premise(F867)
	S798= ALU.Out=>ALUOut_MEM.In                                Premise(F868)
	S799= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F869)
	S800= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S751,S799)
	S801= FU.OutID1=>A_EX.In                                    Premise(F870)
	S802= A_MEM.Out=>A_WB.In                                    Premise(F871)
	S803= FU.OutID2=>B_EX.In                                    Premise(F872)
	S804= B_MEM.Out=>B_WB.In                                    Premise(F873)
	S805= A_EX.Out=>CMPU.A                                      Premise(F874)
	S806= CMPU.A=FU(a)                                          Path(S757,S805)
	S807= B_EX.Out=>CMPU.B                                      Premise(F875)
	S808= CMPU.B=FU(b)                                          Path(S760,S807)
	S809= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F876)
	S810= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F877)
	S811= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F878)
	S812= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F879)
	S813= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F880)
	S814= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F881)
	S815= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F882)
	S816= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F883)
	S817= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F884)
	S818= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F885)
	S819= FU.Bub_ID=>CU_ID.Bub                                  Premise(F886)
	S820= FU.Halt_ID=>CU_ID.Halt                                Premise(F887)
	S821= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F888)
	S822= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F889)
	S823= FU.Bub_IF=>CU_IF.Bub                                  Premise(F890)
	S824= FU.Halt_IF=>CU_IF.Halt                                Premise(F891)
	S825= ICache.Hit=>CU_IF.ICacheHit                           Premise(F892)
	S826= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F893)
	S827= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F894)
	S828= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F895)
	S829= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F896)
	S830= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F897)
	S831= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F898)
	S832= CU_MEM.zero=CompareS(FU(a),FU(b))                     Path(S763,S831)
	S833= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F899)
	S834= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F900)
	S835= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F901)
	S836= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F902)
	S837= CMPU.zero=>ConditionReg_MEM.In                        Premise(F903)
	S838= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F904)
	S839= ConditionReg_WB.In=CompareS(FU(a),FU(b))              Path(S763,S838)
	S840= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F905)
	S841= ICache.Hit=>FU.ICacheHit                              Premise(F906)
	S842= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F907)
	S843= FU.IR_DMMU1={4,rS,rT,offset}                          Path(S769,S842)
	S844= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F908)
	S845= IR_EX.Out=>FU.IR_EX                                   Premise(F909)
	S846= FU.IR_EX={4,rS,rT,offset}                             Path(S774,S845)
	S847= IR_ID.Out=>FU.IR_ID                                   Premise(F910)
	S848= FU.IR_ID={4,rS,rT,offset}                             Path(S779,S847)
	S849= IR_MEM.Out=>FU.IR_MEM                                 Premise(F911)
	S850= FU.IR_MEM={4,rS,rT,offset}                            Path(S784,S849)
	S851= IR_WB.Out=>FU.IR_WB                                   Premise(F912)
	S852= FU.IR_WB={4,rS,rT,offset}                             Path(S789,S851)
	S853= GPR.Rdata1=>FU.InID1                                  Premise(F913)
	S854= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F914)
	S855= FU.InID1_RReg=rS                                      Path(S781,S854)
	S856= GPR.Rdata2=>FU.InID2                                  Premise(F915)
	S857= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F916)
	S858= FU.InID2_RReg=rT                                      Path(S782,S857)
	S859= FU.InWB_WReg=5'b00000                                 Premise(F917)
	S860= IR_ID.Out25_21=>GPR.RReg1                             Premise(F918)
	S861= GPR.RReg1=rS                                          Path(S781,S860)
	S862= GPR.Rdata1=a                                          GPR-Read(S861,S736)
	S863= FU.InID1=a                                            Path(S862,S853)
	S864= FU.OutID1=FU(a)                                       FU-Forward(S863)
	S865= A_EX.In=FU(a)                                         Path(S864,S801)
	S866= IR_ID.Out20_16=>GPR.RReg2                             Premise(F919)
	S867= GPR.RReg2=rT                                          Path(S782,S866)
	S868= GPR.Rdata2=b                                          GPR-Read(S867,S737)
	S869= FU.InID2=b                                            Path(S868,S856)
	S870= FU.OutID2=FU(b)                                       FU-Forward(S869)
	S871= B_EX.In=FU(b)                                         Path(S870,S803)
	S872= IMMU.Addr=>IAddrReg.In                                Premise(F920)
	S873= PC.Out=>ICache.IEA                                    Premise(F921)
	S874= ICache.IEA=addr+4                                     Path(S750,S873)
	S875= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S874)
	S876= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S875,S825)
	S877= FU.ICacheHit=ICacheHit(addr+4)                        Path(S875,S841)
	S878= ICache.Out=>ICacheReg.In                              Premise(F922)
	S879= PC.Out=>IMMU.IEA                                      Premise(F923)
	S880= IMMU.IEA=addr+4                                       Path(S750,S879)
	S881= CP0.ASID=>IMMU.PID                                    Premise(F924)
	S882= IMMU.PID=pid                                          Path(S794,S881)
	S883= IMMU.Addr={pid,addr+4}                                IMMU-Search(S882,S880)
	S884= IAddrReg.In={pid,addr+4}                              Path(S883,S872)
	S885= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S882,S880)
	S886= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S885,S826)
	S887= IR_MEM.Out=>IR_DMMU1.In                               Premise(F925)
	S888= IR_DMMU1.In={4,rS,rT,offset}                          Path(S784,S887)
	S889= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F926)
	S890= IR_DMMU2.In={4,rS,rT,offset}                          Path(S769,S889)
	S891= IR_ID.Out=>IR_EX.In                                   Premise(F927)
	S892= IR_EX.In={4,rS,rT,offset}                             Path(S779,S891)
	S893= ICache.Out=>IR_ID.In                                  Premise(F928)
	S894= ICache.Out=>IR_IMMU.In                                Premise(F929)
	S895= IR_EX.Out=>IR_MEM.In                                  Premise(F930)
	S896= IR_MEM.In={4,rS,rT,offset}                            Path(S774,S895)
	S897= IR_DMMU2.Out=>IR_WB.In                                Premise(F931)
	S898= IR_MEM.Out=>IR_WB.In                                  Premise(F932)
	S899= IR_WB.In={4,rS,rT,offset}                             Path(S784,S898)
	S900= ALUOut_MEM.Out=>PC.In                                 Premise(F933)
	S901= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S751,S900)
	S902= IR_EX.Out15_0=>SEXT.In                                Premise(F934)
	S903= SEXT.In=offset                                        Path(S778,S902)
	S904= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S903)
	S905= ALU.B={14{offset[15]},offset,2{0}}                    Path(S904,S797)
	S906= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F935)
	S907= CU_DMMU1.IRFunc1=rT                                   Path(S772,S906)
	S908= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F936)
	S909= CU_DMMU1.IRFunc2=rS                                   Path(S771,S908)
	S910= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F937)
	S911= CU_DMMU1.Op=4                                         Path(S770,S910)
	S912= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F938)
	S913= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F939)
	S914= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F940)
	S915= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F941)
	S916= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F942)
	S917= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F943)
	S918= CU_EX.IRFunc1=rT                                      Path(S777,S917)
	S919= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F944)
	S920= CU_EX.IRFunc2=rS                                      Path(S776,S919)
	S921= IR_EX.Out31_26=>CU_EX.Op                              Premise(F945)
	S922= CU_EX.Op=4                                            Path(S775,S921)
	S923= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F946)
	S924= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F947)
	S925= CU_ID.IRFunc1=rT                                      Path(S782,S924)
	S926= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F948)
	S927= CU_ID.IRFunc2=rS                                      Path(S781,S926)
	S928= IR_ID.Out31_26=>CU_ID.Op                              Premise(F949)
	S929= CU_ID.Op=4                                            Path(S780,S928)
	S930= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F950)
	S931= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F951)
	S932= CU_MEM.IRFunc1=rT                                     Path(S787,S931)
	S933= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F952)
	S934= CU_MEM.IRFunc2=rS                                     Path(S786,S933)
	S935= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F953)
	S936= CU_MEM.Op=4                                           Path(S785,S935)
	S937= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F954)
	S938= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F955)
	S939= CU_WB.IRFunc1=rT                                      Path(S792,S938)
	S940= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F956)
	S941= CU_WB.IRFunc2=rS                                      Path(S791,S940)
	S942= IR_WB.Out31_26=>CU_WB.Op                              Premise(F957)
	S943= CU_WB.Op=4                                            Path(S790,S942)
	S944= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F958)
	S945= CtrlPC=0                                              Premise(F959)
	S946= CtrlPCInc=0                                           Premise(F960)
	S947= PC[CIA]=addr                                          PC-Hold(S702,S946)
	S948= PC[Out]=addr+4                                        PC-Hold(S703,S945,S946)
	S949= CtrlALUOut_MEM=0                                      Premise(F961)
	S950= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S705,S949)
	S951= CtrlALUOut_WB=0                                       Premise(F962)
	S952= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S707,S951)
	S953= CtrlA_EX=0                                            Premise(F963)
	S954= [A_EX]=FU(a)                                          A_EX-Hold(S709,S953)
	S955= CtrlA_MEM=0                                           Premise(F964)
	S956= CtrlA_WB=0                                            Premise(F965)
	S957= CtrlB_EX=0                                            Premise(F966)
	S958= [B_EX]=FU(b)                                          B_EX-Hold(S713,S957)
	S959= CtrlB_MEM=0                                           Premise(F967)
	S960= CtrlB_WB=0                                            Premise(F968)
	S961= CtrlICache=0                                          Premise(F969)
	S962= ICache[addr]={4,rS,rT,offset}                         ICache-Hold(S717,S961)
	S963= CtrlIMMU=0                                            Premise(F970)
	S964= CtrlConditionReg_MEM=0                                Premise(F971)
	S965= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S720,S964)
	S966= CtrlConditionReg_WB=0                                 Premise(F972)
	S967= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Hold(S722,S966)
	S968= CtrlIR_DMMU1=0                                        Premise(F973)
	S969= [IR_DMMU1]={4,rS,rT,offset}                           IR_DMMU1-Hold(S724,S968)
	S970= CtrlIR_DMMU2=0                                        Premise(F974)
	S971= CtrlIR_EX=0                                           Premise(F975)
	S972= [IR_EX]={4,rS,rT,offset}                              IR_EX-Hold(S727,S971)
	S973= CtrlIR_ID=0                                           Premise(F976)
	S974= [IR_ID]={4,rS,rT,offset}                              IR_ID-Hold(S729,S973)
	S975= CtrlIR_IMMU=0                                         Premise(F977)
	S976= CtrlIR_MEM=0                                          Premise(F978)
	S977= [IR_MEM]={4,rS,rT,offset}                             IR_MEM-Hold(S732,S976)
	S978= CtrlIR_WB=0                                           Premise(F979)
	S979= [IR_WB]={4,rS,rT,offset}                              IR_WB-Hold(S734,S978)
	S980= CtrlGPR=0                                             Premise(F980)
	S981= GPR[rS]=a                                             GPR-Hold(S736,S980)
	S982= GPR[rT]=b                                             GPR-Hold(S737,S980)
	S983= CtrlIAddrReg=0                                        Premise(F981)
	S984= CtrlIMem=0                                            Premise(F982)
	S985= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S740,S984)
	S986= CtrlICacheReg=0                                       Premise(F983)
	S987= CtrlASIDIn=0                                          Premise(F984)
	S988= CtrlCP0=0                                             Premise(F985)
	S989= CP0[ASID]=pid                                         CP0-Hold(S744,S988)
	S990= CtrlEPCIn=0                                           Premise(F986)
	S991= CtrlExCodeIn=0                                        Premise(F987)
	S992= CtrlIRMux=0                                           Premise(F988)

POST	S947= PC[CIA]=addr                                          PC-Hold(S702,S946)
	S948= PC[Out]=addr+4                                        PC-Hold(S703,S945,S946)
	S950= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S705,S949)
	S952= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S707,S951)
	S954= [A_EX]=FU(a)                                          A_EX-Hold(S709,S953)
	S958= [B_EX]=FU(b)                                          B_EX-Hold(S713,S957)
	S962= ICache[addr]={4,rS,rT,offset}                         ICache-Hold(S717,S961)
	S965= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S720,S964)
	S967= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Hold(S722,S966)
	S969= [IR_DMMU1]={4,rS,rT,offset}                           IR_DMMU1-Hold(S724,S968)
	S972= [IR_EX]={4,rS,rT,offset}                              IR_EX-Hold(S727,S971)
	S974= [IR_ID]={4,rS,rT,offset}                              IR_ID-Hold(S729,S973)
	S977= [IR_MEM]={4,rS,rT,offset}                             IR_MEM-Hold(S732,S976)
	S979= [IR_WB]={4,rS,rT,offset}                              IR_WB-Hold(S734,S978)
	S981= GPR[rS]=a                                             GPR-Hold(S736,S980)
	S982= GPR[rT]=b                                             GPR-Hold(S737,S980)
	S985= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S740,S984)
	S989= CP0[ASID]=pid                                         CP0-Hold(S744,S988)

