###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge02.ecn.purdue.edu)
#  Generated on:      Tue Apr 26 17:43:01 2011
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[5] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[5] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[5] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.866
+ Removal                       0.437
+ Phase Shift                   0.000
= Required Time                 2.303
  Arrival Time                  2.451
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.115 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |    0.046 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.734 | 
     | CLK__L3_I1                    | A ^ -> Y v   | INVX8    | 0.498 | 0.419 |   1.301 |    1.153 | 
     | CLK__L4_I4                    | A v -> Y ^   | INVX8    | 0.507 | 0.459 |   1.760 |    1.612 | 
     | U_0/U_1/\CompData2_reg[5]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.203 | 0.375 |   2.135 |    1.987 | 
     | U_0/U_2/U108                  | B ^ -> Y ^   | OR2X1    | 0.172 | 0.316 |   2.450 |    2.302 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[5] | R ^          | DFFSR    | 0.172 | 0.001 |   2.451 |    2.303 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.181 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.342 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.784 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.040 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.189 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.444 | 
     | U_0/FIESTELCLK__L2_I0         | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    1.813 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[5] | CLK ^      | DFFSR   | 0.675 | 0.202 |   1.866 |    2.015 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[0] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[0] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[32] /Q   (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.869
+ Removal                       0.458
+ Phase Shift                   0.000
= Required Time                 2.327
  Arrival Time                  2.503
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | CLK ^        |          | 0.080 |       |   0.033 |   -0.143 | 
     | CLK__L1_I0                   | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |    0.018 | 
     | CLK__L2_I1                   | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.705 | 
     | CLK__L3_I1                   | A ^ -> Y v   | INVX8    | 0.498 | 0.419 |   1.301 |    1.125 | 
     | CLK__L4_I4                   | A v -> Y ^   | INVX8    | 0.507 | 0.459 |   1.760 |    1.583 | 
     | U_0/U_1/\CompData2_reg[32]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.207 | 0.377 |   2.137 |    1.960 | 
     | U_0/U_2/U132                 | B ^ -> Y ^   | OR2X1    | 0.242 | 0.365 |   2.502 |    2.325 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[0] | R ^          | DFFSR    | 0.242 | 0.002 |   2.503 |    2.327 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |         |       |       |  Time   |   Time   | 
     |------------------------------+------------+---------+-------+-------+---------+----------| 
     |                              | CLK ^      |         | 0.080 |       |   0.033 |    0.209 | 
     | CLK__L1_I0                   | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.370 | 
     | CLK__L2_I0                   | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.812 | 
     | U_0/U_4/U9                   | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.068 | 
     | U_0/U_4/U10                  | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.217 | 
     | U_0/FIESTELCLK__L1_I0        | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.472 | 
     | U_0/FIESTELCLK__L2_I0        | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    1.841 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[0] | CLK ^      | DFFSR   | 0.675 | 0.204 |   1.869 |    2.045 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[16] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[16] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[48] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.832
+ Removal                       0.439
+ Phase Shift                   0.000
= Required Time                 2.271
  Arrival Time                  2.491
  Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.187 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.026 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.661 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    1.067 | 
     | CLK__L4_I1                    | A v -> Y ^   | INVX8    | 0.506 | 0.517 |   1.805 |    1.584 | 
     | U_0/U_1/\CompData2_reg[48]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.211 | 0.370 |   2.175 |    1.954 | 
     | U_0/U_2/U66                   | B ^ -> Y ^   | OR2X1    | 0.170 | 0.316 |   2.491 |    2.270 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[16] | R ^          | DFFSR    | 0.170 | 0.001 |   2.491 |    2.271 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.254 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.415 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.856 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.112 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.261 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.516 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    1.998 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[16] | CLK ^      | DFFSR   | 0.700 | 0.054 |   1.832 |    2.053 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[25] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[25] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[57] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.825
+ Removal                       0.434
+ Phase Shift                   0.000
= Required Time                 2.260
  Arrival Time                  2.483
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.190 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.029 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.658 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    1.064 | 
     | CLK__L4_I0                    | A v -> Y ^   | INVX8    | 0.447 | 0.493 |   1.780 |    1.557 | 
     | U_0/U_1/\CompData2_reg[57]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.232 | 0.390 |   2.170 |    1.947 | 
     | U_0/U_2/U22                   | B ^ -> Y ^   | OR2X1    | 0.157 | 0.312 |   2.483 |    2.259 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[25] | R ^          | DFFSR    | 0.157 | 0.000 |   2.483 |    2.260 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.257 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.418 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.859 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.115 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.264 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.519 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.001 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[25] | CLK ^      | DFFSR   | 0.700 | 0.047 |   1.825 |    2.049 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[5] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[5] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[5] /Q     (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.866
+ Removal                       0.307
+ Phase Shift                   0.000
= Required Time                 2.173
  Arrival Time                  2.423
  Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.217 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.056 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.632 | 
     | CLK__L3_I1                    | A ^ -> Y v   | INVX8    | 0.498 | 0.419 |   1.301 |    1.051 | 
     | CLK__L4_I4                    | A v -> Y ^   | INVX8    | 0.507 | 0.459 |   1.760 |    1.510 | 
     | U_0/U_1/\CompData2_reg[5]     | CLK ^ -> Q v | DFFPOSX1 | 0.193 | 0.472 |   2.232 |    1.982 | 
     | U_0/U_2/U107                  | A v -> Y ^   | NAND2X1  | 0.179 | 0.191 |   2.423 |    2.173 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[5] | S ^          | DFFSR    | 0.179 | 0.000 |   2.423 |    2.173 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.283 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.444 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.886 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.142 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.291 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.546 | 
     | U_0/FIESTELCLK__L2_I0         | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    1.915 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[5] | CLK ^      | DFFSR   | 0.675 | 0.202 |   1.866 |    2.116 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[0] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[0] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[0] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.870
+ Removal                       0.436
+ Phase Shift                   0.000
= Required Time                 2.306
  Arrival Time                  2.557
  Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.218 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.057 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.631 | 
     | CLK__L3_I1                    | A ^ -> Y v   | INVX8    | 0.498 | 0.419 |   1.301 |    1.050 | 
     | CLK__L4_I4                    | A v -> Y ^   | INVX8    | 0.507 | 0.459 |   1.760 |    1.509 | 
     | U_0/U_1/\CompData2_reg[0]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.308 | 0.453 |   2.213 |    1.962 | 
     | U_0/U_2/U130                  | B ^ -> Y ^   | OR2X1    | 0.172 | 0.344 |   2.556 |    2.306 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[0] | R ^          | DFFSR    | 0.172 | 0.001 |   2.557 |    2.306 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.284 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.445 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.887 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.143 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.292 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.547 | 
     | U_0/FIESTELCLK__L2_I0         | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    1.916 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[0] | CLK ^      | DFFSR   | 0.675 | 0.205 |   1.870 |    2.121 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[27] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[27] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[59] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.814
+ Removal                       0.436
+ Phase Shift                   0.000
= Required Time                 2.250
  Arrival Time                  2.521
  Slack Time                    0.270
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.237 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.076 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.611 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    1.017 | 
     | CLK__L4_I2                    | A v -> Y ^   | INVX8    | 0.458 | 0.511 |   1.798 |    1.528 | 
     | U_0/U_1/\CompData2_reg[59]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.242 | 0.401 |   2.199 |    1.929 | 
     | U_0/U_2/U110                  | B ^ -> Y ^   | OR2X1    | 0.164 | 0.321 |   2.520 |    2.249 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[27] | R ^          | DFFSR    | 0.164 | 0.001 |   2.521 |    2.250 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.304 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.465 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.906 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.162 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.311 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.566 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.048 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[27] | CLK ^      | DFFSR   | 0.697 | 0.036 |   1.814 |    2.084 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[22] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[22] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[54] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.801
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 2.239
  Arrival Time                  2.510
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.237 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.076 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.611 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    1.017 | 
     | CLK__L4_I2                    | A v -> Y ^   | INVX8    | 0.458 | 0.511 |   1.798 |    1.527 | 
     | U_0/U_1/\CompData2_reg[54]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.232 | 0.388 |   2.186 |    1.915 | 
     | U_0/U_2/U34                   | B ^ -> Y ^   | OR2X1    | 0.171 | 0.323 |   2.509 |    2.238 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[22] | R ^          | DFFSR    | 0.171 | 0.001 |   2.510 |    2.239 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.304 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.465 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.907 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.162 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.312 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.566 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.049 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[22] | CLK ^      | DFFSR   | 0.688 | 0.024 |   1.801 |    2.072 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[21] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[21] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[53] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.814
+ Removal                       0.430
+ Phase Shift                   0.000
= Required Time                 2.244
  Arrival Time                  2.520
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.243 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.082 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.605 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    1.011 | 
     | CLK__L4_I0                    | A v -> Y ^   | INVX8    | 0.447 | 0.493 |   1.780 |    1.504 | 
     | U_0/U_1/\CompData2_reg[53]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.260 | 0.423 |   2.203 |    1.927 | 
     | U_0/U_2/U74                   | B ^ -> Y ^   | OR2X1    | 0.153 | 0.317 |   2.520 |    2.243 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[21] | R ^          | DFFSR    | 0.153 | 0.000 |   2.520 |    2.244 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.310 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.471 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.912 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.168 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.317 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.572 | 
     | U_0/FIESTELCLK__L2_I0         | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    1.941 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[21] | CLK ^      | DFFSR   | 0.666 | 0.149 |   1.814 |    2.091 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[29] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[29] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[61] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.832
+ Removal                       0.436
+ Phase Shift                   0.000
= Required Time                 2.267
  Arrival Time                  2.568
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.267 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.106 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.581 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.987 | 
     | CLK__L4_I2                    | A v -> Y ^   | INVX8    | 0.458 | 0.511 |   1.798 |    1.498 | 
     | U_0/U_1/\CompData2_reg[61]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.301 | 0.435 |   2.233 |    1.933 | 
     | U_0/U_2/U6                    | B ^ -> Y ^   | OR2X1    | 0.160 | 0.333 |   2.567 |    2.266 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[29] | R ^          | DFFSR    | 0.160 | 0.001 |   2.568 |    2.267 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.334 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.495 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.936 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.192 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.341 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.596 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.078 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[29] | CLK ^      | DFFSR   | 0.701 | 0.054 |   1.832 |    2.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[17] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[17] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[17] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.841
+ Removal                       0.432
+ Phase Shift                   0.000
= Required Time                 2.273
  Arrival Time                  2.582
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |          |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                | CLK ^        |          | 0.080 |       |   0.033 |   -0.275 | 
     | CLK__L1_I0                     | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.114 | 
     | CLK__L2_I1                     | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.573 | 
     | CLK__L3_I0                     | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.979 | 
     | CLK__L4_I0                     | A v -> Y ^   | INVX8    | 0.447 | 0.493 |   1.780 |    1.471 | 
     | U_0/U_1/\CompData2_reg[17]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.307 | 0.468 |   2.248 |    1.940 | 
     | U_0/U_2/U104                   | B ^ -> Y ^   | OR2X1    | 0.157 | 0.333 |   2.581 |    2.273 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[17] | R ^          | DFFSR    | 0.157 | 0.000 |   2.582 |    2.273 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | CLK ^      |         | 0.080 |       |   0.033 |    0.342 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.503 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.944 | 
     | U_0/U_4/U9                     | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.200 | 
     | U_0/U_4/U10                    | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.349 | 
     | U_0/FIESTELCLK__L1_I0          | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.604 | 
     | U_0/FIESTELCLK__L2_I0          | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    1.973 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[17] | CLK ^      | DFFSR   | 0.675 | 0.176 |   1.841 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[28] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[28] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[60] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.823
+ Removal                       0.434
+ Phase Shift                   0.000
= Required Time                 2.257
  Arrival Time                  2.566
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.275 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.114 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.573 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.979 | 
     | CLK__L4_I2                    | A v -> Y ^   | INVX8    | 0.458 | 0.511 |   1.798 |    1.489 | 
     | U_0/U_1/\CompData2_reg[60]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.292 | 0.440 |   2.238 |    1.929 | 
     | U_0/U_2/U82                   | B ^ -> Y ^   | OR2X1    | 0.156 | 0.328 |   2.566 |    2.257 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[28] | R ^          | DFFSR    | 0.156 | 0.000 |   2.566 |    2.257 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.342 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.503 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.945 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.200 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.350 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.604 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.087 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[28] | CLK ^      | DFFSR   | 0.700 | 0.045 |   1.823 |    2.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[30] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[30] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[62] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.804
+ Removal                       0.432
+ Phase Shift                   0.000
= Required Time                 2.236
  Arrival Time                  2.545
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.276 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.115 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.573 | 
     | CLK__L3_I2                    | A ^ -> Y v   | INVX8    | 0.618 | 0.533 |   1.415 |    1.106 | 
     | CLK__L4_I10                   | A v -> Y ^   | INVX8    | 0.455 | 0.462 |   1.877 |    1.568 | 
     | U_0/U_1/\CompData2_reg[62]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.212 | 0.364 |   2.241 |    1.932 | 
     | U_0/U_2/U18                   | B ^ -> Y ^   | OR2X1    | 0.153 | 0.303 |   2.544 |    2.235 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[30] | R ^          | DFFSR    | 0.153 | 0.000 |   2.545 |    2.236 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.342 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.503 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.945 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.201 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.350 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.605 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.087 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[30] | CLK ^      | DFFSR   | 0.690 | 0.026 |   1.804 |    2.112 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[23] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[23] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[55] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.831
+ Removal                       0.440
+ Phase Shift                   0.000
= Required Time                 2.270
  Arrival Time                  2.581
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.277 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.116 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.571 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.977 | 
     | CLK__L4_I1                    | A v -> Y ^   | INVX8    | 0.506 | 0.517 |   1.805 |    1.494 | 
     | U_0/U_1/\CompData2_reg[55]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.281 | 0.439 |   2.244 |    1.933 | 
     | U_0/U_2/U126                  | B ^ -> Y ^   | OR2X1    | 0.173 | 0.336 |   2.580 |    2.269 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[23] | R ^          | DFFSR    | 0.173 | 0.001 |   2.581 |    2.270 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.344 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.505 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.946 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.202 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.352 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.606 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.089 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[23] | CLK ^      | DFFSR   | 0.701 | 0.053 |   1.831 |    2.141 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[8] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[8] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[8] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.765
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 2.203
  Arrival Time                  2.514
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.279 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.118 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.570 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.976 | 
     | CLK__L4_I0                    | A v -> Y ^   | INVX8    | 0.447 | 0.493 |   1.780 |    1.468 | 
     | U_0/U_1/\CompData2_reg[8]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.240 | 0.398 |   2.178 |    1.866 | 
     | U_0/U_2/U72                   | B ^ -> Y ^   | OR2X1    | 0.186 | 0.335 |   2.513 |    2.201 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[8] | R ^          | DFFSR    | 0.186 | 0.001 |   2.514 |    2.203 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.345 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.506 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.948 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.204 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.353 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.607 | 
     | U_0/FIESTELCLK__L2_I0         | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    1.977 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[8] | CLK ^      | DFFSR   | 0.644 | 0.100 |   1.765 |    2.077 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[21] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[21] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[21] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.787
+ Removal                       0.440
+ Phase Shift                   0.000
= Required Time                 2.227
  Arrival Time                  2.539
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |          |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                | CLK ^        |          | 0.080 |       |   0.033 |   -0.279 | 
     | CLK__L1_I0                     | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.118 | 
     | CLK__L2_I1                     | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.569 | 
     | CLK__L3_I0                     | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.975 | 
     | CLK__L4_I0                     | A v -> Y ^   | INVX8    | 0.447 | 0.493 |   1.780 |    1.468 | 
     | U_0/U_1/\CompData2_reg[21]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.275 | 0.412 |   2.192 |    1.880 | 
     | U_0/U_2/U76                    | B ^ -> Y ^   | OR2X1    | 0.190 | 0.346 |   2.538 |    2.226 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[21] | R ^          | DFFSR    | 0.190 | 0.001 |   2.539 |    2.227 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | CLK ^      |         | 0.080 |       |   0.033 |    0.346 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.507 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.948 | 
     | U_0/U_4/U9                     | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.204 | 
     | U_0/U_4/U10                    | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.353 | 
     | U_0/FIESTELCLK__L1_I0          | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.608 | 
     | U_0/FIESTELCLK__L2_I0          | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    1.977 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[21] | CLK ^      | DFFSR   | 0.654 | 0.123 |   1.787 |    2.100 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[16] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[16] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[48] /Q    (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.832
+ Removal                       0.317
+ Phase Shift                   0.000
= Required Time                 2.149
  Arrival Time                  2.465
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.282 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.121 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.566 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.972 | 
     | CLK__L4_I1                    | A v -> Y ^   | INVX8    | 0.506 | 0.517 |   1.805 |    1.489 | 
     | U_0/U_1/\CompData2_reg[48]    | CLK ^ -> Q v | DFFPOSX1 | 0.201 | 0.468 |   2.273 |    1.957 | 
     | U_0/U_2/U65                   | A v -> Y ^   | NAND2X1  | 0.179 | 0.191 |   2.464 |    2.148 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[16] | S ^          | DFFSR    | 0.179 | 0.000 |   2.465 |    2.149 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.349 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.510 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.952 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.207 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.357 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.611 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.094 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[16] | CLK ^      | DFFSR   | 0.700 | 0.054 |   1.832 |    2.148 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[26] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[26] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[26] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.815
+ Removal                       0.439
+ Phase Shift                   0.000
= Required Time                 2.254
  Arrival Time                  2.571
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |          |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                | CLK ^        |          | 0.080 |       |   0.033 |   -0.284 | 
     | CLK__L1_I0                     | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.123 | 
     | CLK__L2_I1                     | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.565 | 
     | CLK__L3_I2                     | A ^ -> Y v   | INVX8    | 0.618 | 0.533 |   1.415 |    1.098 | 
     | CLK__L4_I10                    | A v -> Y ^   | INVX8    | 0.455 | 0.462 |   1.877 |    1.560 | 
     | U_0/U_1/\CompData2_reg[26]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.200 | 0.378 |   2.255 |    1.938 | 
     | U_0/U_2/U60                    | B ^ -> Y ^   | OR2X1    | 0.174 | 0.315 |   2.570 |    2.253 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[26] | R ^          | DFFSR    | 0.174 | 0.001 |   2.571 |    2.254 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | CLK ^      |         | 0.080 |       |   0.033 |    0.350 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.511 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.953 | 
     | U_0/U_4/U9                     | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.209 | 
     | U_0/U_4/U10                    | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.358 | 
     | U_0/FIESTELCLK__L1_I0          | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.613 | 
     | U_0/FIESTELCLK__L2_I1          | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.095 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[26] | CLK ^      | DFFSR   | 0.696 | 0.037 |   1.815 |    2.132 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[20] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[20] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[52] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.833
+ Removal                       0.447
+ Phase Shift                   0.000
= Required Time                 2.280
  Arrival Time                  2.598
  Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.284 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.123 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.564 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.970 | 
     | CLK__L4_I1                    | A v -> Y ^   | INVX8    | 0.506 | 0.517 |   1.805 |    1.487 | 
     | U_0/U_1/\CompData2_reg[52]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.281 | 0.439 |   2.244 |    1.926 | 
     | U_0/U_2/U46                   | B ^ -> Y ^   | OR2X1    | 0.196 | 0.353 |   2.597 |    2.279 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[20] | R ^          | DFFSR    | 0.196 | 0.001 |   2.598 |    2.280 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.351 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.512 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.953 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.209 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.358 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.613 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.095 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[20] | CLK ^      | DFFSR   | 0.702 | 0.056 |   1.833 |    2.151 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[0] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[0] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[32] /Q   (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.869
+ Removal                       0.289
+ Phase Shift                   0.000
= Required Time                 2.158
  Arrival Time                  2.478
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | CLK ^        |          | 0.080 |       |   0.033 |   -0.286 | 
     | CLK__L1_I0                   | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.125 | 
     | CLK__L2_I1                   | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.562 | 
     | CLK__L3_I1                   | A ^ -> Y v   | INVX8    | 0.498 | 0.419 |   1.301 |    0.982 | 
     | CLK__L4_I4                   | A v -> Y ^   | INVX8    | 0.507 | 0.459 |   1.760 |    1.440 | 
     | U_0/U_1/\CompData2_reg[32]   | CLK ^ -> Q v | DFFPOSX1 | 0.198 | 0.475 |   2.235 |    1.915 | 
     | U_0/U_2/U131                 | A v -> Y ^   | NAND2X1  | 0.251 | 0.242 |   2.476 |    2.157 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[0] | S ^          | DFFSR    | 0.251 | 0.001 |   2.478 |    2.158 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |         |       |       |  Time   |   Time   | 
     |------------------------------+------------+---------+-------+-------+---------+----------| 
     |                              | CLK ^      |         | 0.080 |       |   0.033 |    0.353 | 
     | CLK__L1_I0                   | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.514 | 
     | CLK__L2_I0                   | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.955 | 
     | U_0/U_4/U9                   | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.211 | 
     | U_0/U_4/U10                  | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.360 | 
     | U_0/FIESTELCLK__L1_I0        | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.615 | 
     | U_0/FIESTELCLK__L2_I0        | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    1.984 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[0] | CLK ^      | DFFSR   | 0.675 | 0.204 |   1.869 |    2.188 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[17] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[17] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[49] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.843
+ Removal                       0.443
+ Phase Shift                   0.000
= Required Time                 2.286
  Arrival Time                  2.606
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.287 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.126 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.561 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.967 | 
     | CLK__L4_I0                    | A v -> Y ^   | INVX8    | 0.447 | 0.493 |   1.780 |    1.459 | 
     | U_0/U_1/\CompData2_reg[49]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.304 | 0.466 |   2.246 |    1.925 | 
     | U_0/U_2/U102                  | B ^ -> Y ^   | OR2X1    | 0.194 | 0.359 |   2.605 |    2.284 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[17] | R ^          | DFFSR    | 0.194 | 0.001 |   2.606 |    2.286 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.354 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.515 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.956 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.212 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.361 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.616 | 
     | U_0/FIESTELCLK__L2_I0         | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    1.985 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[17] | CLK ^      | DFFSR   | 0.675 | 0.178 |   1.843 |    2.163 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[4] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[4] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[4] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.846
+ Removal                       0.433
+ Phase Shift                   0.000
= Required Time                 2.279
  Arrival Time                  2.608
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.296 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.135 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.553 | 
     | CLK__L3_I3                    | A ^ -> Y v   | INVX8    | 0.623 | 0.511 |   1.393 |    1.064 | 
     | CLK__L4_I14                   | A v -> Y ^   | INVX8    | 0.516 | 0.535 |   1.928 |    1.599 | 
     | U_0/U_1/\CompData2_reg[4]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.193 | 0.375 |   2.302 |    1.973 | 
     | U_0/U_2/U52                   | B ^ -> Y ^   | OR2X1    | 0.161 | 0.305 |   2.607 |    2.278 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[4] | R ^          | DFFSR    | 0.161 | 0.001 |   2.608 |    2.279 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.362 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.523 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.965 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.221 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.370 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.625 | 
     | U_0/FIESTELCLK__L2_I0         | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    1.994 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[4] | CLK ^      | DFFSR   | 0.676 | 0.181 |   1.846 |    2.174 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[3] /CLK 
Endpoint:   U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[3] /D    (v) checked with  
leading edge of 'CLK'
Beginpoint: U_0/U_5/MAPPING/UWFC/WPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          2.031
+ Hold                          0.138
+ Phase Shift                   0.000
= Required Time                 2.169
  Arrival Time                  2.498
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | CLK ^        |       | 0.080 |       |   0.033 |   -0.296 | 
     | CLK__L1_I0                               | A ^ -> Y v   | INVX8 | 0.302 | 0.161 |   0.194 |   -0.135 | 
     | CLK__L2_I1                               | A v -> Y ^   | INVX8 | 0.553 | 0.687 |   0.882 |    0.553 | 
     | CLK__L3_I0                               | A ^ -> Y v   | INVX8 | 0.479 | 0.406 |   1.288 |    0.959 | 
     | CLK__L4_I3                               | A v -> Y ^   | INVX8 | 0.553 | 0.495 |   1.783 |    1.454 | 
     | U_0/U_5/MAPPING/UWFC/WPU1/\gray_r_reg[3] | CLK ^ -> Q v | DFFSR | 0.176 | 0.715 |   2.497 |    2.168 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[3]    | D v          | DFFSR | 0.176 | 0.001 |   2.498 |    2.169 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                       | CLK ^      |       | 0.080 |       |   0.033 |    0.362 | 
     | CLK__L1_I0                            | A ^ -> Y v | INVX8 | 0.302 | 0.161 |   0.194 |    0.523 | 
     | CLK__L2_I1                            | A v -> Y ^ | INVX8 | 0.553 | 0.687 |   0.882 |    1.211 | 
     | CLK__L3_I2                            | A ^ -> Y v | INVX8 | 0.618 | 0.533 |   1.415 |    1.744 | 
     | CLK__L4_I11                           | A v -> Y ^ | INVX8 | 0.546 | 0.576 |   1.991 |    2.320 | 
     | U_0/U_5/MAPPING/URFC/\rwptr_r1_reg[3] | CLK ^      | DFFSR | 0.565 | 0.040 |   2.031 |    2.360 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[26] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[26] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[58] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.811
+ Removal                       0.448
+ Phase Shift                   0.000
= Required Time                 2.259
  Arrival Time                  2.599
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.306 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.145 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.542 | 
     | CLK__L3_I2                    | A ^ -> Y v   | INVX8    | 0.618 | 0.533 |   1.415 |    1.076 | 
     | CLK__L4_I10                   | A v -> Y ^   | INVX8    | 0.455 | 0.462 |   1.877 |    1.537 | 
     | U_0/U_1/\CompData2_reg[58]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.208 | 0.384 |   2.261 |    1.921 | 
     | U_0/U_2/U58                   | B ^ -> Y ^   | OR2X1    | 0.201 | 0.336 |   2.597 |    2.258 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[26] | R ^          | DFFSR    | 0.201 | 0.001 |   2.599 |    2.259 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.373 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.534 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.975 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.231 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.380 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.635 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.117 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[26] | CLK ^      | DFFSR   | 0.694 | 0.034 |   1.811 |    2.151 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[25] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[25] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[57] /Q    (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.825
+ Removal                       0.313
+ Phase Shift                   0.000
= Required Time                 2.138
  Arrival Time                  2.481
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.310 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.149 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.539 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.945 | 
     | CLK__L4_I0                    | A v -> Y ^   | INVX8    | 0.447 | 0.493 |   1.780 |    1.437 | 
     | U_0/U_1/\CompData2_reg[57]    | CLK ^ -> Q v | DFFPOSX1 | 0.225 | 0.490 |   2.270 |    1.927 | 
     | U_0/U_2/U21                   | A v -> Y ^   | NAND2X1  | 0.197 | 0.211 |   2.480 |    2.138 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[25] | S ^          | DFFSR    | 0.197 | 0.001 |   2.481 |    2.138 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.376 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.537 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.979 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.235 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.384 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.639 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.121 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[25] | CLK ^      | DFFSR   | 0.700 | 0.047 |   1.825 |    2.168 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[23] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[23] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[23] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.833
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 2.270
  Arrival Time                  2.617
  Slack Time                    0.346
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |          |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                | CLK ^        |          | 0.080 |       |   0.033 |   -0.313 | 
     | CLK__L1_I0                     | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.152 | 
     | CLK__L2_I1                     | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.535 | 
     | CLK__L3_I0                     | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.941 | 
     | CLK__L4_I1                     | A v -> Y ^   | INVX8    | 0.506 | 0.517 |   1.805 |    1.459 | 
     | U_0/U_1/\CompData2_reg[23]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.324 | 0.465 |   2.270 |    1.924 | 
     | U_0/U_2/U128                   | B ^ -> Y ^   | OR2X1    | 0.167 | 0.345 |   2.616 |    2.269 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[23] | R ^          | DFFSR    | 0.167 | 0.001 |   2.617 |    2.270 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | CLK ^      |         | 0.080 |       |   0.033 |    0.379 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.540 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.982 | 
     | U_0/U_4/U9                     | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.238 | 
     | U_0/U_4/U10                    | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.387 | 
     | U_0/FIESTELCLK__L1_I0          | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.642 | 
     | U_0/FIESTELCLK__L2_I1          | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.124 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[23] | CLK ^      | DFFSR   | 0.702 | 0.055 |   1.833 |    2.179 | 
     +--------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[24] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[24] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[56] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.800
+ Removal                       0.433
+ Phase Shift                   0.000
= Required Time                 2.232
  Arrival Time                  2.581
  Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.315 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.154 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.533 | 
     | CLK__L3_I2                    | A ^ -> Y v   | INVX8    | 0.618 | 0.533 |   1.415 |    1.067 | 
     | CLK__L4_I10                   | A v -> Y ^   | INVX8    | 0.455 | 0.462 |   1.877 |    1.528 | 
     | U_0/U_1/\CompData2_reg[56]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.224 | 0.394 |   2.271 |    1.923 | 
     | U_0/U_2/U94                   | B ^ -> Y ^   | OR2X1    | 0.155 | 0.309 |   2.580 |    2.232 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[24] | R ^          | DFFSR    | 0.155 | 0.000 |   2.581 |    2.232 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.382 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.543 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.984 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.240 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.389 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.644 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.126 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[24] | CLK ^      | DFFSR   | 0.687 | 0.022 |   1.800 |    2.148 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[10] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[10] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[10] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.866
+ Removal                       0.435
+ Phase Shift                   0.000
= Required Time                 2.301
  Arrival Time                  2.658
  Slack Time                    0.357
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |          |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                | CLK ^        |          | 0.080 |       |   0.033 |   -0.324 | 
     | CLK__L1_I0                     | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.163 | 
     | CLK__L2_I1                     | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.524 | 
     | CLK__L3_I3                     | A ^ -> Y v   | INVX8    | 0.623 | 0.511 |   1.393 |    1.035 | 
     | CLK__L4_I15                    | A v -> Y ^   | INVX8    | 0.458 | 0.518 |   1.910 |    1.553 | 
     | U_0/U_1/\CompData2_reg[10]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.267 | 0.407 |   2.317 |    1.959 | 
     | U_0/U_2/U28                    | B ^ -> Y ^   | OR2X1    | 0.182 | 0.341 |   2.657 |    2.300 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[10] | R ^          | DFFSR    | 0.182 | 0.001 |   2.658 |    2.301 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | CLK ^      |         | 0.080 |       |   0.033 |    0.391 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.552 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.993 | 
     | U_0/U_4/U9                     | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.249 | 
     | U_0/U_4/U10                    | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.398 | 
     | U_0/FIESTELCLK__L1_I0          | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.653 | 
     | U_0/FIESTELCLK__L2_I2          | A v -> Y ^ | INVX8   | 0.605 | 0.425 |   1.721 |    2.078 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[10] | CLK ^      | DFFSR   | 0.633 | 0.145 |   1.866 |    2.223 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[28] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[28] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[28] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.820
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 2.258
  Arrival Time                  2.617
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |          |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                | CLK ^        |          | 0.080 |       |   0.033 |   -0.326 | 
     | CLK__L1_I0                     | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.165 | 
     | CLK__L2_I1                     | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.523 | 
     | CLK__L3_I0                     | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.929 | 
     | CLK__L4_I2                     | A v -> Y ^   | INVX8    | 0.458 | 0.511 |   1.798 |    1.439 | 
     | U_0/U_1/\CompData2_reg[28]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.349 | 0.464 |   2.262 |    1.903 | 
     | U_0/U_2/U84                    | B ^ -> Y ^   | OR2X1    | 0.168 | 0.354 |   2.616 |    2.257 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[28] | R ^          | DFFSR    | 0.168 | 0.001 |   2.617 |    2.258 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | CLK ^      |         | 0.080 |       |   0.033 |    0.392 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.553 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.995 | 
     | U_0/U_4/U9                     | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.251 | 
     | U_0/U_4/U10                    | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.400 | 
     | U_0/FIESTELCLK__L1_I0          | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.655 | 
     | U_0/FIESTELCLK__L2_I1          | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.137 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[28] | CLK ^      | DFFSR   | 0.699 | 0.042 |   1.820 |    2.179 | 
     +--------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[1] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[1] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[33] /Q   (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.859
+ Removal                       0.441
+ Phase Shift                   0.000
= Required Time                 2.301
  Arrival Time                  2.662
  Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | CLK ^        |          | 0.080 |       |   0.033 |   -0.328 | 
     | CLK__L1_I0                   | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.167 | 
     | CLK__L2_I1                   | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.521 | 
     | CLK__L3_I3                   | A ^ -> Y v   | INVX8    | 0.623 | 0.511 |   1.393 |    1.031 | 
     | CLK__L4_I14                  | A v -> Y ^   | INVX8    | 0.516 | 0.535 |   1.928 |    1.566 | 
     | U_0/U_1/\CompData2_reg[33]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.215 | 0.404 |   2.331 |    1.970 | 
     | U_0/U_2/U114                 | B ^ -> Y ^   | OR2X1    | 0.187 | 0.329 |   2.661 |    2.300 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[1] | R ^          | DFFSR    | 0.187 | 0.001 |   2.662 |    2.301 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |         |       |       |  Time   |   Time   | 
     |------------------------------+------------+---------+-------+-------+---------+----------| 
     |                              | CLK ^      |         | 0.080 |       |   0.033 |    0.394 | 
     | CLK__L1_I0                   | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.555 | 
     | CLK__L2_I0                   | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    0.997 | 
     | U_0/U_4/U9                   | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.253 | 
     | U_0/U_4/U10                  | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.402 | 
     | U_0/FIESTELCLK__L1_I0        | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.657 | 
     | U_0/FIESTELCLK__L2_I0        | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    2.026 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[1] | CLK ^      | DFFSR   | 0.676 | 0.194 |   1.859 |    2.220 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[5] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[5] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[37] /Q   (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.862
+ Removal                       0.436
+ Phase Shift                   0.000
= Required Time                 2.298
  Arrival Time                  2.666
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | CLK ^        |          | 0.080 |       |   0.033 |   -0.335 | 
     | CLK__L1_I0                   | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.174 | 
     | CLK__L2_I1                   | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.514 | 
     | CLK__L3_I3                   | A ^ -> Y v   | INVX8    | 0.623 | 0.511 |   1.393 |    1.025 | 
     | CLK__L4_I14                  | A v -> Y ^   | INVX8    | 0.516 | 0.535 |   1.928 |    1.560 | 
     | U_0/U_1/\CompData2_reg[37]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.229 | 0.416 |   2.343 |    1.975 | 
     | U_0/U_2/U106                 | B ^ -> Y ^   | OR2X1    | 0.171 | 0.322 |   2.666 |    2.298 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[5] | R ^          | DFFSR    | 0.171 | 0.001 |   2.666 |    2.298 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |         |       |       |  Time   |   Time   | 
     |------------------------------+------------+---------+-------+-------+---------+----------| 
     |                              | CLK ^      |         | 0.080 |       |   0.033 |    0.401 | 
     | CLK__L1_I0                   | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.562 | 
     | CLK__L2_I0                   | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.004 | 
     | U_0/U_4/U9                   | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.260 | 
     | U_0/U_4/U10                  | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.409 | 
     | U_0/FIESTELCLK__L1_I0        | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.664 | 
     | U_0/FIESTELCLK__L2_I0        | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    2.033 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[5] | CLK ^      | DFFSR   | 0.676 | 0.197 |   1.862 |    2.230 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[20] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[20] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[20] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.842
+ Removal                       0.443
+ Phase Shift                   0.000
= Required Time                 2.285
  Arrival Time                  2.656
  Slack Time                    0.371
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |          |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                | CLK ^        |          | 0.080 |       |   0.033 |   -0.338 | 
     | CLK__L1_I0                     | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.177 | 
     | CLK__L2_I1                     | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.510 | 
     | CLK__L3_I0                     | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.916 | 
     | CLK__L4_I0                     | A v -> Y ^   | INVX8    | 0.447 | 0.493 |   1.780 |    1.409 | 
     | U_0/U_1/\CompData2_reg[20]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.362 | 0.502 |   2.282 |    1.911 | 
     | U_0/U_2/U48                    | B ^ -> Y ^   | OR2X1    | 0.191 | 0.373 |   2.655 |    2.284 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[20] | R ^          | DFFSR    | 0.191 | 0.001 |   2.656 |    2.285 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | CLK ^      |         | 0.080 |       |   0.033 |    0.405 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.566 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.007 | 
     | U_0/U_4/U9                     | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.263 | 
     | U_0/U_4/U10                    | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.412 | 
     | U_0/FIESTELCLK__L1_I0          | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.667 | 
     | U_0/FIESTELCLK__L2_I0          | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    2.036 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[20] | CLK ^      | DFFSR   | 0.675 | 0.178 |   1.842 |    2.214 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[15] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[15] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[47] /Q    (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.777
+ Removal                       0.431
+ Phase Shift                   0.000
= Required Time                 2.209
  Arrival Time                  2.583
  Slack Time                    0.374
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.341 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.180 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.508 | 
     | CLK__L3_I3                    | A ^ -> Y v   | INVX8    | 0.623 | 0.511 |   1.393 |    1.019 | 
     | CLK__L4_I15                   | A v -> Y ^   | INVX8    | 0.458 | 0.518 |   1.910 |    1.536 | 
     | U_0/U_1/\CompData2_reg[47]    | CLK ^ -> Q ^ | DFFPOSX1 | 0.199 | 0.362 |   2.272 |    1.898 | 
     | U_0/U_2/U122                  | B ^ -> Y ^   | OR2X1    | 0.166 | 0.310 |   2.582 |    2.208 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[15] | R ^          | DFFSR    | 0.166 | 0.001 |   2.583 |    2.209 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.407 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.568 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.010 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.266 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.415 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.670 | 
     | U_0/FIESTELCLK__L2_I2         | A v -> Y ^ | INVX8   | 0.605 | 0.425 |   1.721 |    2.095 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[15] | CLK ^      | DFFSR   | 0.642 | 0.057 |   1.777 |    2.151 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[1] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[1] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[1] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.852
+ Removal                       0.443
+ Phase Shift                   0.000
= Required Time                 2.295
  Arrival Time                  2.669
  Slack Time                    0.374
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.341 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.180 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.507 | 
     | CLK__L3_I3                    | A ^ -> Y v   | INVX8    | 0.623 | 0.511 |   1.393 |    1.018 | 
     | CLK__L4_I14                   | A v -> Y ^   | INVX8    | 0.516 | 0.535 |   1.928 |    1.553 | 
     | U_0/U_1/\CompData2_reg[1]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.226 | 0.404 |   2.331 |    1.957 | 
     | U_0/U_2/U116                  | B ^ -> Y ^   | OR2X1    | 0.193 | 0.336 |   2.668 |    2.293 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[1] | R ^          | DFFSR    | 0.193 | 0.001 |   2.669 |    2.295 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.408 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.569 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.010 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.266 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.415 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.670 | 
     | U_0/FIESTELCLK__L2_I0         | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    2.039 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[1] | CLK ^      | DFFSR   | 0.676 | 0.187 |   1.852 |    2.226 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[22] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[22] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[54] /Q    (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.801
+ Removal                       0.307
+ Phase Shift                   0.000
= Required Time                 2.109
  Arrival Time                  2.500
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.358 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.197 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.490 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.896 | 
     | CLK__L4_I2                    | A v -> Y ^   | INVX8    | 0.458 | 0.511 |   1.798 |    1.407 | 
     | U_0/U_1/\CompData2_reg[54]    | CLK ^ -> Q v | DFFPOSX1 | 0.225 | 0.487 |   2.286 |    1.894 | 
     | U_0/U_2/U33                   | A v -> Y ^   | NAND2X1  | 0.200 | 0.214 |   2.499 |    2.108 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[22] | S ^          | DFFSR    | 0.200 | 0.001 |   2.500 |    2.109 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.424 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.585 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.027 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.283 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.432 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.687 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.169 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[22] | CLK ^      | DFFSR   | 0.688 | 0.024 |   1.801 |    2.193 | 
     +-------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[4] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[4] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[36] /Q   (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.849
+ Removal                       0.438
+ Phase Shift                   0.000
= Required Time                 2.286
  Arrival Time                  2.678
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | CLK ^        |          | 0.080 |       |   0.033 |   -0.358 | 
     | CLK__L1_I0                   | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.197 | 
     | CLK__L2_I1                   | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.490 | 
     | CLK__L3_I3                   | A ^ -> Y v   | INVX8    | 0.623 | 0.511 |   1.393 |    1.001 | 
     | CLK__L4_I14                  | A v -> Y ^   | INVX8    | 0.516 | 0.535 |   1.928 |    1.536 | 
     | U_0/U_1/\CompData2_reg[36]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.251 | 0.419 |   2.347 |    1.955 | 
     | U_0/U_2/U50                  | B ^ -> Y ^   | OR2X1    | 0.175 | 0.330 |   2.677 |    2.285 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[4] | R ^          | DFFSR    | 0.175 | 0.001 |   2.678 |    2.286 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |         |       |       |  Time   |   Time   | 
     |------------------------------+------------+---------+-------+-------+---------+----------| 
     |                              | CLK ^      |         | 0.080 |       |   0.033 |    0.425 | 
     | CLK__L1_I0                   | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.586 | 
     | CLK__L2_I0                   | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.027 | 
     | U_0/U_4/U9                   | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.283 | 
     | U_0/U_4/U10                  | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.432 | 
     | U_0/FIESTELCLK__L1_I0        | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.687 | 
     | U_0/FIESTELCLK__L2_I0        | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    2.056 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[4] | CLK ^      | DFFSR   | 0.676 | 0.184 |   1.849 |    2.240 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[24] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[24] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[24] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.800
+ Removal                       0.435
+ Phase Shift                   0.000
= Required Time                 2.235
  Arrival Time                  2.632
  Slack Time                    0.396
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |          |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                | CLK ^        |          | 0.080 |       |   0.033 |   -0.363 | 
     | CLK__L1_I0                     | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.202 | 
     | CLK__L2_I1                     | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.485 | 
     | CLK__L3_I2                     | A ^ -> Y v   | INVX8    | 0.618 | 0.533 |   1.415 |    1.019 | 
     | CLK__L4_I10                    | A v -> Y ^   | INVX8    | 0.455 | 0.462 |   1.877 |    1.481 | 
     | U_0/U_1/\CompData2_reg[24]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.260 | 0.429 |   2.306 |    1.909 | 
     | U_0/U_2/U96                    | B ^ -> Y ^   | OR2X1    | 0.165 | 0.325 |   2.631 |    2.234 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[24] | R ^          | DFFSR    | 0.165 | 0.001 |   2.632 |    2.235 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | CLK ^      |         | 0.080 |       |   0.033 |    0.430 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.591 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.032 | 
     | U_0/U_4/U9                     | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.288 | 
     | U_0/U_4/U10                    | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.437 | 
     | U_0/FIESTELCLK__L1_I0          | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.692 | 
     | U_0/FIESTELCLK__L2_I1          | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.174 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[24] | CLK ^      | DFFSR   | 0.687 | 0.022 |   1.800 |    2.196 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[21] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[21] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[53] /Q    (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.814
+ Removal                       0.301
+ Phase Shift                   0.000
= Required Time                 2.115
  Arrival Time                  2.516
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.368 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.207 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.481 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.887 | 
     | CLK__L4_I0                    | A v -> Y ^   | INVX8    | 0.447 | 0.493 |   1.780 |    1.379 | 
     | U_0/U_1/\CompData2_reg[53]    | CLK ^ -> Q v | DFFPOSX1 | 0.253 | 0.525 |   2.306 |    1.905 | 
     | U_0/U_2/U73                   | A v -> Y ^   | NAND2X1  | 0.189 | 0.210 |   2.516 |    2.115 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[21] | S ^          | DFFSR    | 0.189 | 0.000 |   2.516 |    2.115 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.434 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.595 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.037 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.293 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.442 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.697 | 
     | U_0/FIESTELCLK__L2_I0         | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    2.066 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[21] | CLK ^      | DFFSR   | 0.666 | 0.149 |   1.814 |    2.215 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[27] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[27] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[59] /Q    (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.814
+ Removal                       0.309
+ Phase Shift                   0.000
= Required Time                 2.122
  Arrival Time                  2.525
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.369 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.208 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.479 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.885 | 
     | CLK__L4_I2                    | A v -> Y ^   | INVX8    | 0.458 | 0.511 |   1.798 |    1.395 | 
     | U_0/U_1/\CompData2_reg[59]    | CLK ^ -> Q v | DFFPOSX1 | 0.234 | 0.502 |   2.300 |    1.897 | 
     | U_0/U_2/U109                  | A v -> Y ^   | NAND2X1  | 0.212 | 0.224 |   2.524 |    2.121 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[27] | S ^          | DFFSR    | 0.212 | 0.001 |   2.525 |    2.122 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.436 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.597 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.038 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.294 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.443 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.698 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.180 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[27] | CLK ^      | DFFSR   | 0.697 | 0.036 |   1.814 |    2.217 | 
     +-------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[9] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[9] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[9] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.734
+ Removal                       0.424
+ Phase Shift                   0.000
= Required Time                 2.158
  Arrival Time                  2.562
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.370 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.209 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.478 | 
     | CLK__L3_I3                    | A ^ -> Y v   | INVX8    | 0.623 | 0.511 |   1.393 |    0.989 | 
     | CLK__L4_I15                   | A v -> Y ^   | INVX8    | 0.458 | 0.518 |   1.910 |    1.507 | 
     | U_0/U_1/\CompData2_reg[9]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.198 | 0.352 |   2.262 |    1.859 | 
     | U_0/U_2/U120                  | B ^ -> Y ^   | OR2X1    | 0.152 | 0.299 |   2.561 |    2.158 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[9] | R ^          | DFFSR    | 0.152 | 0.000 |   2.562 |    2.158 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.437 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.598 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.039 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.295 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.444 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.699 | 
     | U_0/FIESTELCLK__L2_I2         | A v -> Y ^ | INVX8   | 0.605 | 0.425 |   1.721 |    2.124 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[9] | CLK ^      | DFFSR   | 0.617 | 0.013 |   1.734 |    2.138 | 
     +-------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[0] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[0] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[0] /Q     (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.870
+ Removal                       0.296
+ Phase Shift                   0.000
= Required Time                 2.166
  Arrival Time                  2.573
  Slack Time                    0.407
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.374 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.213 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.474 | 
     | CLK__L3_I1                    | A ^ -> Y v   | INVX8    | 0.498 | 0.419 |   1.301 |    0.894 | 
     | CLK__L4_I4                    | A v -> Y ^   | INVX8    | 0.507 | 0.459 |   1.760 |    1.352 | 
     | U_0/U_1/\CompData2_reg[0]     | CLK ^ -> Q v | DFFPOSX1 | 0.300 | 0.561 |   2.321 |    1.914 | 
     | U_0/U_2/U129                  | A v -> Y ^   | NAND2X1  | 0.228 | 0.252 |   2.573 |    2.165 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[0] | S ^          | DFFSR    | 0.228 | 0.001 |   2.573 |    2.166 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.441 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.602 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.043 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.299 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.448 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.703 | 
     | U_0/FIESTELCLK__L2_I0         | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    2.072 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[0] | CLK ^      | DFFSR   | 0.675 | 0.205 |   1.870 |    2.277 | 
     +-------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[30] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[30] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[62] /Q    (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.804
+ Removal                       0.314
+ Phase Shift                   0.000
= Required Time                 2.117
  Arrival Time                  2.527
  Slack Time                    0.410
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.376 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.215 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.472 | 
     | CLK__L3_I2                    | A ^ -> Y v   | INVX8    | 0.618 | 0.533 |   1.415 |    1.005 | 
     | CLK__L4_I10                   | A v -> Y ^   | INVX8    | 0.455 | 0.462 |   1.877 |    1.467 | 
     | U_0/U_1/\CompData2_reg[62]    | CLK ^ -> Q v | DFFPOSX1 | 0.204 | 0.461 |   2.338 |    1.928 | 
     | U_0/U_2/U17                   | A v -> Y ^   | NAND2X1  | 0.174 | 0.188 |   2.526 |    2.117 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[30] | S ^          | DFFSR    | 0.174 | 0.001 |   2.527 |    2.117 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.443 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.604 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.045 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.301 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.450 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.705 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.187 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[30] | CLK ^      | DFFSR   | 0.690 | 0.026 |   1.804 |    2.213 | 
     +-------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[27] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[27] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[27] /Q     (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.818
+ Removal                       0.441
+ Phase Shift                   0.000
= Required Time                 2.259
  Arrival Time                  2.674
  Slack Time                    0.415
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |          |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                | CLK ^        |          | 0.080 |       |   0.033 |   -0.381 | 
     | CLK__L1_I0                     | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.220 | 
     | CLK__L2_I1                     | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.467 | 
     | CLK__L3_I2                     | A ^ -> Y v   | INVX8    | 0.618 | 0.533 |   1.415 |    1.000 | 
     | CLK__L4_I10                    | A v -> Y ^   | INVX8    | 0.455 | 0.462 |   1.877 |    1.462 | 
     | U_0/U_1/\CompData2_reg[27]     | CLK ^ -> Q ^ | DFFPOSX1 | 0.298 | 0.448 |   2.325 |    1.911 | 
     | U_0/U_2/U112                   | B ^ -> Y ^   | OR2X1    | 0.177 | 0.347 |   2.673 |    2.258 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[27] | R ^          | DFFSR    | 0.177 | 0.001 |   2.674 |    2.259 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | CLK ^      |         | 0.080 |       |   0.033 |    0.448 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.609 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.050 | 
     | U_0/U_4/U9                     | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.306 | 
     | U_0/U_4/U10                    | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.455 | 
     | U_0/FIESTELCLK__L1_I0          | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.710 | 
     | U_0/FIESTELCLK__L2_I1          | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.192 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[27] | CLK ^      | DFFSR   | 0.698 | 0.041 |   1.819 |    2.233 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[7] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[7] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[39] /Q   (^) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.841
+ Removal                       0.429
+ Phase Shift                   0.000
= Required Time                 2.270
  Arrival Time                  2.693
  Slack Time                    0.423
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | CLK ^        |          | 0.080 |       |   0.033 |   -0.390 | 
     | CLK__L1_I0                   | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.229 | 
     | CLK__L2_I2                   | A v -> Y ^   | INVX8    | 0.487 | 0.834 |   1.029 |    0.606 | 
     | CLK__L3_I5                   | A ^ -> Y v   | INVX8    | 0.572 | 0.493 |   1.522 |    1.099 | 
     | CLK__L4_I22                  | A v -> Y ^   | INVX8    | 0.486 | 0.490 |   2.013 |    1.589 | 
     | U_0/U_1/\CompData2_reg[39]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.209 | 0.372 |   2.385 |    1.962 | 
     | U_0/U_2/U86                  | B ^ -> Y ^   | OR2X1    | 0.161 | 0.308 |   2.693 |    2.270 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[7] | R ^          | DFFSR    | 0.161 | 0.001 |   2.693 |    2.270 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |         |       |       |  Time   |   Time   | 
     |------------------------------+------------+---------+-------+-------+---------+----------| 
     |                              | CLK ^      |         | 0.080 |       |   0.033 |    0.456 | 
     | CLK__L1_I0                   | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.617 | 
     | CLK__L2_I0                   | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.059 | 
     | U_0/U_4/U9                   | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.315 | 
     | U_0/U_4/U10                  | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.464 | 
     | U_0/FIESTELCLK__L1_I0        | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.719 | 
     | U_0/FIESTELCLK__L2_I2        | A v -> Y ^ | INVX8   | 0.605 | 0.425 |   1.721 |    2.144 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[7] | CLK ^      | DFFSR   | 0.641 | 0.120 |   1.841 |    2.264 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[4] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[4] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[4] /Q     (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.846
+ Removal                       0.309
+ Phase Shift                   0.000
= Required Time                 2.154
  Arrival Time                  2.580
  Slack Time                    0.425
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.392 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.231 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.456 | 
     | CLK__L3_I3                    | A ^ -> Y v   | INVX8    | 0.623 | 0.511 |   1.393 |    0.967 | 
     | CLK__L4_I14                   | A v -> Y ^   | INVX8    | 0.516 | 0.535 |   1.928 |    1.502 | 
     | U_0/U_1/\CompData2_reg[4]     | CLK ^ -> Q v | DFFPOSX1 | 0.183 | 0.472 |   2.399 |    1.974 | 
     | U_0/U_2/U51                   | A v -> Y ^   | NAND2X1  | 0.169 | 0.180 |   2.579 |    2.154 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[4] | S ^          | DFFSR    | 0.169 | 0.001 |   2.580 |    2.154 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.459 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.620 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.061 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.317 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.466 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.721 | 
     | U_0/FIESTELCLK__L2_I0         | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    2.090 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[4] | CLK ^      | DFFSR   | 0.676 | 0.181 |   1.846 |    2.271 | 
     +-------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[26] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[26] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[26] /Q     (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.815
+ Removal                       0.312
+ Phase Shift                   0.000
= Required Time                 2.127
  Arrival Time                  2.553
  Slack Time                    0.426
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |          |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                | CLK ^        |          | 0.080 |       |   0.033 |   -0.393 | 
     | CLK__L1_I0                     | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.232 | 
     | CLK__L2_I1                     | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.456 | 
     | CLK__L3_I2                     | A ^ -> Y v   | INVX8    | 0.618 | 0.533 |   1.415 |    0.989 | 
     | CLK__L4_I10                    | A v -> Y ^   | INVX8    | 0.455 | 0.462 |   1.877 |    1.451 | 
     | U_0/U_1/\CompData2_reg[26]     | CLK ^ -> Q v | DFFPOSX1 | 0.191 | 0.475 |   2.352 |    1.925 | 
     | U_0/U_2/U59                    | A v -> Y ^   | NAND2X1  | 0.195 | 0.201 |   2.552 |    2.126 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[26] | S ^          | DFFSR    | 0.195 | 0.001 |   2.553 |    2.127 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | CLK ^      |         | 0.080 |       |   0.033 |    0.459 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.620 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.062 | 
     | U_0/U_4/U9                     | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.318 | 
     | U_0/U_4/U10                    | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.467 | 
     | U_0/FIESTELCLK__L1_I0          | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.722 | 
     | U_0/FIESTELCLK__L2_I1          | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.204 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[26] | CLK ^      | DFFSR   | 0.696 | 0.037 |   1.815 |    2.241 | 
     +--------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[28] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[28] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[60] /Q    (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.823
+ Removal                       0.313
+ Phase Shift                   0.000
= Required Time                 2.137
  Arrival Time                  2.565
  Slack Time                    0.429
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.395 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.234 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.453 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.859 | 
     | CLK__L4_I2                    | A v -> Y ^   | INVX8    | 0.458 | 0.511 |   1.798 |    1.369 | 
     | U_0/U_1/\CompData2_reg[60]    | CLK ^ -> Q v | DFFPOSX1 | 0.285 | 0.545 |   2.343 |    1.914 | 
     | U_0/U_2/U81                   | A v -> Y ^   | NAND2X1  | 0.195 | 0.222 |   2.565 |    2.136 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[28] | S ^          | DFFSR    | 0.195 | 0.000 |   2.565 |    2.137 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.462 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.623 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.065 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.320 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.470 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.724 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.207 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[28] | CLK ^      | DFFSR   | 0.700 | 0.045 |   1.823 |    2.252 | 
     +-------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin U_0/U_2/\CUR_ENC_LEFT_reg[26] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_LEFT_reg[26] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[58] /Q    (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.811
+ Removal                       0.312
+ Phase Shift                   0.000
= Required Time                 2.123
  Arrival Time                  2.558
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.402 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.241 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.447 | 
     | CLK__L3_I2                    | A ^ -> Y v   | INVX8    | 0.618 | 0.533 |   1.415 |    0.980 | 
     | CLK__L4_I10                   | A v -> Y ^   | INVX8    | 0.455 | 0.462 |   1.877 |    1.442 | 
     | U_0/U_1/\CompData2_reg[58]    | CLK ^ -> Q v | DFFPOSX1 | 0.199 | 0.481 |   2.358 |    1.923 | 
     | U_0/U_2/U57                   | A v -> Y ^   | NAND2X1  | 0.191 | 0.200 |   2.557 |    2.122 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[26] | S ^          | DFFSR    | 0.191 | 0.001 |   2.558 |    2.123 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.468 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.629 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.071 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.327 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.476 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.731 | 
     | U_0/FIESTELCLK__L2_I1         | A v -> Y ^ | INVX8   | 0.669 | 0.482 |   1.778 |    2.213 | 
     | U_0/U_2/\CUR_ENC_LEFT_reg[26] | CLK ^      | DFFSR   | 0.694 | 0.034 |   1.811 |    2.246 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[8] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[8] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[8] /Q     (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.765
+ Removal                       0.289
+ Phase Shift                   0.000
= Required Time                 2.053
  Arrival Time                  2.496
  Slack Time                    0.443
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                               |              |          |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                               | CLK ^        |          | 0.080 |       |   0.033 |   -0.410 | 
     | CLK__L1_I0                    | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.249 | 
     | CLK__L2_I1                    | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.439 | 
     | CLK__L3_I0                    | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.845 | 
     | CLK__L4_I0                    | A v -> Y ^   | INVX8    | 0.447 | 0.493 |   1.780 |    1.337 | 
     | U_0/U_1/\CompData2_reg[8]     | CLK ^ -> Q v | DFFPOSX1 | 0.233 | 0.498 |   2.278 |    1.835 | 
     | U_0/U_2/U71                   | A v -> Y ^   | NAND2X1  | 0.203 | 0.217 |   2.496 |    2.053 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[8] | S ^          | DFFSR    | 0.203 | 0.001 |   2.496 |    2.053 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |            |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------+---------+-------+-------+---------+----------| 
     |                               | CLK ^      |         | 0.080 |       |   0.033 |    0.476 | 
     | CLK__L1_I0                    | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.637 | 
     | CLK__L2_I0                    | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.079 | 
     | U_0/U_4/U9                    | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.335 | 
     | U_0/U_4/U10                   | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.484 | 
     | U_0/FIESTELCLK__L1_I0         | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.738 | 
     | U_0/FIESTELCLK__L2_I0         | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    2.108 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[8] | CLK ^      | DFFSR   | 0.644 | 0.100 |   1.765 |    2.208 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin U_0/U_2/\CUR_ENC_RIGHT_reg[21] /CLK 
Endpoint:   U_0/U_2/\CUR_ENC_RIGHT_reg[21] /S (^) checked with  leading edge of 
'CLK'
Beginpoint: U_0/U_1/\CompData2_reg[21] /Q     (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          1.787
+ Removal                       0.291
+ Phase Shift                   0.000
= Required Time                 2.079
  Arrival Time                  2.525
  Slack Time                    0.446
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |          |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                | CLK ^        |          | 0.080 |       |   0.033 |   -0.413 | 
     | CLK__L1_I0                     | A ^ -> Y v   | INVX8    | 0.302 | 0.161 |   0.194 |   -0.252 | 
     | CLK__L2_I1                     | A v -> Y ^   | INVX8    | 0.553 | 0.687 |   0.882 |    0.435 | 
     | CLK__L3_I0                     | A ^ -> Y v   | INVX8    | 0.479 | 0.406 |   1.288 |    0.841 | 
     | CLK__L4_I0                     | A v -> Y ^   | INVX8    | 0.447 | 0.493 |   1.780 |    1.334 | 
     | U_0/U_1/\CompData2_reg[21]     | CLK ^ -> Q v | DFFPOSX1 | 0.268 | 0.516 |   2.296 |    1.849 | 
     | U_0/U_2/U75                    | A v -> Y ^   | NAND2X1  | 0.208 | 0.228 |   2.524 |    2.078 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[21] | S ^          | DFFSR    | 0.208 | 0.001 |   2.525 |    2.079 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | CLK ^      |         | 0.080 |       |   0.033 |    0.480 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8   | 0.302 | 0.161 |   0.194 |    0.641 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8   | 0.184 | 0.442 |   0.636 |    1.082 | 
     | U_0/U_4/U9                     | A ^ -> Y v | NAND2X1 | 0.334 | 0.256 |   0.892 |    1.338 | 
     | U_0/U_4/U10                    | A v -> Y ^ | INVX8   | 0.149 | 0.149 |   1.041 |    1.487 | 
     | U_0/FIESTELCLK__L1_I0          | A ^ -> Y v | INVX8   | 0.320 | 0.255 |   1.296 |    1.742 | 
     | U_0/FIESTELCLK__L2_I0          | A v -> Y ^ | INVX8   | 0.529 | 0.369 |   1.665 |    2.111 | 
     | U_0/U_2/\CUR_ENC_RIGHT_reg[21] | CLK ^      | DFFSR   | 0.654 | 0.123 |   1.787 |    2.234 | 
     +--------------------------------------------------------------------------------------------+ 

