Block Name			X	Y		#Block ID
---------------------------
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg5		1	1		#r17
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		0	0		#I3
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0		0	1		#r4
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1		2	3		#r5
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		1	2		#r6
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		0	3		#r7
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4		2	2		#r8
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		1	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg6		2	1		#r18
op_hcompute_hw_output_stencil$inner_compute$bitand_278_280_281_tree$_join_i2614_i1823		2	2		#p15
op_hcompute_hw_output_stencil$inner_compute$bitand_278_280_281_tree$opN_0$_join_i2608_i1823		2	3		#p11
op_hcompute_hw_output_stencil$inner_compute$bitand_278_280_281_tree$opN_1$_join_i2613_i1823		1	2		#p14
op_hcompute_hw_output_stencil$inner_compute$mux_281_282_283_i2615_i1784		2	1		#p16
op_hcompute_hw_output_stencil$inner_compute$sle_279_hw_input_global_wrapper_stencil_1_280_i2612_i2430		1	1		#p13
op_hcompute_hw_output_stencil$inner_compute$sle_hw_input_global_wrapper_stencil_1_276_277_i2610_i2430		0	2		#p12
op_hcompute_hw_output_stencil$inner_compute$slt_273_hw_input_global_wrapper_stencil_1_274_i2607_i1944		1	3		#p10
op_hcompute_hw_output_stencil$inner_compute$slt_hw_input_global_wrapper_stencil_1_271_272_i2605_i1944		2	4		#p9
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m2
